ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l0xx_hal_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCC_DeInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_RCC_DeInit:
  25              	.LFB47:
  26              		.file 1 "Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c"
   1:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @file    stm32l0xx_hal_rcc.c
   4:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
  11:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     [..]
  16:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       After reset the device is running from multispeed internal oscillator clock
  17:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (MSI 2.097MHz) with Flash 0 wait state and Flash prefetch buffer is disabled,
  18:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           all peripherals mapped on these buses are running at MSI speed.
  21:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  28:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  32:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           (*) SDIO only for STM32L0xxxD devices
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 2


  33:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  34:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                       ##### RCC Limitations #####
  35:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ==============================================================================
  36:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     [..]
  37:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  38:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  39:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       from/to registers.
  40:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  41:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  42:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  43:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     [..]
  44:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       Workarounds:
  45:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  46:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  47:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  48:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @endverbatim
  49:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ******************************************************************************
  50:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @attention
  51:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
  52:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  53:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  54:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
  55:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  56:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  57:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  58:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  59:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
  60:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ******************************************************************************
  61:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** */
  62:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  63:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  64:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #include "stm32l0xx_hal.h"
  65:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  66:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /** @addtogroup STM32L0xx_HAL_Driver
  67:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @{
  68:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
  69:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  70:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /** @defgroup RCC RCC
  71:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** * @brief RCC HAL module driver
  72:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @{
  73:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
  74:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  75:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  76:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  77:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  78:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  79:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  80:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  81:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @{
  82:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
  83:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  84:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  85:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  86:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  87:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  88:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO2_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  89:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO2_GPIO_PORT        GPIOA
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 3


  90:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO2_PIN              GPIO_PIN_9
  91:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  92:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_MCO3_SUPPORT)
  93:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO3_CLK_ENABLE()     __HAL_RCC_GPIOB_CLK_ENABLE()
  94:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO3_GPIO_PORT        GPIOB
  95:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #define MCO3_PIN              GPIO_PIN_13
  96:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif /* RCC_MCO3_SUPPORT */
  97:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
  98:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
  99:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @}
 100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
 101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @{
 108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
 109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
 113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @verbatim
 114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ===============================================================================
 115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ===============================================================================
 117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     [..]
 118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (MSI, HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       and APB2).
 121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) MSI (Multispeed internal), Seven frequency ranges are available: 65.536 kHz,
 124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           131.072 kHz, 262.144 kHz, 524.288 kHz, 1.048 MHz, 2.097 MHz (default value) and 4.194 MHz
 125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           the PLL as System clock source.
 128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~37 KHz low consumption RC used as IWDG and/or RTC
 129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           clock source.
 130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) HSE (high-speed external), 1 to 24 MHz crystal oscillator used directly or
 132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 32 MHz)
 138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz)
 139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           clock source), the System clocks automatically switched to MSI and an interrupt
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M0+ NMI
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) MCO1/MCO2/MCO3 (microcontroller clock output), used to output SYSCLK, HSI, LSI, MSI, LSE,
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 4


 147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           HSE, HSI48 or PLL clock (through a configurable prescaler) on PA8/PA9/PB13 pins.
 148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           HSE and PLL.
 152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           (+@) RTC: RTC clock can be derived either from the LSI, LSE or HSE clock
 161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****               divided by 2 to 16. You have to use __HAL_RCC_RTC_CONFIG() and __HAL_RCC_RTC_ENABLE()
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****               macros to configure this clock.
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           (+@) LCD: LCD clock can be derived either from the LSI, LSE or HSE clock
 164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****               divided by 2 to 16. You have to use __HAL_RCC_LCD_CONFIG()
 165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****               macros to configure this clock.
 166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           (+@) USB FS and RNG: USB FS require a frequency equal to 48 MHz to work correctly.
 167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                This clock is derived of the main PLL through PLL Multiplier or HSI48 RC oscillator.
 168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       (#) The maximum frequency of the SYSCLK and HCLK is 32 MHz, PCLK2 32 MHz
 172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           and PCLK1 32 MHz. Depending on the device voltage range, the maximum
 173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           frequency should be adapted accordingly.
 174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @endverbatim
 175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @{
 176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
 177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /*
 179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   Additional consideration on the HCLK based on Latency settings:
 180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   +----------------------------------------------------------------------+
 181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   | Latency       |                HCLK clock frequency (MHz)            |
 182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |               |------------------------------------------------------|
 183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |               | voltage range 1  | voltage range 2 | voltage range 3 |
 184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |               |      1.8 V       |     1.5 V       |      1.2 V      |
 185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |---------------|------------------|-----------------|-----------------|
 186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |0WS(1CPU cycle)| 0 < HCLK <= 16   | 0 < HCLK <= 8   | 0 < HCLK <= 4.2 |
 187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |---------------|------------------|-----------------|-----------------|
 188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |1WS(2CPU cycle)| 16 < HCLK <= 32  | 8 < HCLK <= 16  |                 |
 189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   +----------------------------------------------------------------------+
 190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   The following table gives the different clock source frequencies depending on the product
 192:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   voltage range:
 193:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   +------------------------------------------------------------------------------------------+
 194:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   | Product voltage |                    Clock frequency                                     |
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |                 |------------------|-----------------------------|-----------------------|
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |      range      |   MSI   |   HSI  |              HSE            |          PLL          |
 197:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   | Range 1 (1.8 V) | 4.2 MHz | 16 MHz | HSE 32 MHz (external clock) |         32 MHz        |
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |                 |         |        |      or 24 MHz (crystal)    | (PLLVCO max = 96 MHz) |
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   | Range 2 (1.5 V) | 4.2 MHz | 16 MHz |         16 MHz              |         16 MHz        |
 202:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |                 |         |        |                             | (PLLVCO max = 48 MHz) |
 203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 5


 204:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   | Range 3 (1.2 V) | 4.2 MHz |   NA   |         8 MHz               |           4 MHz       |
 205:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   |                 |         |        |                             | (PLLVCO max = 24 MHz) |
 206:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   +------------------------------------------------------------------------------------------+
 207:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
 208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 209:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
 210:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 211:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 212:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            - MSI ON and used as system clock source
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            - HSI, HSE and PLL  OFF
 214:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 215:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            - CSS and MCO1/MCO2/MCO3 OFF
 216:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            - All interrupts disabled
 217:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 218:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            - Peripheral clocks
 219:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 220:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            - HSI48 clock
 221:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval None
 222:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
 223:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 224:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
  27              		.loc 1 224 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 B0B5     		push	{r4, r5, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 84B0     		sub	sp, sp, #16
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 32
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
 225:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   __IO uint32_t tmpreg;
 226:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   uint32_t tickstart;
 227:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   uint32_t vl_mask;
 228:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 229:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 230:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Set MSIClockRange, HSITRIM and MSITRIM bits to the reset values */
 231:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   MODIFY_REG(RCC->ICSCR, (RCC_ICSCR_MSITRIM | RCC_ICSCR_HSITRIM | RCC_ICSCR_MSIRANGE), \
  44              		.loc 1 231 3
  45 0006 4A4B     		ldr	r3, .L10
  46 0008 5B68     		ldr	r3, [r3, #4]
  47 000a 4A4A     		ldr	r2, .L10+4
  48 000c 1A40     		ands	r2, r3
  49 000e 484B     		ldr	r3, .L10
  50 0010 B021     		movs	r1, #176
  51 0012 0902     		lsls	r1, r1, #8
  52 0014 0A43     		orrs	r2, r1
  53 0016 5A60     		str	r2, [r3, #4]
 232:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             ((RCC_MSICALIBRATION_DEFAULT << RCC_ICSCR_MSITRIM_Pos) | (RCC_HSICALIBRATION_DEFAULT <<
 233:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 6


 234:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Set MSION bit */
 235:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_MSION);
  54              		.loc 1 235 3
  55 0018 454B     		ldr	r3, .L10
  56 001a 1A68     		ldr	r2, [r3]
  57 001c 444B     		ldr	r3, .L10
  58 001e 8021     		movs	r1, #128
  59 0020 4900     		lsls	r1, r1, #1
  60 0022 0A43     		orrs	r2, r1
  61 0024 1A60     		str	r2, [r3]
 236:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 237:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get Start Tick*/
 238:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  62              		.loc 1 238 15
  63 0026 FFF7FEFF 		bl	HAL_GetTick
  64 002a 0300     		movs	r3, r0
  65 002c FB60     		str	r3, [r7, #12]
 239:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 240:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Wait till MSI is ready */
 241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
  66              		.loc 1 241 9
  67 002e 08E0     		b	.L2
  68              	.L4:
 242:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 243:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
  69              		.loc 1 243 10
  70 0030 FFF7FEFF 		bl	HAL_GetTick
  71 0034 0200     		movs	r2, r0
  72              		.loc 1 243 24
  73 0036 FB68     		ldr	r3, [r7, #12]
  74 0038 D31A     		subs	r3, r2, r3
  75              		.loc 1 243 8
  76 003a 022B     		cmp	r3, #2
  77 003c 01D9     		bls	.L2
 244:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 245:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       return HAL_TIMEOUT;
  78              		.loc 1 245 14
  79 003e 0323     		movs	r3, #3
  80 0040 71E0     		b	.L3
  81              	.L2:
 241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
  82              		.loc 1 241 10
  83 0042 3B4B     		ldr	r3, .L10
  84 0044 1A68     		ldr	r2, [r3]
  85 0046 8023     		movs	r3, #128
  86 0048 9B00     		lsls	r3, r3, #2
  87 004a 1340     		ands	r3, r2
 241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
  88              		.loc 1 241 9
  89 004c F0D0     		beq	.L4
 246:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 247:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 248:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 249:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Switch SYSCLK to MSI*/
 250:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW);
  90              		.loc 1 250 3
  91 004e 384B     		ldr	r3, .L10
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 7


  92 0050 DA68     		ldr	r2, [r3, #12]
  93 0052 374B     		ldr	r3, .L10
  94 0054 0321     		movs	r1, #3
  95 0056 8A43     		bics	r2, r1
  96 0058 DA60     		str	r2, [r3, #12]
 251:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Wait till MSI as SYSCLK status is ready */
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
  97              		.loc 1 253 9
  98 005a 09E0     		b	.L5
  99              	.L6:
 254:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 255:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 100              		.loc 1 255 10
 101 005c FFF7FEFF 		bl	HAL_GetTick
 102 0060 0200     		movs	r2, r0
 103              		.loc 1 255 24
 104 0062 FB68     		ldr	r3, [r7, #12]
 105 0064 D31A     		subs	r3, r2, r3
 106              		.loc 1 255 8
 107 0066 344A     		ldr	r2, .L10+8
 108 0068 9342     		cmp	r3, r2
 109 006a 01D9     		bls	.L5
 256:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 257:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       return HAL_TIMEOUT;
 110              		.loc 1 257 14
 111 006c 0323     		movs	r3, #3
 112 006e 5AE0     		b	.L3
 113              	.L5:
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 114              		.loc 1 253 10
 115 0070 2F4B     		ldr	r3, .L10
 116 0072 DB68     		ldr	r3, [r3, #12]
 117 0074 0C22     		movs	r2, #12
 118 0076 1340     		ands	r3, r2
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 119              		.loc 1 253 9
 120 0078 F0D1     		bne	.L6
 258:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 261:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for MSI as system clock source */
 262:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
 121              		.loc 1 262 19
 122 007a 304B     		ldr	r3, .L10+12
 123 007c 304A     		ldr	r2, .L10+16
 124 007e 1A60     		str	r2, [r3]
 263:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 264:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 265:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   status = HAL_InitTick(uwTickPrio);
 125              		.loc 1 265 12
 126 0080 304B     		ldr	r3, .L10+20
 127 0082 1B68     		ldr	r3, [r3]
 128 0084 0B25     		movs	r5, #11
 129 0086 7C19     		adds	r4, r7, r5
 130 0088 1800     		movs	r0, r3
 131 008a FFF7FEFF 		bl	HAL_InitTick
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 8


 132 008e 0300     		movs	r3, r0
 133 0090 2370     		strb	r3, [r4]
 266:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(status != HAL_OK)
 134              		.loc 1 266 5
 135 0092 7B19     		adds	r3, r7, r5
 136 0094 1B78     		ldrb	r3, [r3]
 137 0096 002B     		cmp	r3, #0
 138 0098 02D0     		beq	.L7
 267:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 268:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     return status;
 139              		.loc 1 268 12
 140 009a 7B19     		adds	r3, r7, r5
 141 009c 1B78     		ldrb	r3, [r3]
 142 009e 42E0     		b	.L3
 143              	.L7:
 269:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 270:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 271:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Reset HSE, HSI, CSS, PLL */
 272:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_CR_CSSHSEON) && defined(RCC_CR_HSIOUTEN)
 273:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION| RCC_CR_HSIKERON| RCC_CR_HSIDIVEN | RCC_CR_HSIOUTEN | \
 274:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                      RCC_CR_HSEON | RCC_CR_CSSHSEON | RCC_CR_PLLON);
 275:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #elif !defined(RCC_CR_CSSHSEON) && defined(RCC_CR_HSIOUTEN)
 276:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION| RCC_CR_HSIKERON| RCC_CR_HSIDIVEN | RCC_CR_HSIOUTEN | \
 277:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                      RCC_CR_HSEON | RCC_CR_PLLON);
 278:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #elif defined(RCC_CR_CSSHSEON) && !defined(RCC_CR_HSIOUTEN)
 279:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION| RCC_CR_HSIKERON| RCC_CR_HSIDIVEN | \
 144              		.loc 1 279 3
 145 00a0 234B     		ldr	r3, .L10
 146 00a2 1A68     		ldr	r2, [r3]
 147 00a4 224B     		ldr	r3, .L10
 148 00a6 2849     		ldr	r1, .L10+24
 149 00a8 0A40     		ands	r2, r1
 150 00aa 1A60     		str	r2, [r3]
 280:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                      RCC_CR_HSEON | RCC_CR_CSSHSEON | RCC_CR_PLLON);
 281:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif
 282:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 283:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Delay after an RCC peripheral clock */ \
 284:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   tmpreg = READ_BIT(RCC->CR, RCC_CR_HSEON);      \
 151              		.loc 1 284 12
 152 00ac 204B     		ldr	r3, .L10
 153 00ae 1A68     		ldr	r2, [r3]
 154 00b0 8023     		movs	r3, #128
 155 00b2 5B02     		lsls	r3, r3, #9
 156 00b4 1340     		ands	r3, r2
 157              		.loc 1 284 10
 158 00b6 3B60     		str	r3, [r7]
 285:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   UNUSED(tmpreg);
 159              		.loc 1 285 3
 160 00b8 3B68     		ldr	r3, [r7]
 286:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 287:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 288:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 161              		.loc 1 288 3
 162 00ba 1D4B     		ldr	r3, .L10
 163 00bc 1A68     		ldr	r2, [r3]
 164 00be 1C4B     		ldr	r3, .L10
 165 00c0 2249     		ldr	r1, .L10+28
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 9


 166 00c2 0A40     		ands	r2, r1
 167 00c4 1A60     		str	r2, [r3]
 289:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 290:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get Start Tick*/
 291:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 168              		.loc 1 291 15
 169 00c6 FFF7FEFF 		bl	HAL_GetTick
 170 00ca 0300     		movs	r3, r0
 171 00cc FB60     		str	r3, [r7, #12]
 292:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 293:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Wait till PLL is not ready */
 294:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 172              		.loc 1 294 9
 173 00ce 08E0     		b	.L8
 174              	.L9:
 295:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 296:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 175              		.loc 1 296 10
 176 00d0 FFF7FEFF 		bl	HAL_GetTick
 177 00d4 0200     		movs	r2, r0
 178              		.loc 1 296 24
 179 00d6 FB68     		ldr	r3, [r7, #12]
 180 00d8 D31A     		subs	r3, r2, r3
 181              		.loc 1 296 8
 182 00da 022B     		cmp	r3, #2
 183 00dc 01D9     		bls	.L8
 297:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 298:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       return HAL_TIMEOUT;
 184              		.loc 1 298 14
 185 00de 0323     		movs	r3, #3
 186 00e0 21E0     		b	.L3
 187              	.L8:
 294:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 188              		.loc 1 294 10
 189 00e2 134B     		ldr	r3, .L10
 190 00e4 1A68     		ldr	r2, [r3]
 191 00e6 8023     		movs	r3, #128
 192 00e8 9B04     		lsls	r3, r3, #18
 193 00ea 1340     		ands	r3, r2
 294:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 194              		.loc 1 294 9
 195 00ec F0D1     		bne	.L9
 299:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 300:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 301:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 302:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Reset CFGR register */
 303:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 196              		.loc 1 303 3
 197 00ee 104B     		ldr	r3, .L10
 198 00f0 0022     		movs	r2, #0
 199 00f2 DA60     		str	r2, [r3, #12]
 304:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 305:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Disable all interrupts */
 306:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 200              		.loc 1 306 3
 201 00f4 0E4B     		ldr	r3, .L10
 202 00f6 0022     		movs	r2, #0
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 10


 203 00f8 1A61     		str	r2, [r3, #16]
 307:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 308:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Clear all flags */
 309:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   vl_mask = RCC_CICR_LSIRDYC | RCC_CICR_LSERDYC | RCC_CICR_HSIRDYC | RCC_CICR_HSERDYC | RCC_CICR_PL
 204              		.loc 1 309 11
 205 00fa BF23     		movs	r3, #191
 206 00fc 7B60     		str	r3, [r7, #4]
 310:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 311:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   vl_mask |= RCC_CICR_HSI48RDYC;
 207              		.loc 1 311 11
 208 00fe 7B68     		ldr	r3, [r7, #4]
 209 0100 4022     		movs	r2, #64
 210 0102 1343     		orrs	r3, r2
 211 0104 7B60     		str	r3, [r7, #4]
 312:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif
 313:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_HSECSS_SUPPORT)
 314:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   vl_mask |= RCC_CICR_CSSHSEC;
 212              		.loc 1 314 11
 213 0106 7B68     		ldr	r3, [r7, #4]
 214 0108 8022     		movs	r2, #128
 215 010a 5200     		lsls	r2, r2, #1
 216 010c 1343     		orrs	r3, r2
 217 010e 7B60     		str	r3, [r7, #4]
 315:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif
 316:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   WRITE_REG(RCC->CICR, vl_mask);
 218              		.loc 1 316 3
 219 0110 074B     		ldr	r3, .L10
 220 0112 7A68     		ldr	r2, [r7, #4]
 221 0114 9A61     		str	r2, [r3, #24]
 317:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 318:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Clear all reset flags */
 319:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 222              		.loc 1 319 3
 223 0116 064B     		ldr	r3, .L10
 224 0118 1A6D     		ldr	r2, [r3, #80]
 225 011a 054B     		ldr	r3, .L10
 226 011c 8021     		movs	r1, #128
 227 011e 0904     		lsls	r1, r1, #16
 228 0120 0A43     		orrs	r2, r1
 229 0122 1A65     		str	r2, [r3, #80]
 320:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 321:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   return HAL_OK;
 230              		.loc 1 321 10
 231 0124 0023     		movs	r3, #0
 232              	.L3:
 322:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 233              		.loc 1 322 1
 234 0126 1800     		movs	r0, r3
 235 0128 BD46     		mov	sp, r7
 236 012a 04B0     		add	sp, sp, #16
 237              		@ sp needed
 238 012c B0BD     		pop	{r4, r5, r7, pc}
 239              	.L11:
 240 012e C046     		.align	2
 241              	.L10:
 242 0130 00100240 		.word	1073876992
 243 0134 FF00FF00 		.word	16711935
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 11


 244 0138 88130000 		.word	5000
 245 013c 00000000 		.word	SystemCoreClock
 246 0140 68FF1F00 		.word	2097000
 247 0144 00000000 		.word	uwTickPrio
 248 0148 F4FFF6FE 		.word	-17367052
 249 014c FFFFFBFF 		.word	-262145
 250              		.cfi_endproc
 251              	.LFE47:
 253              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_RCC_OscConfig
 256              		.syntax unified
 257              		.code	16
 258              		.thumb_func
 259              		.fpu softvfp
 261              	HAL_RCC_OscConfig:
 262              	.LFB48:
 323:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 324:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
 325:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 326:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 327:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 330:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 331:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 332:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 333:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 334:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 335:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 336:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval HAL status
 337:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
 338:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 339:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 263              		.loc 1 339 1
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 40
 266              		@ frame_needed = 1, uses_anonymous_args = 0
 267 0000 B0B5     		push	{r4, r5, r7, lr}
 268              	.LCFI3:
 269              		.cfi_def_cfa_offset 16
 270              		.cfi_offset 4, -16
 271              		.cfi_offset 5, -12
 272              		.cfi_offset 7, -8
 273              		.cfi_offset 14, -4
 274 0002 8AB0     		sub	sp, sp, #40
 275              	.LCFI4:
 276              		.cfi_def_cfa_offset 56
 277 0004 00AF     		add	r7, sp, #0
 278              	.LCFI5:
 279              		.cfi_def_cfa_register 7
 280 0006 7860     		str	r0, [r7, #4]
 340:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   uint32_t tickstart;
 341:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   uint32_t hsi_state;
 342:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 343:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   uint32_t sysclk_source, pll_config;
 344:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 12


 345:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check Null pointer */
 346:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 281              		.loc 1 346 5
 282 0008 7B68     		ldr	r3, [r7, #4]
 283 000a 002B     		cmp	r3, #0
 284 000c 02D1     		bne	.L13
 347:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 348:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     return HAL_ERROR;
 285              		.loc 1 348 12
 286 000e 0123     		movs	r3, #1
 287 0010 00F0AFFB 		bl	.L14	@ far jump
 288              	.L13:
 349:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 350:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 351:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check the parameters */
 352:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 353:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 354:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 289              		.loc 1 354 19
 290 0014 CF4B     		ldr	r3, .L84
 291 0016 DB68     		ldr	r3, [r3, #12]
 292              		.loc 1 354 17
 293 0018 0C22     		movs	r2, #12
 294 001a 1340     		ands	r3, r2
 295 001c 3B62     		str	r3, [r7, #32]
 355:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 296              		.loc 1 355 16
 297 001e CD4B     		ldr	r3, .L84
 298 0020 DA68     		ldr	r2, [r3, #12]
 299              		.loc 1 355 14
 300 0022 8023     		movs	r3, #128
 301 0024 5B02     		lsls	r3, r3, #9
 302 0026 1340     		ands	r3, r2
 303 0028 FB61     		str	r3, [r7, #28]
 356:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 357:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 358:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 304              		.loc 1 358 25
 305 002a 7B68     		ldr	r3, [r7, #4]
 306 002c 1B68     		ldr	r3, [r3]
 307              		.loc 1 358 43
 308 002e 0122     		movs	r2, #1
 309 0030 1340     		ands	r3, r2
 310              		.loc 1 358 5
 311 0032 00D1     		bne	.LCB251
 312 0034 7EE0     		b	.L15	@long jump
 313              	.LCB251:
 359:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 360:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check the parameters */
 361:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 362:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 363:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 364:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 314              		.loc 1 364 7
 315 0036 3B6A     		ldr	r3, [r7, #32]
 316 0038 082B     		cmp	r3, #8
 317 003a 07D0     		beq	.L16
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 13


 365:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****        || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 318              		.loc 1 365 8
 319 003c 3B6A     		ldr	r3, [r7, #32]
 320 003e 0C2B     		cmp	r3, #12
 321 0040 12D1     		bne	.L17
 322              		.loc 1 365 62 discriminator 1
 323 0042 FA69     		ldr	r2, [r7, #28]
 324 0044 8023     		movs	r3, #128
 325 0046 5B02     		lsls	r3, r3, #9
 326 0048 9A42     		cmp	r2, r3
 327 004a 0DD1     		bne	.L17
 328              	.L16:
 366:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 367:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF
 329              		.loc 1 367 11
 330 004c C14B     		ldr	r3, .L84
 331 004e 1A68     		ldr	r2, [r3]
 332 0050 8023     		movs	r3, #128
 333 0052 9B02     		lsls	r3, r3, #10
 334 0054 1340     		ands	r3, r2
 335              		.loc 1 367 9
 336 0056 00D1     		bne	.LCB270
 337 0058 6BE0     		b	.L83	@long jump
 338              	.LCB270:
 339              		.loc 1 367 75 discriminator 1
 340 005a 7B68     		ldr	r3, [r7, #4]
 341 005c 5B68     		ldr	r3, [r3, #4]
 342              		.loc 1 367 54 discriminator 1
 343 005e 002B     		cmp	r3, #0
 344 0060 67D1     		bne	.L83
 368:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 369:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_ERROR;
 345              		.loc 1 369 16
 346 0062 0123     		movs	r3, #1
 347 0064 00F085FB 		bl	.L14	@ far jump
 348              	.L17:
 349              	.LBB2:
 370:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 371:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 372:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else
 373:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 374:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 375:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 350              		.loc 1 375 7
 351 0068 7B68     		ldr	r3, [r7, #4]
 352 006a 5A68     		ldr	r2, [r3, #4]
 353 006c 8023     		movs	r3, #128
 354 006e 5B02     		lsls	r3, r3, #9
 355 0070 9A42     		cmp	r2, r3
 356 0072 07D1     		bne	.L19
 357              		.loc 1 375 7 is_stmt 0 discriminator 1
 358 0074 B74B     		ldr	r3, .L84
 359 0076 1A68     		ldr	r2, [r3]
 360 0078 B64B     		ldr	r3, .L84
 361 007a 8021     		movs	r1, #128
 362 007c 4902     		lsls	r1, r1, #9
 363 007e 0A43     		orrs	r2, r1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 14


 364 0080 1A60     		str	r2, [r3]
 365 0082 27E0     		b	.L20
 366              	.L19:
 367              		.loc 1 375 7 discriminator 2
 368 0084 7B68     		ldr	r3, [r7, #4]
 369 0086 5A68     		ldr	r2, [r3, #4]
 370 0088 A023     		movs	r3, #160
 371 008a DB02     		lsls	r3, r3, #11
 372 008c 9A42     		cmp	r2, r3
 373 008e 0ED1     		bne	.L21
 374              		.loc 1 375 7 discriminator 3
 375 0090 B04B     		ldr	r3, .L84
 376 0092 1A68     		ldr	r2, [r3]
 377 0094 AF4B     		ldr	r3, .L84
 378 0096 8021     		movs	r1, #128
 379 0098 C902     		lsls	r1, r1, #11
 380 009a 0A43     		orrs	r2, r1
 381 009c 1A60     		str	r2, [r3]
 382 009e AD4B     		ldr	r3, .L84
 383 00a0 1A68     		ldr	r2, [r3]
 384 00a2 AC4B     		ldr	r3, .L84
 385 00a4 8021     		movs	r1, #128
 386 00a6 4902     		lsls	r1, r1, #9
 387 00a8 0A43     		orrs	r2, r1
 388 00aa 1A60     		str	r2, [r3]
 389 00ac 12E0     		b	.L20
 390              	.L21:
 391              		.loc 1 375 7 discriminator 4
 392 00ae A94B     		ldr	r3, .L84
 393 00b0 1A68     		ldr	r2, [r3]
 394 00b2 A84B     		ldr	r3, .L84
 395 00b4 A849     		ldr	r1, .L84+4
 396 00b6 0A40     		ands	r2, r1
 397 00b8 1A60     		str	r2, [r3]
 398 00ba A64B     		ldr	r3, .L84
 399 00bc 1A68     		ldr	r2, [r3]
 400 00be 8023     		movs	r3, #128
 401 00c0 5B02     		lsls	r3, r3, #9
 402 00c2 1340     		ands	r3, r2
 403 00c4 FB60     		str	r3, [r7, #12]
 404 00c6 FB68     		ldr	r3, [r7, #12]
 405 00c8 A24B     		ldr	r3, .L84
 406 00ca 1A68     		ldr	r2, [r3]
 407 00cc A14B     		ldr	r3, .L84
 408 00ce A349     		ldr	r1, .L84+8
 409 00d0 0A40     		ands	r2, r1
 410 00d2 1A60     		str	r2, [r3]
 411              	.L20:
 412              	.LBE2:
 376:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 377:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check the HSE State */
 378:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 413              		.loc 1 378 27 is_stmt 1
 414 00d4 7B68     		ldr	r3, [r7, #4]
 415 00d6 5B68     		ldr	r3, [r3, #4]
 416              		.loc 1 378 9
 417 00d8 002B     		cmp	r3, #0
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 15


 418 00da 15D0     		beq	.L22
 379:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 380:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 381:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 419              		.loc 1 381 21
 420 00dc FFF7FEFF 		bl	HAL_GetTick
 421 00e0 0300     		movs	r3, r0
 422 00e2 BB61     		str	r3, [r7, #24]
 382:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 383:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till HSE is ready */
 384:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 423              		.loc 1 384 14
 424 00e4 09E0     		b	.L23
 425              	.L24:
 385:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 426              		.loc 1 386 15
 427 00e6 FFF7FEFF 		bl	HAL_GetTick
 428 00ea 0200     		movs	r2, r0
 429              		.loc 1 386 29
 430 00ec BB69     		ldr	r3, [r7, #24]
 431 00ee D31A     		subs	r3, r2, r3
 432              		.loc 1 386 13
 433 00f0 642B     		cmp	r3, #100
 434 00f2 02D9     		bls	.L23
 387:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 388:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 435              		.loc 1 388 20
 436 00f4 0323     		movs	r3, #3
 437 00f6 00F03CFB 		bl	.L14	@ far jump
 438              	.L23:
 384:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 439              		.loc 1 384 15
 440 00fa 964B     		ldr	r3, .L84
 441 00fc 1A68     		ldr	r2, [r3]
 442 00fe 8023     		movs	r3, #128
 443 0100 9B02     		lsls	r3, r3, #10
 444 0102 1340     		ands	r3, r2
 384:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 445              		.loc 1 384 14
 446 0104 EFD0     		beq	.L24
 447 0106 15E0     		b	.L15
 448              	.L22:
 389:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 390:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 391:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 392:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
 393:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 394:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 395:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 449              		.loc 1 395 21
 450 0108 FFF7FEFF 		bl	HAL_GetTick
 451 010c 0300     		movs	r3, r0
 452 010e BB61     		str	r3, [r7, #24]
 396:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 398:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 16


 453              		.loc 1 398 14
 454 0110 08E0     		b	.L25
 455              	.L26:
 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 456              		.loc 1 400 16
 457 0112 FFF7FEFF 		bl	HAL_GetTick
 458 0116 0200     		movs	r2, r0
 459              		.loc 1 400 30
 460 0118 BB69     		ldr	r3, [r7, #24]
 461 011a D31A     		subs	r3, r2, r3
 462              		.loc 1 400 14
 463 011c 642B     		cmp	r3, #100
 464 011e 01D9     		bls	.L25
 401:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 402:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 465              		.loc 1 402 20
 466 0120 0323     		movs	r3, #3
 467 0122 26E3     		b	.L14
 468              	.L25:
 398:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 469              		.loc 1 398 15
 470 0124 8B4B     		ldr	r3, .L84
 471 0126 1A68     		ldr	r2, [r3]
 472 0128 8023     		movs	r3, #128
 473 012a 9B02     		lsls	r3, r3, #10
 474 012c 1340     		ands	r3, r2
 398:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 475              		.loc 1 398 14
 476 012e F0D1     		bne	.L26
 477 0130 00E0     		b	.L15
 478              	.L83:
 367:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 479              		.loc 1 367 9
 480 0132 C046     		nop
 481              	.L15:
 403:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 404:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 405:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 408:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 409:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 482              		.loc 1 409 25
 483 0134 7B68     		ldr	r3, [r7, #4]
 484 0136 1B68     		ldr	r3, [r3]
 485              		.loc 1 409 43
 486 0138 0222     		movs	r2, #2
 487 013a 1340     		ands	r3, r2
 488              		.loc 1 409 5
 489 013c 00D1     		bne	.LCB414
 490 013e 8BE0     		b	.L27	@long jump
 491              	.LCB414:
 410:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 411:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check the parameters */
 412:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 413:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 17


 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     hsi_state = RCC_OscInitStruct->HSIState;
 492              		.loc 1 415 15
 493 0140 7B68     		ldr	r3, [r7, #4]
 494 0142 DB68     		ldr	r3, [r3, #12]
 495 0144 7B61     		str	r3, [r7, #20]
 416:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_CR_HSIOUTEN)
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if((hsi_state & RCC_HSI_OUTEN) != 0U)
 419:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 420:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* HSI Output enable for timer requested */
 421:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 422:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 423:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       hsi_state &= ~RCC_CR_HSIOUTEN;
 424:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 425:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif
 426:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 427:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 428:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 496              		.loc 1 428 7
 497 0146 3B6A     		ldr	r3, [r7, #32]
 498 0148 042B     		cmp	r3, #4
 499 014a 05D0     		beq	.L28
 429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****        || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 500              		.loc 1 429 8
 501 014c 3B6A     		ldr	r3, [r7, #32]
 502 014e 0C2B     		cmp	r3, #12
 503 0150 3ED1     		bne	.L29
 504              		.loc 1 429 62 discriminator 1
 505 0152 FB69     		ldr	r3, [r7, #28]
 506 0154 002B     		cmp	r3, #0
 507 0156 3BD1     		bne	.L29
 508              	.L28:
 430:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 431:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 432:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 509              		.loc 1 432 11
 510 0158 7E4B     		ldr	r3, .L84
 511 015a 1B68     		ldr	r3, [r3]
 512 015c 0422     		movs	r2, #4
 513 015e 1340     		ands	r3, r2
 514              		.loc 1 432 9
 515 0160 04D0     		beq	.L30
 516              		.loc 1 432 54 discriminator 1
 517 0162 7B69     		ldr	r3, [r7, #20]
 518 0164 002B     		cmp	r3, #0
 519 0166 01D1     		bne	.L30
 433:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_ERROR;
 520              		.loc 1 434 16
 521 0168 0123     		movs	r3, #1
 522 016a 02E3     		b	.L14
 523              	.L30:
 435:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 436:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
 437:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
 438:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 18


 439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 440:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 524              		.loc 1 440 9
 525 016c 794B     		ldr	r3, .L84
 526 016e 5B68     		ldr	r3, [r3, #4]
 527 0170 7B4A     		ldr	r2, .L84+12
 528 0172 1340     		ands	r3, r2
 529 0174 1900     		movs	r1, r3
 530 0176 7B68     		ldr	r3, [r7, #4]
 531 0178 1B69     		ldr	r3, [r3, #16]
 532 017a 1A02     		lsls	r2, r3, #8
 533 017c 754B     		ldr	r3, .L84
 534 017e 0A43     		orrs	r2, r1
 535 0180 5A60     		str	r2, [r3, #4]
 441:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 442:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
 443:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_HSI_CONFIG(hsi_state);
 536              		.loc 1 443 9
 537 0182 744B     		ldr	r3, .L84
 538 0184 1B68     		ldr	r3, [r3]
 539 0186 0922     		movs	r2, #9
 540 0188 9343     		bics	r3, r2
 541 018a 1900     		movs	r1, r3
 542 018c 714B     		ldr	r3, .L84
 543 018e 7A69     		ldr	r2, [r7, #20]
 544 0190 0A43     		orrs	r2, r1
 545 0192 1A60     		str	r2, [r3]
 444:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 445:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 446:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Update the SystemCoreClock global variable */
 447:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RC
 546              		.loc 1 447 25
 547 0194 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 548 0198 0100     		movs	r1, r0
 549              		.loc 1 447 72
 550 019a 6E4B     		ldr	r3, .L84
 551 019c DB68     		ldr	r3, [r3, #12]
 552              		.loc 1 447 95
 553 019e 1B09     		lsrs	r3, r3, #4
 554 01a0 0F22     		movs	r2, #15
 555 01a2 1340     		ands	r3, r2
 556              		.loc 1 447 67
 557 01a4 6F4A     		ldr	r2, .L84+16
 558 01a6 D35C     		ldrb	r3, [r2, r3]
 559              		.loc 1 447 51
 560 01a8 0A00     		movs	r2, r1
 561 01aa DA40     		lsrs	r2, r2, r3
 562              		.loc 1 447 23
 563 01ac 6E4B     		ldr	r3, .L84+20
 564 01ae 1A60     		str	r2, [r3]
 448:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Configure the source of time base considering new system clocks settings*/
 450:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       status = HAL_InitTick (uwTickPrio);
 565              		.loc 1 450 16
 566 01b0 6E4B     		ldr	r3, .L84+24
 567 01b2 1B68     		ldr	r3, [r3]
 568 01b4 1325     		movs	r5, #19
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 19


 569 01b6 7C19     		adds	r4, r7, r5
 570 01b8 1800     		movs	r0, r3
 571 01ba FFF7FEFF 		bl	HAL_InitTick
 572 01be 0300     		movs	r3, r0
 573 01c0 2370     		strb	r3, [r4]
 451:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(status != HAL_OK)
 574              		.loc 1 451 9
 575 01c2 7B19     		adds	r3, r7, r5
 576 01c4 1B78     		ldrb	r3, [r3]
 577 01c6 002B     		cmp	r3, #0
 578 01c8 46D0     		beq	.L27
 452:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 453:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return status;
 579              		.loc 1 453 16
 580 01ca 7B19     		adds	r3, r7, r5
 581 01cc 1B78     		ldrb	r3, [r3]
 582 01ce D0E2     		b	.L14
 583              	.L29:
 454:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 455:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 456:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else
 457:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 458:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check the HSI State */
 459:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(hsi_state != RCC_HSI_OFF)
 584              		.loc 1 459 9
 585 01d0 7B69     		ldr	r3, [r7, #20]
 586 01d2 002B     		cmp	r3, #0
 587 01d4 27D0     		beq	.L32
 460:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 461:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
 462:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_HSI_CONFIG(hsi_state);
 588              		.loc 1 462 9
 589 01d6 5F4B     		ldr	r3, .L84
 590 01d8 1B68     		ldr	r3, [r3]
 591 01da 0922     		movs	r2, #9
 592 01dc 9343     		bics	r3, r2
 593 01de 1900     		movs	r1, r3
 594 01e0 5C4B     		ldr	r3, .L84
 595 01e2 7A69     		ldr	r2, [r7, #20]
 596 01e4 0A43     		orrs	r2, r1
 597 01e6 1A60     		str	r2, [r3]
 463:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 465:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 598              		.loc 1 465 21
 599 01e8 FFF7FEFF 		bl	HAL_GetTick
 600 01ec 0300     		movs	r3, r0
 601 01ee BB61     		str	r3, [r7, #24]
 466:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 467:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till HSI is ready */
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 602              		.loc 1 468 14
 603 01f0 08E0     		b	.L33
 604              	.L34:
 469:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 470:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 605              		.loc 1 470 15
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 20


 606 01f2 FFF7FEFF 		bl	HAL_GetTick
 607 01f6 0200     		movs	r2, r0
 608              		.loc 1 470 29
 609 01f8 BB69     		ldr	r3, [r7, #24]
 610 01fa D31A     		subs	r3, r2, r3
 611              		.loc 1 470 13
 612 01fc 022B     		cmp	r3, #2
 613 01fe 01D9     		bls	.L33
 471:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 472:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 614              		.loc 1 472 20
 615 0200 0323     		movs	r3, #3
 616 0202 B6E2     		b	.L14
 617              	.L33:
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 618              		.loc 1 468 15
 619 0204 534B     		ldr	r3, .L84
 620 0206 1B68     		ldr	r3, [r3]
 621 0208 0422     		movs	r2, #4
 622 020a 1340     		ands	r3, r2
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 623              		.loc 1 468 14
 624 020c F1D0     		beq	.L34
 473:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 474:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 475:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 476:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 477:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 625              		.loc 1 477 9
 626 020e 514B     		ldr	r3, .L84
 627 0210 5B68     		ldr	r3, [r3, #4]
 628 0212 534A     		ldr	r2, .L84+12
 629 0214 1340     		ands	r3, r2
 630 0216 1900     		movs	r1, r3
 631 0218 7B68     		ldr	r3, [r7, #4]
 632 021a 1B69     		ldr	r3, [r3, #16]
 633 021c 1A02     		lsls	r2, r3, #8
 634 021e 4D4B     		ldr	r3, .L84
 635 0220 0A43     		orrs	r2, r1
 636 0222 5A60     		str	r2, [r3, #4]
 637 0224 18E0     		b	.L27
 638              	.L32:
 478:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 479:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
 480:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 481:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 482:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 639              		.loc 1 482 9
 640 0226 4B4B     		ldr	r3, .L84
 641 0228 1A68     		ldr	r2, [r3]
 642 022a 4A4B     		ldr	r3, .L84
 643 022c 0121     		movs	r1, #1
 644 022e 8A43     		bics	r2, r1
 645 0230 1A60     		str	r2, [r3]
 483:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 484:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 485:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 21


 646              		.loc 1 485 21
 647 0232 FFF7FEFF 		bl	HAL_GetTick
 648 0236 0300     		movs	r3, r0
 649 0238 BB61     		str	r3, [r7, #24]
 486:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 487:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 488:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 650              		.loc 1 488 14
 651 023a 08E0     		b	.L35
 652              	.L36:
 489:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 490:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 653              		.loc 1 490 15
 654 023c FFF7FEFF 		bl	HAL_GetTick
 655 0240 0200     		movs	r2, r0
 656              		.loc 1 490 29
 657 0242 BB69     		ldr	r3, [r7, #24]
 658 0244 D31A     		subs	r3, r2, r3
 659              		.loc 1 490 13
 660 0246 022B     		cmp	r3, #2
 661 0248 01D9     		bls	.L35
 491:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 492:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 662              		.loc 1 492 20
 663 024a 0323     		movs	r3, #3
 664 024c 91E2     		b	.L14
 665              	.L35:
 488:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 666              		.loc 1 488 15
 667 024e 414B     		ldr	r3, .L84
 668 0250 1B68     		ldr	r3, [r3]
 669 0252 0422     		movs	r2, #4
 670 0254 1340     		ands	r3, r2
 488:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 671              		.loc 1 488 14
 672 0256 F1D1     		bne	.L36
 673              	.L27:
 493:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 494:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 495:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 496:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 497:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 498:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/
 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 674              		.loc 1 499 25
 675 0258 7B68     		ldr	r3, [r7, #4]
 676 025a 1B68     		ldr	r3, [r3]
 677              		.loc 1 499 43
 678 025c 1022     		movs	r2, #16
 679 025e 1340     		ands	r3, r2
 680              		.loc 1 499 5
 681 0260 00D1     		bne	.LCB582
 682 0262 A1E0     		b	.L37	@long jump
 683              	.LCB582:
 500:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 501:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* When the MSI is used as system clock it will not be disabled */
 502:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(sysclk_source == RCC_CFGR_SWS_MSI)
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 22


 684              		.loc 1 502 7
 685 0264 3B6A     		ldr	r3, [r7, #32]
 686 0266 002B     		cmp	r3, #0
 687 0268 40D1     		bne	.L38
 503:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 504:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF
 688              		.loc 1 504 11
 689 026a 3A4B     		ldr	r3, .L84
 690 026c 1A68     		ldr	r2, [r3]
 691 026e 8023     		movs	r3, #128
 692 0270 9B00     		lsls	r3, r3, #2
 693 0272 1340     		ands	r3, r2
 694              		.loc 1 504 9
 695 0274 05D0     		beq	.L39
 696              		.loc 1 504 75 discriminator 1
 697 0276 7B68     		ldr	r3, [r7, #4]
 698 0278 DB69     		ldr	r3, [r3, #28]
 699              		.loc 1 504 54 discriminator 1
 700 027a 002B     		cmp	r3, #0
 701 027c 01D1     		bne	.L39
 505:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 506:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_ERROR;
 702              		.loc 1 506 16
 703 027e 0123     		movs	r3, #1
 704 0280 77E2     		b	.L14
 705              	.L39:
 507:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 508:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Otherwise, just the calibration and MSI range change are allowed */
 509:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
 510:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Check MSICalibrationValue and MSIClockRange input parameters */
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 513:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 514:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 515:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 706              		.loc 1 516 9
 707 0282 344B     		ldr	r3, .L84
 708 0284 5B68     		ldr	r3, [r3, #4]
 709 0286 3A4A     		ldr	r2, .L84+28
 710 0288 1340     		ands	r3, r2
 711 028a 1900     		movs	r1, r3
 712 028c 7B68     		ldr	r3, [r7, #4]
 713 028e 5A6A     		ldr	r2, [r3, #36]
 714 0290 304B     		ldr	r3, .L84
 715 0292 0A43     		orrs	r2, r1
 716 0294 5A60     		str	r2, [r3, #4]
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 717              		.loc 1 518 9
 718 0296 2F4B     		ldr	r3, .L84
 719 0298 5B68     		ldr	r3, [r3, #4]
 720 029a 1B02     		lsls	r3, r3, #8
 721 029c 190A     		lsrs	r1, r3, #8
 722 029e 7B68     		ldr	r3, [r7, #4]
 723 02a0 1B6A     		ldr	r3, [r3, #32]
 724 02a2 1A06     		lsls	r2, r3, #24
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 23


 725 02a4 2B4B     		ldr	r3, .L84
 726 02a6 0A43     		orrs	r2, r1
 727 02a8 5A60     		str	r2, [r3, #4]
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 520:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 521:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 522:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRAN
 728              		.loc 1 522 65
 729 02aa 7B68     		ldr	r3, [r7, #4]
 730 02ac 5B6A     		ldr	r3, [r3, #36]
 731              		.loc 1 522 81
 732 02ae 5B0B     		lsrs	r3, r3, #13
 733              		.loc 1 522 108
 734 02b0 0133     		adds	r3, r3, #1
 735              		.loc 1 522 36
 736 02b2 8022     		movs	r2, #128
 737 02b4 1202     		lsls	r2, r2, #8
 738 02b6 9A40     		lsls	r2, r2, r3
 523:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 739              		.loc 1 523 50
 740 02b8 264B     		ldr	r3, .L84
 741 02ba DB68     		ldr	r3, [r3, #12]
 742              		.loc 1 523 74
 743 02bc 1B09     		lsrs	r3, r3, #4
 744 02be 0F21     		movs	r1, #15
 745 02c0 0B40     		ands	r3, r1
 746              		.loc 1 523 44
 747 02c2 2849     		ldr	r1, .L84+16
 748 02c4 CB5C     		ldrb	r3, [r1, r3]
 749              		.loc 1 523 28
 750 02c6 DA40     		lsrs	r2, r2, r3
 522:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 751              		.loc 1 522 25
 752 02c8 274B     		ldr	r3, .L84+20
 753 02ca 1A60     		str	r2, [r3]
 524:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 525:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Configure the source of time base considering new system clocks settings*/
 526:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         status = HAL_InitTick (uwTickPrio);
 754              		.loc 1 526 18
 755 02cc 274B     		ldr	r3, .L84+24
 756 02ce 1B68     		ldr	r3, [r3]
 757 02d0 1325     		movs	r5, #19
 758 02d2 7C19     		adds	r4, r7, r5
 759 02d4 1800     		movs	r0, r3
 760 02d6 FFF7FEFF 		bl	HAL_InitTick
 761 02da 0300     		movs	r3, r0
 762 02dc 2370     		strb	r3, [r4]
 527:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if(status != HAL_OK)
 763              		.loc 1 527 11
 764 02de 7B19     		adds	r3, r7, r5
 765 02e0 1B78     		ldrb	r3, [r3]
 766 02e2 002B     		cmp	r3, #0
 767 02e4 60D0     		beq	.L37
 528:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 529:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return status;
 768              		.loc 1 529 18
 769 02e6 7B19     		adds	r3, r7, r5
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 24


 770 02e8 1B78     		ldrb	r3, [r3]
 771 02ea 42E2     		b	.L14
 772              	.L38:
 530:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 533:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else
 534:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 535:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check MSI State */
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 538:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check the MSI State */
 539:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 773              		.loc 1 539 27
 774 02ec 7B68     		ldr	r3, [r7, #4]
 775 02ee DB69     		ldr	r3, [r3, #28]
 776              		.loc 1 539 9
 777 02f0 002B     		cmp	r3, #0
 778 02f2 3FD0     		beq	.L40
 540:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 541:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Enable the Multi Speed oscillator (MSI). */
 542:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 779              		.loc 1 542 9
 780 02f4 174B     		ldr	r3, .L84
 781 02f6 1A68     		ldr	r2, [r3]
 782 02f8 164B     		ldr	r3, .L84
 783 02fa 8021     		movs	r1, #128
 784 02fc 4900     		lsls	r1, r1, #1
 785 02fe 0A43     		orrs	r2, r1
 786 0300 1A60     		str	r2, [r3]
 543:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 544:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 545:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 787              		.loc 1 545 21
 788 0302 FFF7FEFF 		bl	HAL_GetTick
 789 0306 0300     		movs	r3, r0
 790 0308 BB61     		str	r3, [r7, #24]
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 547:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till MSI is ready */
 548:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 791              		.loc 1 548 14
 792 030a 08E0     		b	.L41
 793              	.L42:
 549:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 550:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 794              		.loc 1 550 15
 795 030c FFF7FEFF 		bl	HAL_GetTick
 796 0310 0200     		movs	r2, r0
 797              		.loc 1 550 29
 798 0312 BB69     		ldr	r3, [r7, #24]
 799 0314 D31A     		subs	r3, r2, r3
 800              		.loc 1 550 13
 801 0316 022B     		cmp	r3, #2
 802 0318 01D9     		bls	.L41
 551:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 552:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 803              		.loc 1 552 20
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 25


 804 031a 0323     		movs	r3, #3
 805 031c 29E2     		b	.L14
 806              	.L41:
 548:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 807              		.loc 1 548 15
 808 031e 0D4B     		ldr	r3, .L84
 809 0320 1A68     		ldr	r2, [r3]
 810 0322 8023     		movs	r3, #128
 811 0324 9B00     		lsls	r3, r3, #2
 812 0326 1340     		ands	r3, r2
 548:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 813              		.loc 1 548 14
 814 0328 F0D0     		beq	.L42
 553:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 554:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 555:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Check MSICalibrationValue and MSIClockRange input parameters */
 556:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 559:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 560:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 815              		.loc 1 560 9
 816 032a 0A4B     		ldr	r3, .L84
 817 032c 5B68     		ldr	r3, [r3, #4]
 818 032e 104A     		ldr	r2, .L84+28
 819 0330 1340     		ands	r3, r2
 820 0332 1900     		movs	r1, r3
 821 0334 7B68     		ldr	r3, [r7, #4]
 822 0336 5A6A     		ldr	r2, [r3, #36]
 823 0338 064B     		ldr	r3, .L84
 824 033a 0A43     		orrs	r2, r1
 825 033c 5A60     		str	r2, [r3, #4]
 561:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 826              		.loc 1 562 9
 827 033e 054B     		ldr	r3, .L84
 828 0340 5B68     		ldr	r3, [r3, #4]
 829 0342 1B02     		lsls	r3, r3, #8
 830 0344 190A     		lsrs	r1, r3, #8
 831 0346 7B68     		ldr	r3, [r7, #4]
 832 0348 1B6A     		ldr	r3, [r3, #32]
 833 034a 1A06     		lsls	r2, r3, #24
 834 034c 014B     		ldr	r3, .L84
 835 034e 0A43     		orrs	r2, r1
 836 0350 5A60     		str	r2, [r3, #4]
 837 0352 29E0     		b	.L37
 838              	.L85:
 839              		.align	2
 840              	.L84:
 841 0354 00100240 		.word	1073876992
 842 0358 FFFFFEFF 		.word	-65537
 843 035c FFFFFBFF 		.word	-262145
 844 0360 FFE0FFFF 		.word	-7937
 845 0364 00000000 		.word	AHBPrescTable
 846 0368 00000000 		.word	SystemCoreClock
 847 036c 00000000 		.word	uwTickPrio
 848 0370 FF1FFFFF 		.word	-57345
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 26


 849              	.L40:
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 566:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Disable the Multi Speed oscillator (MSI). */
 567:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 850              		.loc 1 567 9
 851 0374 BD4B     		ldr	r3, .L86
 852 0376 1A68     		ldr	r2, [r3]
 853 0378 BC4B     		ldr	r3, .L86
 854 037a BD49     		ldr	r1, .L86+4
 855 037c 0A40     		ands	r2, r1
 856 037e 1A60     		str	r2, [r3]
 568:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 569:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 570:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 857              		.loc 1 570 21
 858 0380 FFF7FEFF 		bl	HAL_GetTick
 859 0384 0300     		movs	r3, r0
 860 0386 BB61     		str	r3, [r7, #24]
 571:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 572:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till MSI is ready */
 573:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 861              		.loc 1 573 14
 862 0388 08E0     		b	.L43
 863              	.L44:
 574:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 575:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 864              		.loc 1 575 15
 865 038a FFF7FEFF 		bl	HAL_GetTick
 866 038e 0200     		movs	r2, r0
 867              		.loc 1 575 29
 868 0390 BB69     		ldr	r3, [r7, #24]
 869 0392 D31A     		subs	r3, r2, r3
 870              		.loc 1 575 13
 871 0394 022B     		cmp	r3, #2
 872 0396 01D9     		bls	.L43
 576:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 873              		.loc 1 577 20
 874 0398 0323     		movs	r3, #3
 875 039a EAE1     		b	.L14
 876              	.L43:
 573:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 877              		.loc 1 573 15
 878 039c B34B     		ldr	r3, .L86
 879 039e 1A68     		ldr	r2, [r3]
 880 03a0 8023     		movs	r3, #128
 881 03a2 9B00     		lsls	r3, r3, #2
 882 03a4 1340     		ands	r3, r2
 573:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 883              		.loc 1 573 14
 884 03a6 F0D1     		bne	.L44
 885              	.L37:
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 579:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 580:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 27


 581:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 584:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 886              		.loc 1 584 25
 887 03a8 7B68     		ldr	r3, [r7, #4]
 888 03aa 1B68     		ldr	r3, [r3]
 889              		.loc 1 584 43
 890 03ac 0822     		movs	r2, #8
 891 03ae 1340     		ands	r3, r2
 892              		.loc 1 584 5
 893 03b0 36D0     		beq	.L45
 585:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 586:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check the parameters */
 587:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 588:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 589:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check the LSI State */
 590:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 894              		.loc 1 590 25
 895 03b2 7B68     		ldr	r3, [r7, #4]
 896 03b4 5B69     		ldr	r3, [r3, #20]
 897              		.loc 1 590 7
 898 03b6 002B     		cmp	r3, #0
 899 03b8 19D0     		beq	.L46
 591:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 593:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 900              		.loc 1 593 7
 901 03ba AC4B     		ldr	r3, .L86
 902 03bc 1A6D     		ldr	r2, [r3, #80]
 903 03be AB4B     		ldr	r3, .L86
 904 03c0 0121     		movs	r1, #1
 905 03c2 0A43     		orrs	r2, r1
 906 03c4 1A65     		str	r2, [r3, #80]
 594:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 595:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Get Start Tick */
 596:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 907              		.loc 1 596 19
 908 03c6 FFF7FEFF 		bl	HAL_GetTick
 909 03ca 0300     		movs	r3, r0
 910 03cc BB61     		str	r3, [r7, #24]
 597:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 598:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Wait till LSI is ready */
 599:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 911              		.loc 1 599 12
 912 03ce 08E0     		b	.L47
 913              	.L48:
 600:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 601:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 914              		.loc 1 601 13
 915 03d0 FFF7FEFF 		bl	HAL_GetTick
 916 03d4 0200     		movs	r2, r0
 917              		.loc 1 601 27
 918 03d6 BB69     		ldr	r3, [r7, #24]
 919 03d8 D31A     		subs	r3, r2, r3
 920              		.loc 1 601 11
 921 03da 022B     		cmp	r3, #2
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 28


 922 03dc 01D9     		bls	.L47
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 923              		.loc 1 603 18
 924 03de 0323     		movs	r3, #3
 925 03e0 C7E1     		b	.L14
 926              	.L47:
 599:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 927              		.loc 1 599 13
 928 03e2 A24B     		ldr	r3, .L86
 929 03e4 1B6D     		ldr	r3, [r3, #80]
 930 03e6 0222     		movs	r2, #2
 931 03e8 1340     		ands	r3, r2
 599:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 932              		.loc 1 599 12
 933 03ea F1D0     		beq	.L48
 934 03ec 18E0     		b	.L45
 935              	.L46:
 604:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 605:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 606:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 936              		.loc 1 610 7
 937 03ee 9F4B     		ldr	r3, .L86
 938 03f0 1A6D     		ldr	r2, [r3, #80]
 939 03f2 9E4B     		ldr	r3, .L86
 940 03f4 0121     		movs	r1, #1
 941 03f6 8A43     		bics	r2, r1
 942 03f8 1A65     		str	r2, [r3, #80]
 611:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 612:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Get Start Tick */
 613:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 943              		.loc 1 613 19
 944 03fa FFF7FEFF 		bl	HAL_GetTick
 945 03fe 0300     		movs	r3, r0
 946 0400 BB61     		str	r3, [r7, #24]
 614:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 615:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 947              		.loc 1 616 12
 948 0402 08E0     		b	.L49
 949              	.L50:
 617:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 618:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 950              		.loc 1 618 13
 951 0404 FFF7FEFF 		bl	HAL_GetTick
 952 0408 0200     		movs	r2, r0
 953              		.loc 1 618 27
 954 040a BB69     		ldr	r3, [r7, #24]
 955 040c D31A     		subs	r3, r2, r3
 956              		.loc 1 618 11
 957 040e 022B     		cmp	r3, #2
 958 0410 01D9     		bls	.L49
 619:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 29


 620:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 959              		.loc 1 620 18
 960 0412 0323     		movs	r3, #3
 961 0414 ADE1     		b	.L14
 962              	.L49:
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 963              		.loc 1 616 13
 964 0416 954B     		ldr	r3, .L86
 965 0418 1B6D     		ldr	r3, [r3, #80]
 966 041a 0222     		movs	r2, #2
 967 041c 1340     		ands	r3, r2
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 968              		.loc 1 616 12
 969 041e F1D1     		bne	.L50
 970              	.L45:
 621:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 624:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 625:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 626:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 971              		.loc 1 626 25
 972 0420 7B68     		ldr	r3, [r7, #4]
 973 0422 1B68     		ldr	r3, [r3]
 974              		.loc 1 626 43
 975 0424 0422     		movs	r2, #4
 976 0426 1340     		ands	r3, r2
 977              		.loc 1 626 5
 978 0428 00D1     		bne	.LCB844
 979 042a AEE0     		b	.L51	@long jump
 980              	.LCB844:
 981              	.LBB3:
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 982              		.loc 1 628 22
 983 042c 2720     		movs	r0, #39
 984 042e 3B18     		adds	r3, r7, r0
 985 0430 0022     		movs	r2, #0
 986 0432 1A70     		strb	r2, [r3]
 629:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 630:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check the parameters */
 631:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 632:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 633:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 634:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 635:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 987              		.loc 1 635 8
 988 0434 8D4B     		ldr	r3, .L86
 989 0436 9A6B     		ldr	r2, [r3, #56]
 990 0438 8023     		movs	r3, #128
 991 043a 5B05     		lsls	r3, r3, #21
 992 043c 1340     		ands	r3, r2
 993              		.loc 1 635 7
 994 043e 09D1     		bne	.L52
 636:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 995              		.loc 1 637 7
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 30


 996 0440 8A4B     		ldr	r3, .L86
 997 0442 9A6B     		ldr	r2, [r3, #56]
 998 0444 894B     		ldr	r3, .L86
 999 0446 8021     		movs	r1, #128
 1000 0448 4905     		lsls	r1, r1, #21
 1001 044a 0A43     		orrs	r2, r1
 1002 044c 9A63     		str	r2, [r3, #56]
 638:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       pwrclkchanged = SET;
 1003              		.loc 1 638 21
 1004 044e 3B18     		adds	r3, r7, r0
 1005 0450 0122     		movs	r2, #1
 1006 0452 1A70     		strb	r2, [r3]
 1007              	.L52:
 639:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 640:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 641:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1008              		.loc 1 641 8
 1009 0454 874B     		ldr	r3, .L86+8
 1010 0456 1A68     		ldr	r2, [r3]
 1011 0458 8023     		movs	r3, #128
 1012 045a 5B00     		lsls	r3, r3, #1
 1013 045c 1340     		ands	r3, r2
 1014              		.loc 1 641 7
 1015 045e 1AD1     		bne	.L53
 642:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 643:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 644:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 1016              		.loc 1 644 7
 1017 0460 844B     		ldr	r3, .L86+8
 1018 0462 1A68     		ldr	r2, [r3]
 1019 0464 834B     		ldr	r3, .L86+8
 1020 0466 8021     		movs	r1, #128
 1021 0468 4900     		lsls	r1, r1, #1
 1022 046a 0A43     		orrs	r2, r1
 1023 046c 1A60     		str	r2, [r3]
 645:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 646:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1024              		.loc 1 647 19
 1025 046e FFF7FEFF 		bl	HAL_GetTick
 1026 0472 0300     		movs	r3, r0
 1027 0474 BB61     		str	r3, [r7, #24]
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 649:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1028              		.loc 1 649 12
 1029 0476 08E0     		b	.L54
 1030              	.L55:
 650:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 651:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1031              		.loc 1 651 13
 1032 0478 FFF7FEFF 		bl	HAL_GetTick
 1033 047c 0200     		movs	r2, r0
 1034              		.loc 1 651 27
 1035 047e BB69     		ldr	r3, [r7, #24]
 1036 0480 D31A     		subs	r3, r2, r3
 1037              		.loc 1 651 11
 1038 0482 642B     		cmp	r3, #100
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 31


 1039 0484 01D9     		bls	.L54
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1040              		.loc 1 653 18
 1041 0486 0323     		movs	r3, #3
 1042 0488 73E1     		b	.L14
 1043              	.L54:
 649:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1044              		.loc 1 649 13
 1045 048a 7A4B     		ldr	r3, .L86+8
 1046 048c 1A68     		ldr	r2, [r3]
 1047 048e 8023     		movs	r3, #128
 1048 0490 5B00     		lsls	r3, r3, #1
 1049 0492 1340     		ands	r3, r2
 649:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1050              		.loc 1 649 12
 1051 0494 F0D0     		beq	.L55
 1052              	.L53:
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 656:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 657:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 658:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 659:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1053              		.loc 1 659 5
 1054 0496 7B68     		ldr	r3, [r7, #4]
 1055 0498 9A68     		ldr	r2, [r3, #8]
 1056 049a 8023     		movs	r3, #128
 1057 049c 5B00     		lsls	r3, r3, #1
 1058 049e 9A42     		cmp	r2, r3
 1059 04a0 07D1     		bne	.L56
 1060              		.loc 1 659 5 is_stmt 0 discriminator 1
 1061 04a2 724B     		ldr	r3, .L86
 1062 04a4 1A6D     		ldr	r2, [r3, #80]
 1063 04a6 714B     		ldr	r3, .L86
 1064 04a8 8021     		movs	r1, #128
 1065 04aa 4900     		lsls	r1, r1, #1
 1066 04ac 0A43     		orrs	r2, r1
 1067 04ae 1A65     		str	r2, [r3, #80]
 1068 04b0 31E0     		b	.L57
 1069              	.L56:
 1070              		.loc 1 659 5 discriminator 2
 1071 04b2 7B68     		ldr	r3, [r7, #4]
 1072 04b4 9B68     		ldr	r3, [r3, #8]
 1073 04b6 002B     		cmp	r3, #0
 1074 04b8 0CD1     		bne	.L58
 1075              		.loc 1 659 5 discriminator 3
 1076 04ba 6C4B     		ldr	r3, .L86
 1077 04bc 1A6D     		ldr	r2, [r3, #80]
 1078 04be 6B4B     		ldr	r3, .L86
 1079 04c0 6B49     		ldr	r1, .L86+4
 1080 04c2 0A40     		ands	r2, r1
 1081 04c4 1A65     		str	r2, [r3, #80]
 1082 04c6 694B     		ldr	r3, .L86
 1083 04c8 1A6D     		ldr	r2, [r3, #80]
 1084 04ca 684B     		ldr	r3, .L86
 1085 04cc 6A49     		ldr	r1, .L86+12
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 32


 1086 04ce 0A40     		ands	r2, r1
 1087 04d0 1A65     		str	r2, [r3, #80]
 1088 04d2 20E0     		b	.L57
 1089              	.L58:
 1090              		.loc 1 659 5 discriminator 4
 1091 04d4 7B68     		ldr	r3, [r7, #4]
 1092 04d6 9A68     		ldr	r2, [r3, #8]
 1093 04d8 A023     		movs	r3, #160
 1094 04da DB00     		lsls	r3, r3, #3
 1095 04dc 9A42     		cmp	r2, r3
 1096 04de 0ED1     		bne	.L59
 1097              		.loc 1 659 5 discriminator 5
 1098 04e0 624B     		ldr	r3, .L86
 1099 04e2 1A6D     		ldr	r2, [r3, #80]
 1100 04e4 614B     		ldr	r3, .L86
 1101 04e6 8021     		movs	r1, #128
 1102 04e8 C900     		lsls	r1, r1, #3
 1103 04ea 0A43     		orrs	r2, r1
 1104 04ec 1A65     		str	r2, [r3, #80]
 1105 04ee 5F4B     		ldr	r3, .L86
 1106 04f0 1A6D     		ldr	r2, [r3, #80]
 1107 04f2 5E4B     		ldr	r3, .L86
 1108 04f4 8021     		movs	r1, #128
 1109 04f6 4900     		lsls	r1, r1, #1
 1110 04f8 0A43     		orrs	r2, r1
 1111 04fa 1A65     		str	r2, [r3, #80]
 1112 04fc 0BE0     		b	.L57
 1113              	.L59:
 1114              		.loc 1 659 5 discriminator 6
 1115 04fe 5B4B     		ldr	r3, .L86
 1116 0500 1A6D     		ldr	r2, [r3, #80]
 1117 0502 5A4B     		ldr	r3, .L86
 1118 0504 5A49     		ldr	r1, .L86+4
 1119 0506 0A40     		ands	r2, r1
 1120 0508 1A65     		str	r2, [r3, #80]
 1121 050a 584B     		ldr	r3, .L86
 1122 050c 1A6D     		ldr	r2, [r3, #80]
 1123 050e 574B     		ldr	r3, .L86
 1124 0510 5949     		ldr	r1, .L86+12
 1125 0512 0A40     		ands	r2, r1
 1126 0514 1A65     		str	r2, [r3, #80]
 1127              	.L57:
 660:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 661:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check the LSE State */
 662:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1128              		.loc 1 662 25 is_stmt 1
 1129 0516 7B68     		ldr	r3, [r7, #4]
 1130 0518 9B68     		ldr	r3, [r3, #8]
 1131              		.loc 1 662 7
 1132 051a 002B     		cmp	r3, #0
 1133 051c 15D0     		beq	.L60
 663:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 664:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Get Start Tick */
 665:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1134              		.loc 1 665 19
 1135 051e FFF7FEFF 		bl	HAL_GetTick
 1136 0522 0300     		movs	r3, r0
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 33


 1137 0524 BB61     		str	r3, [r7, #24]
 666:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Wait till LSE is ready */
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1138              		.loc 1 668 12
 1139 0526 09E0     		b	.L61
 1140              	.L62:
 669:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 670:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1141              		.loc 1 670 13
 1142 0528 FFF7FEFF 		bl	HAL_GetTick
 1143 052c 0200     		movs	r2, r0
 1144              		.loc 1 670 27
 1145 052e BB69     		ldr	r3, [r7, #24]
 1146 0530 D31A     		subs	r3, r2, r3
 1147              		.loc 1 670 11
 1148 0532 524A     		ldr	r2, .L86+16
 1149 0534 9342     		cmp	r3, r2
 1150 0536 01D9     		bls	.L61
 671:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 672:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1151              		.loc 1 672 18
 1152 0538 0323     		movs	r3, #3
 1153 053a 1AE1     		b	.L14
 1154              	.L61:
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1155              		.loc 1 668 13
 1156 053c 4B4B     		ldr	r3, .L86
 1157 053e 1A6D     		ldr	r2, [r3, #80]
 1158 0540 8023     		movs	r3, #128
 1159 0542 9B00     		lsls	r3, r3, #2
 1160 0544 1340     		ands	r3, r2
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1161              		.loc 1 668 12
 1162 0546 EFD0     		beq	.L62
 1163 0548 14E0     		b	.L63
 1164              	.L60:
 673:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 675:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 676:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else
 677:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 678:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Get Start Tick */
 679:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1165              		.loc 1 679 19
 1166 054a FFF7FEFF 		bl	HAL_GetTick
 1167 054e 0300     		movs	r3, r0
 1168 0550 BB61     		str	r3, [r7, #24]
 680:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 1169              		.loc 1 682 12
 1170 0552 09E0     		b	.L64
 1171              	.L65:
 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 684:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1172              		.loc 1 684 13
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 34


 1173 0554 FFF7FEFF 		bl	HAL_GetTick
 1174 0558 0200     		movs	r2, r0
 1175              		.loc 1 684 27
 1176 055a BB69     		ldr	r3, [r7, #24]
 1177 055c D31A     		subs	r3, r2, r3
 1178              		.loc 1 684 11
 1179 055e 474A     		ldr	r2, .L86+16
 1180 0560 9342     		cmp	r3, r2
 1181 0562 01D9     		bls	.L64
 685:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 686:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1182              		.loc 1 686 18
 1183 0564 0323     		movs	r3, #3
 1184 0566 04E1     		b	.L14
 1185              	.L64:
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1186              		.loc 1 682 13
 1187 0568 404B     		ldr	r3, .L86
 1188 056a 1A6D     		ldr	r2, [r3, #80]
 1189 056c 8023     		movs	r3, #128
 1190 056e 9B00     		lsls	r3, r3, #2
 1191 0570 1340     		ands	r3, r2
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1192              		.loc 1 682 12
 1193 0572 EFD1     		bne	.L65
 1194              	.L63:
 687:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 688:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 689:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 690:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 691:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 692:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1195              		.loc 1 692 7
 1196 0574 2723     		movs	r3, #39
 1197 0576 FB18     		adds	r3, r7, r3
 1198 0578 1B78     		ldrb	r3, [r3]
 1199 057a 012B     		cmp	r3, #1
 1200 057c 05D1     		bne	.L51
 693:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 694:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1201              		.loc 1 694 7
 1202 057e 3B4B     		ldr	r3, .L86
 1203 0580 9A6B     		ldr	r2, [r3, #56]
 1204 0582 3A4B     		ldr	r3, .L86
 1205 0584 3E49     		ldr	r1, .L86+20
 1206 0586 0A40     		ands	r2, r1
 1207 0588 9A63     		str	r2, [r3, #56]
 1208              	.L51:
 1209              	.LBE3:
 695:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 696:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 697:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 698:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 699:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*----------------------------- HSI48 Configuration --------------------------*/
 700:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 1210              		.loc 1 700 25
 1211 058a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 35


 1212 058c 1B68     		ldr	r3, [r3]
 1213              		.loc 1 700 43
 1214 058e 2022     		movs	r2, #32
 1215 0590 1340     		ands	r3, r2
 1216              		.loc 1 700 5
 1217 0592 49D0     		beq	.L66
 701:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 702:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check the parameters */
 703:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 704:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 705:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check the HSI48 State */
 706:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 1218              		.loc 1 706 27
 1219 0594 7B68     		ldr	r3, [r7, #4]
 1220 0596 9B69     		ldr	r3, [r3, #24]
 1221              		.loc 1 706 9
 1222 0598 002B     		cmp	r3, #0
 1223 059a 26D0     		beq	.L67
 707:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI48). */
 709:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_HSI48_ENABLE();
 1224              		.loc 1 709 9
 1225 059c 334B     		ldr	r3, .L86
 1226 059e 9A68     		ldr	r2, [r3, #8]
 1227 05a0 324B     		ldr	r3, .L86
 1228 05a2 0121     		movs	r1, #1
 1229 05a4 0A43     		orrs	r2, r1
 1230 05a6 9A60     		str	r2, [r3, #8]
 1231 05a8 304B     		ldr	r3, .L86
 1232 05aa 5A6B     		ldr	r2, [r3, #52]
 1233 05ac 2F4B     		ldr	r3, .L86
 1234 05ae 0121     		movs	r1, #1
 1235 05b0 0A43     		orrs	r2, r1
 1236 05b2 5A63     		str	r2, [r3, #52]
 1237 05b4 334B     		ldr	r3, .L86+24
 1238 05b6 1A6A     		ldr	r2, [r3, #32]
 1239 05b8 324B     		ldr	r3, .L86+24
 1240 05ba 8021     		movs	r1, #128
 1241 05bc 8901     		lsls	r1, r1, #6
 1242 05be 0A43     		orrs	r2, r1
 1243 05c0 1A62     		str	r2, [r3, #32]
 710:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 711:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 712:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1244              		.loc 1 712 21
 1245 05c2 FFF7FEFF 		bl	HAL_GetTick
 1246 05c6 0300     		movs	r3, r0
 1247 05c8 BB61     		str	r3, [r7, #24]
 713:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 714:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till HSI48 is ready */
 715:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 1248              		.loc 1 715 14
 1249 05ca 08E0     		b	.L68
 1250              	.L69:
 716:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 717:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1251              		.loc 1 717 15
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 36


 1252 05cc FFF7FEFF 		bl	HAL_GetTick
 1253 05d0 0200     		movs	r2, r0
 1254              		.loc 1 717 29
 1255 05d2 BB69     		ldr	r3, [r7, #24]
 1256 05d4 D31A     		subs	r3, r2, r3
 1257              		.loc 1 717 13
 1258 05d6 022B     		cmp	r3, #2
 1259 05d8 01D9     		bls	.L68
 718:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 719:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1260              		.loc 1 719 20
 1261 05da 0323     		movs	r3, #3
 1262 05dc C9E0     		b	.L14
 1263              	.L68:
 715:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1264              		.loc 1 715 15
 1265 05de 234B     		ldr	r3, .L86
 1266 05e0 9B68     		ldr	r3, [r3, #8]
 1267 05e2 0222     		movs	r2, #2
 1268 05e4 1340     		ands	r3, r2
 715:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1269              		.loc 1 715 14
 1270 05e6 F1D0     		beq	.L69
 1271 05e8 1EE0     		b	.L66
 1272              	.L67:
 720:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 721:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 722:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 723:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
 724:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 725:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI48). */
 726:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_HSI48_DISABLE();
 1273              		.loc 1 726 9
 1274 05ea 204B     		ldr	r3, .L86
 1275 05ec 9A68     		ldr	r2, [r3, #8]
 1276 05ee 1F4B     		ldr	r3, .L86
 1277 05f0 0121     		movs	r1, #1
 1278 05f2 8A43     		bics	r2, r1
 1279 05f4 9A60     		str	r2, [r3, #8]
 1280 05f6 234B     		ldr	r3, .L86+24
 1281 05f8 1A6A     		ldr	r2, [r3, #32]
 1282 05fa 224B     		ldr	r3, .L86+24
 1283 05fc 2249     		ldr	r1, .L86+28
 1284 05fe 0A40     		ands	r2, r1
 1285 0600 1A62     		str	r2, [r3, #32]
 727:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 728:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 729:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1286              		.loc 1 729 21
 1287 0602 FFF7FEFF 		bl	HAL_GetTick
 1288 0606 0300     		movs	r3, r0
 1289 0608 BB61     		str	r3, [r7, #24]
 730:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 731:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till HSI48 is ready */
 732:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 1290              		.loc 1 732 14
 1291 060a 08E0     		b	.L70
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 37


 1292              	.L71:
 733:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 734:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1293              		.loc 1 734 15
 1294 060c FFF7FEFF 		bl	HAL_GetTick
 1295 0610 0200     		movs	r2, r0
 1296              		.loc 1 734 29
 1297 0612 BB69     		ldr	r3, [r7, #24]
 1298 0614 D31A     		subs	r3, r2, r3
 1299              		.loc 1 734 13
 1300 0616 022B     		cmp	r3, #2
 1301 0618 01D9     		bls	.L70
 735:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 736:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1302              		.loc 1 736 20
 1303 061a 0323     		movs	r3, #3
 1304 061c A9E0     		b	.L14
 1305              	.L70:
 732:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1306              		.loc 1 732 15
 1307 061e 134B     		ldr	r3, .L86
 1308 0620 9B68     		ldr	r3, [r3, #8]
 1309 0622 0222     		movs	r2, #2
 1310 0624 1340     		ands	r3, r2
 732:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1311              		.loc 1 732 14
 1312 0626 F1D1     		bne	.L71
 1313              	.L66:
 737:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 738:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 739:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 740:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 741:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
 742:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 743:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 744:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check the parameters */
 745:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 746:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1314              		.loc 1 746 30
 1315 0628 7B68     		ldr	r3, [r7, #4]
 1316 062a 9B6A     		ldr	r3, [r3, #40]
 1317              		.loc 1 746 6
 1318 062c 002B     		cmp	r3, #0
 1319 062e 00D1     		bne	.LCB1157
 1320 0630 9EE0     		b	.L72	@long jump
 1321              	.LCB1157:
 747:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 748:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 749:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1322              		.loc 1 749 7
 1323 0632 3B6A     		ldr	r3, [r7, #32]
 1324 0634 0C2B     		cmp	r3, #12
 1325 0636 00D1     		bne	.LCB1160
 1326 0638 77E0     		b	.L73	@long jump
 1327              	.LCB1160:
 750:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 751:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 38


 1328              		.loc 1 751 33
 1329 063a 7B68     		ldr	r3, [r7, #4]
 1330 063c 9B6A     		ldr	r3, [r3, #40]
 1331              		.loc 1 751 9
 1332 063e 022B     		cmp	r3, #2
 1333 0640 58D1     		bne	.L74
 752:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 753:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Check the parameters */
 754:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 755:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 756:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 757:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 758:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Disable the main PLL. */
 759:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1334              		.loc 1 759 9
 1335 0642 0A4B     		ldr	r3, .L86
 1336 0644 1A68     		ldr	r2, [r3]
 1337 0646 094B     		ldr	r3, .L86
 1338 0648 1049     		ldr	r1, .L86+32
 1339 064a 0A40     		ands	r2, r1
 1340 064c 1A60     		str	r2, [r3]
 760:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 761:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 762:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1341              		.loc 1 762 21
 1342 064e FFF7FEFF 		bl	HAL_GetTick
 1343 0652 0300     		movs	r3, r0
 1344 0654 BB61     		str	r3, [r7, #24]
 763:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 764:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till PLL is ready */
 765:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 1345              		.loc 1 765 14
 1346 0656 1BE0     		b	.L75
 1347              	.L76:
 766:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 767:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1348              		.loc 1 767 15
 1349 0658 FFF7FEFF 		bl	HAL_GetTick
 1350 065c 0200     		movs	r2, r0
 1351              		.loc 1 767 29
 1352 065e BB69     		ldr	r3, [r7, #24]
 1353 0660 D31A     		subs	r3, r2, r3
 1354              		.loc 1 767 13
 1355 0662 022B     		cmp	r3, #2
 1356 0664 14D9     		bls	.L75
 768:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 769:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1357              		.loc 1 769 20
 1358 0666 0323     		movs	r3, #3
 1359 0668 83E0     		b	.L14
 1360              	.L87:
 1361 066a C046     		.align	2
 1362              	.L86:
 1363 066c 00100240 		.word	1073876992
 1364 0670 FFFEFFFF 		.word	-257
 1365 0674 00700040 		.word	1073770496
 1366 0678 FFFBFFFF 		.word	-1025
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 39


 1367 067c 88130000 		.word	5000
 1368 0680 FFFFFFEF 		.word	-268435457
 1369 0684 00000140 		.word	1073807360
 1370 0688 FFDFFFFF 		.word	-8193
 1371 068c FFFFFFFE 		.word	-16777217
 1372              	.L75:
 765:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1373              		.loc 1 765 15
 1374 0690 3A4B     		ldr	r3, .L88
 1375 0692 1A68     		ldr	r2, [r3]
 1376 0694 8023     		movs	r3, #128
 1377 0696 9B04     		lsls	r3, r3, #18
 1378 0698 1340     		ands	r3, r2
 765:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1379              		.loc 1 765 14
 1380 069a DDD1     		bne	.L76
 770:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 771:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 772:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 773:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 774:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1381              		.loc 1 774 9
 1382 069c 374B     		ldr	r3, .L88
 1383 069e DB68     		ldr	r3, [r3, #12]
 1384 06a0 374A     		ldr	r2, .L88+4
 1385 06a2 1340     		ands	r3, r2
 1386 06a4 1900     		movs	r1, r3
 1387 06a6 7B68     		ldr	r3, [r7, #4]
 1388 06a8 DA6A     		ldr	r2, [r3, #44]
 1389 06aa 7B68     		ldr	r3, [r7, #4]
 1390 06ac 1B6B     		ldr	r3, [r3, #48]
 1391 06ae 1A43     		orrs	r2, r3
 1392 06b0 7B68     		ldr	r3, [r7, #4]
 1393 06b2 5B6B     		ldr	r3, [r3, #52]
 1394 06b4 1A43     		orrs	r2, r3
 1395 06b6 314B     		ldr	r3, .L88
 1396 06b8 0A43     		orrs	r2, r1
 1397 06ba DA60     		str	r2, [r3, #12]
 775:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL,
 776:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLDIV);
 777:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Enable the main PLL. */
 778:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1398              		.loc 1 778 9
 1399 06bc 2F4B     		ldr	r3, .L88
 1400 06be 1A68     		ldr	r2, [r3]
 1401 06c0 2E4B     		ldr	r3, .L88
 1402 06c2 8021     		movs	r1, #128
 1403 06c4 4904     		lsls	r1, r1, #17
 1404 06c6 0A43     		orrs	r2, r1
 1405 06c8 1A60     		str	r2, [r3]
 779:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 780:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 781:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1406              		.loc 1 781 21
 1407 06ca FFF7FEFF 		bl	HAL_GetTick
 1408 06ce 0300     		movs	r3, r0
 1409 06d0 BB61     		str	r3, [r7, #24]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 40


 782:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 783:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till PLL is ready */
 784:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 1410              		.loc 1 784 14
 1411 06d2 08E0     		b	.L77
 1412              	.L78:
 785:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 786:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1413              		.loc 1 786 15
 1414 06d4 FFF7FEFF 		bl	HAL_GetTick
 1415 06d8 0200     		movs	r2, r0
 1416              		.loc 1 786 29
 1417 06da BB69     		ldr	r3, [r7, #24]
 1418 06dc D31A     		subs	r3, r2, r3
 1419              		.loc 1 786 13
 1420 06de 022B     		cmp	r3, #2
 1421 06e0 01D9     		bls	.L77
 787:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 788:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1422              		.loc 1 788 20
 1423 06e2 0323     		movs	r3, #3
 1424 06e4 45E0     		b	.L14
 1425              	.L77:
 784:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1426              		.loc 1 784 15
 1427 06e6 254B     		ldr	r3, .L88
 1428 06e8 1A68     		ldr	r2, [r3]
 1429 06ea 8023     		movs	r3, #128
 1430 06ec 9B04     		lsls	r3, r3, #18
 1431 06ee 1340     		ands	r3, r2
 784:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1432              		.loc 1 784 14
 1433 06f0 F0D0     		beq	.L78
 1434 06f2 3DE0     		b	.L72
 1435              	.L74:
 789:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 790:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 792:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
 793:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 794:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Disable the main PLL. */
 795:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1436              		.loc 1 795 9
 1437 06f4 214B     		ldr	r3, .L88
 1438 06f6 1A68     		ldr	r2, [r3]
 1439 06f8 204B     		ldr	r3, .L88
 1440 06fa 2249     		ldr	r1, .L88+8
 1441 06fc 0A40     		ands	r2, r1
 1442 06fe 1A60     		str	r2, [r3]
 796:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 797:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Get Start Tick */
 798:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1443              		.loc 1 798 21
 1444 0700 FFF7FEFF 		bl	HAL_GetTick
 1445 0704 0300     		movs	r3, r0
 1446 0706 BB61     		str	r3, [r7, #24]
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 41


 800:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 801:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 1447              		.loc 1 801 14
 1448 0708 08E0     		b	.L79
 1449              	.L80:
 802:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 803:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1450              		.loc 1 803 15
 1451 070a FFF7FEFF 		bl	HAL_GetTick
 1452 070e 0200     		movs	r2, r0
 1453              		.loc 1 803 29
 1454 0710 BB69     		ldr	r3, [r7, #24]
 1455 0712 D31A     		subs	r3, r2, r3
 1456              		.loc 1 803 13
 1457 0714 022B     		cmp	r3, #2
 1458 0716 01D9     		bls	.L79
 804:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           {
 805:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1459              		.loc 1 805 20
 1460 0718 0323     		movs	r3, #3
 1461 071a 2AE0     		b	.L14
 1462              	.L79:
 801:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1463              		.loc 1 801 15
 1464 071c 174B     		ldr	r3, .L88
 1465 071e 1A68     		ldr	r2, [r3]
 1466 0720 8023     		movs	r3, #128
 1467 0722 9B04     		lsls	r3, r3, #18
 1468 0724 1340     		ands	r3, r2
 801:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 1469              		.loc 1 801 14
 1470 0726 F0D1     		bne	.L80
 1471 0728 22E0     		b	.L72
 1472              	.L73:
 806:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           }
 807:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 808:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 809:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 810:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else
 811:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 812:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 813:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 1473              		.loc 1 813 33
 1474 072a 7B68     		ldr	r3, [r7, #4]
 1475 072c 9B6A     		ldr	r3, [r3, #40]
 1476              		.loc 1 813 9
 1477 072e 012B     		cmp	r3, #1
 1478 0730 01D1     		bne	.L81
 814:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 815:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_ERROR;
 1479              		.loc 1 815 16
 1480 0732 0123     		movs	r3, #1
 1481 0734 1DE0     		b	.L14
 1482              	.L81:
 816:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 817:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
 818:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 42


 819:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 820:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 1483              		.loc 1 820 25
 1484 0736 114B     		ldr	r3, .L88
 1485              		.loc 1 820 20
 1486 0738 DB68     		ldr	r3, [r3, #12]
 1487 073a FB61     		str	r3, [r7, #28]
 821:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1488              		.loc 1 821 13
 1489 073c FA69     		ldr	r2, [r7, #28]
 1490 073e 8023     		movs	r3, #128
 1491 0740 5B02     		lsls	r3, r3, #9
 1492 0742 1A40     		ands	r2, r3
 1493              		.loc 1 821 76
 1494 0744 7B68     		ldr	r3, [r7, #4]
 1495 0746 DB6A     		ldr	r3, [r3, #44]
 1496              		.loc 1 821 11
 1497 0748 9A42     		cmp	r2, r3
 1498 074a 0FD1     		bne	.L82
 822:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 1499              		.loc 1 822 13 discriminator 1
 1500 074c FA69     		ldr	r2, [r7, #28]
 1501 074e F023     		movs	r3, #240
 1502 0750 9B03     		lsls	r3, r3, #14
 1503 0752 1A40     		ands	r2, r3
 1504              		.loc 1 822 76 discriminator 1
 1505 0754 7B68     		ldr	r3, [r7, #4]
 1506 0756 1B6B     		ldr	r3, [r3, #48]
 821:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1507              		.loc 1 821 88 discriminator 1
 1508 0758 9A42     		cmp	r2, r3
 1509 075a 07D1     		bne	.L82
 823:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 1510              		.loc 1 823 13
 1511 075c FA69     		ldr	r2, [r7, #28]
 1512 075e C023     		movs	r3, #192
 1513 0760 1B04     		lsls	r3, r3, #16
 1514 0762 1A40     		ands	r2, r3
 1515              		.loc 1 823 76
 1516 0764 7B68     		ldr	r3, [r7, #4]
 1517 0766 5B6B     		ldr	r3, [r3, #52]
 822:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 1518              		.loc 1 822 85
 1519 0768 9A42     		cmp	r2, r3
 1520 076a 01D0     		beq	.L72
 1521              	.L82:
 824:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 825:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_ERROR;
 1522              		.loc 1 825 18
 1523 076c 0123     		movs	r3, #1
 1524 076e 00E0     		b	.L14
 1525              	.L72:
 826:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 827:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 828:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 829:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 830:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   return HAL_OK;
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 43


 1526              		.loc 1 830 10
 1527 0770 0023     		movs	r3, #0
 1528              	.L14:
 831:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 1529              		.loc 1 831 1
 1530 0772 1800     		movs	r0, r3
 1531 0774 BD46     		mov	sp, r7
 1532 0776 0AB0     		add	sp, sp, #40
 1533              		@ sp needed
 1534 0778 B0BD     		pop	{r4, r5, r7, pc}
 1535              	.L89:
 1536 077a C046     		.align	2
 1537              	.L88:
 1538 077c 00100240 		.word	1073876992
 1539 0780 FFFF02FF 		.word	-16580609
 1540 0784 FFFFFFFE 		.word	-16777217
 1541              		.cfi_endproc
 1542              	.LFE48:
 1544              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1545              		.align	1
 1546              		.global	HAL_RCC_ClockConfig
 1547              		.syntax unified
 1548              		.code	16
 1549              		.thumb_func
 1550              		.fpu softvfp
 1552              	HAL_RCC_ClockConfig:
 1553              	.LFB49:
 832:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 833:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
 834:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified
 835:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 836:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 837:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 838:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  FLatency FLASH Latency
 839:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 840:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 841:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 842:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
 843:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   The MSI is used (enabled by hardware) as system clock source after
 844:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 845:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 846:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 847:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
 848:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 849:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked).
 850:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 851:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 852:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 853:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         currently used as system clock source.
 854:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 855:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 856:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 857:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval HAL status
 858:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
 859:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 860:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 1554              		.loc 1 860 1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 44


 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 16
 1557              		@ frame_needed = 1, uses_anonymous_args = 0
 1558 0000 B0B5     		push	{r4, r5, r7, lr}
 1559              	.LCFI6:
 1560              		.cfi_def_cfa_offset 16
 1561              		.cfi_offset 4, -16
 1562              		.cfi_offset 5, -12
 1563              		.cfi_offset 7, -8
 1564              		.cfi_offset 14, -4
 1565 0002 84B0     		sub	sp, sp, #16
 1566              	.LCFI7:
 1567              		.cfi_def_cfa_offset 32
 1568 0004 00AF     		add	r7, sp, #0
 1569              	.LCFI8:
 1570              		.cfi_def_cfa_register 7
 1571 0006 7860     		str	r0, [r7, #4]
 1572 0008 3960     		str	r1, [r7]
 861:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   uint32_t tickstart;
 862:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 863:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 864:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check Null pointer */
 865:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 1573              		.loc 1 865 5
 1574 000a 7B68     		ldr	r3, [r7, #4]
 1575 000c 002B     		cmp	r3, #0
 1576 000e 01D1     		bne	.L91
 866:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 867:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     return HAL_ERROR;
 1577              		.loc 1 867 12
 1578 0010 0123     		movs	r3, #1
 1579 0012 28E1     		b	.L92
 1580              	.L91:
 868:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 869:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 870:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check the parameters */
 871:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 872:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 873:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 874:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 875:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock
 876:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   (HCLK) and the supply voltage of the device. */
 877:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 878:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 879:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 1581              		.loc 1 879 17
 1582 0014 964B     		ldr	r3, .L119
 1583 0016 1B68     		ldr	r3, [r3]
 1584 0018 0122     		movs	r2, #1
 1585 001a 1340     		ands	r3, r2
 1586              		.loc 1 879 5
 1587 001c 3A68     		ldr	r2, [r7]
 1588 001e 9A42     		cmp	r2, r3
 1589 0020 1ED9     		bls	.L93
 880:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 881:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 882:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 45


 1590              		.loc 1 882 5
 1591 0022 934B     		ldr	r3, .L119
 1592 0024 1B68     		ldr	r3, [r3]
 1593 0026 0122     		movs	r2, #1
 1594 0028 9343     		bics	r3, r2
 1595 002a 1900     		movs	r1, r3
 1596 002c 904B     		ldr	r3, .L119
 1597 002e 3A68     		ldr	r2, [r7]
 1598 0030 0A43     		orrs	r2, r1
 1599 0032 1A60     		str	r2, [r3]
 883:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 884:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 885:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     memory by polling the FLASH_ACR register */
 886:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1600              		.loc 1 886 17
 1601 0034 FFF7FEFF 		bl	HAL_GetTick
 1602 0038 0300     		movs	r3, r0
 1603 003a FB60     		str	r3, [r7, #12]
 887:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 888:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     while (__HAL_FLASH_GET_LATENCY() != FLatency)
 1604              		.loc 1 888 11
 1605 003c 09E0     		b	.L94
 1606              	.L95:
 889:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 890:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1607              		.loc 1 890 12
 1608 003e FFF7FEFF 		bl	HAL_GetTick
 1609 0042 0200     		movs	r2, r0
 1610              		.loc 1 890 26
 1611 0044 FB68     		ldr	r3, [r7, #12]
 1612 0046 D31A     		subs	r3, r2, r3
 1613              		.loc 1 890 10
 1614 0048 8A4A     		ldr	r2, .L119+4
 1615 004a 9342     		cmp	r3, r2
 1616 004c 01D9     		bls	.L94
 891:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 892:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1617              		.loc 1 892 16
 1618 004e 0323     		movs	r3, #3
 1619 0050 09E1     		b	.L92
 1620              	.L94:
 888:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 1621              		.loc 1 888 12
 1622 0052 874B     		ldr	r3, .L119
 1623 0054 1B68     		ldr	r3, [r3]
 1624 0056 0122     		movs	r2, #1
 1625 0058 1340     		ands	r3, r2
 888:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 1626              		.loc 1 888 11
 1627 005a 3A68     		ldr	r2, [r7]
 1628 005c 9A42     		cmp	r2, r3
 1629 005e EED1     		bne	.L95
 1630              	.L93:
 893:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 894:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 895:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 896:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 46


 897:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 898:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1631              		.loc 1 898 25
 1632 0060 7B68     		ldr	r3, [r7, #4]
 1633 0062 1B68     		ldr	r3, [r3]
 1634              		.loc 1 898 38
 1635 0064 0222     		movs	r2, #2
 1636 0066 1340     		ands	r3, r2
 1637              		.loc 1 898 5
 1638 0068 09D0     		beq	.L96
 899:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 900:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 901:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1639              		.loc 1 901 5
 1640 006a 834B     		ldr	r3, .L119+8
 1641 006c DB68     		ldr	r3, [r3, #12]
 1642 006e F022     		movs	r2, #240
 1643 0070 9343     		bics	r3, r2
 1644 0072 1900     		movs	r1, r3
 1645 0074 7B68     		ldr	r3, [r7, #4]
 1646 0076 9A68     		ldr	r2, [r3, #8]
 1647 0078 7F4B     		ldr	r3, .L119+8
 1648 007a 0A43     		orrs	r2, r1
 1649 007c DA60     		str	r2, [r3, #12]
 1650              	.L96:
 902:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 903:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 904:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 905:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1651              		.loc 1 905 25
 1652 007e 7B68     		ldr	r3, [r7, #4]
 1653 0080 1B68     		ldr	r3, [r3]
 1654              		.loc 1 905 38
 1655 0082 0122     		movs	r2, #1
 1656 0084 1340     		ands	r3, r2
 1657              		.loc 1 905 5
 1658 0086 00D1     		bne	.LCB1456
 1659 0088 89E0     		b	.L97	@long jump
 1660              	.LCB1456:
 906:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 907:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 908:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 909:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 910:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1661              		.loc 1 910 25
 1662 008a 7B68     		ldr	r3, [r7, #4]
 1663 008c 5B68     		ldr	r3, [r3, #4]
 1664              		.loc 1 910 7
 1665 008e 022B     		cmp	r3, #2
 1666 0090 07D1     		bne	.L98
 911:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 912:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check the HSE ready flag */
 913:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 1667              		.loc 1 913 10
 1668 0092 794B     		ldr	r3, .L119+8
 1669 0094 1A68     		ldr	r2, [r3]
 1670 0096 8023     		movs	r3, #128
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 47


 1671 0098 9B02     		lsls	r3, r3, #10
 1672 009a 1340     		ands	r3, r2
 1673              		.loc 1 913 9
 1674 009c 20D1     		bne	.L99
 914:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 915:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_ERROR;
 1675              		.loc 1 915 16
 1676 009e 0123     		movs	r3, #1
 1677 00a0 E1E0     		b	.L92
 1678              	.L98:
 916:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 917:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 918:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 919:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1679              		.loc 1 919 30
 1680 00a2 7B68     		ldr	r3, [r7, #4]
 1681 00a4 5B68     		ldr	r3, [r3, #4]
 1682              		.loc 1 919 12
 1683 00a6 032B     		cmp	r3, #3
 1684 00a8 07D1     		bne	.L100
 920:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 921:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check the PLL ready flag */
 922:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 1685              		.loc 1 922 10
 1686 00aa 734B     		ldr	r3, .L119+8
 1687 00ac 1A68     		ldr	r2, [r3]
 1688 00ae 8023     		movs	r3, #128
 1689 00b0 9B04     		lsls	r3, r3, #18
 1690 00b2 1340     		ands	r3, r2
 1691              		.loc 1 922 9
 1692 00b4 14D1     		bne	.L99
 923:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 924:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_ERROR;
 1693              		.loc 1 924 16
 1694 00b6 0123     		movs	r3, #1
 1695 00b8 D5E0     		b	.L92
 1696              	.L100:
 925:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 926:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 927:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 928:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 1697              		.loc 1 928 30
 1698 00ba 7B68     		ldr	r3, [r7, #4]
 1699 00bc 5B68     		ldr	r3, [r3, #4]
 1700              		.loc 1 928 12
 1701 00be 012B     		cmp	r3, #1
 1702 00c0 06D1     		bne	.L101
 929:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 930:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check the HSI ready flag */
 931:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 1703              		.loc 1 931 10
 1704 00c2 6D4B     		ldr	r3, .L119+8
 1705 00c4 1B68     		ldr	r3, [r3]
 1706 00c6 0422     		movs	r2, #4
 1707 00c8 1340     		ands	r3, r2
 1708              		.loc 1 931 9
 1709 00ca 09D1     		bne	.L99
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 48


 932:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 933:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_ERROR;
 1710              		.loc 1 933 16
 1711 00cc 0123     		movs	r3, #1
 1712 00ce CAE0     		b	.L92
 1713              	.L101:
 934:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 935:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 936:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* MSI is selected as System Clock Source */
 937:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else
 938:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 939:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       /* Check the MSI ready flag */
 940:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 1714              		.loc 1 940 10
 1715 00d0 694B     		ldr	r3, .L119+8
 1716 00d2 1A68     		ldr	r2, [r3]
 1717 00d4 8023     		movs	r3, #128
 1718 00d6 9B00     		lsls	r3, r3, #2
 1719 00d8 1340     		ands	r3, r2
 1720              		.loc 1 940 9
 1721 00da 01D1     		bne	.L99
 941:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 942:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_ERROR;
 1722              		.loc 1 942 16
 1723 00dc 0123     		movs	r3, #1
 1724 00de C2E0     		b	.L92
 1725              	.L99:
 943:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 944:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 945:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 1726              		.loc 1 945 5
 1727 00e0 654B     		ldr	r3, .L119+8
 1728 00e2 DB68     		ldr	r3, [r3, #12]
 1729 00e4 0322     		movs	r2, #3
 1730 00e6 9343     		bics	r3, r2
 1731 00e8 1900     		movs	r1, r3
 1732 00ea 7B68     		ldr	r3, [r7, #4]
 1733 00ec 5A68     		ldr	r2, [r3, #4]
 1734 00ee 624B     		ldr	r3, .L119+8
 1735 00f0 0A43     		orrs	r2, r1
 1736 00f2 DA60     		str	r2, [r3, #12]
 946:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 947:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Get Start Tick */
 948:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1737              		.loc 1 948 17
 1738 00f4 FFF7FEFF 		bl	HAL_GetTick
 1739 00f8 0300     		movs	r3, r0
 1740 00fa FB60     		str	r3, [r7, #12]
 949:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 950:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1741              		.loc 1 950 25
 1742 00fc 7B68     		ldr	r3, [r7, #4]
 1743 00fe 5B68     		ldr	r3, [r3, #4]
 1744              		.loc 1 950 7
 1745 0100 022B     		cmp	r3, #2
 1746 0102 11D1     		bne	.L102
 951:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 49


 952:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 1747              		.loc 1 952 13
 1748 0104 09E0     		b	.L103
 1749              	.L104:
 953:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 954:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 1750              		.loc 1 954 13
 1751 0106 FFF7FEFF 		bl	HAL_GetTick
 1752 010a 0200     		movs	r2, r0
 1753              		.loc 1 954 27
 1754 010c FB68     		ldr	r3, [r7, #12]
 1755 010e D31A     		subs	r3, r2, r3
 1756              		.loc 1 954 11
 1757 0110 584A     		ldr	r2, .L119+4
 1758 0112 9342     		cmp	r3, r2
 1759 0114 01D9     		bls	.L103
 955:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 956:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1760              		.loc 1 956 18
 1761 0116 0323     		movs	r3, #3
 1762 0118 A5E0     		b	.L92
 1763              	.L103:
 952:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1764              		.loc 1 952 14
 1765 011a 574B     		ldr	r3, .L119+8
 1766 011c DB68     		ldr	r3, [r3, #12]
 1767 011e 0C22     		movs	r2, #12
 1768 0120 1340     		ands	r3, r2
 952:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1769              		.loc 1 952 13
 1770 0122 082B     		cmp	r3, #8
 1771 0124 EFD1     		bne	.L104
 1772 0126 3AE0     		b	.L97
 1773              	.L102:
 957:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 958:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 959:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 960:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1774              		.loc 1 960 30
 1775 0128 7B68     		ldr	r3, [r7, #4]
 1776 012a 5B68     		ldr	r3, [r3, #4]
 1777              		.loc 1 960 12
 1778 012c 032B     		cmp	r3, #3
 1779 012e 11D1     		bne	.L105
 961:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 962:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1780              		.loc 1 962 13
 1781 0130 09E0     		b	.L106
 1782              	.L107:
 963:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 964:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 1783              		.loc 1 964 13
 1784 0132 FFF7FEFF 		bl	HAL_GetTick
 1785 0136 0200     		movs	r2, r0
 1786              		.loc 1 964 27
 1787 0138 FB68     		ldr	r3, [r7, #12]
 1788 013a D31A     		subs	r3, r2, r3
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 50


 1789              		.loc 1 964 11
 1790 013c 4D4A     		ldr	r2, .L119+4
 1791 013e 9342     		cmp	r3, r2
 1792 0140 01D9     		bls	.L106
 965:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 966:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1793              		.loc 1 966 18
 1794 0142 0323     		movs	r3, #3
 1795 0144 8FE0     		b	.L92
 1796              	.L106:
 962:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1797              		.loc 1 962 14
 1798 0146 4C4B     		ldr	r3, .L119+8
 1799 0148 DB68     		ldr	r3, [r3, #12]
 1800 014a 0C22     		movs	r2, #12
 1801 014c 1340     		ands	r3, r2
 962:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1802              		.loc 1 962 13
 1803 014e 0C2B     		cmp	r3, #12
 1804 0150 EFD1     		bne	.L107
 1805 0152 24E0     		b	.L97
 1806              	.L105:
 967:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 968:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 969:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 970:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 1807              		.loc 1 970 30
 1808 0154 7B68     		ldr	r3, [r7, #4]
 1809 0156 5B68     		ldr	r3, [r3, #4]
 1810              		.loc 1 970 12
 1811 0158 012B     		cmp	r3, #1
 1812 015a 1BD1     		bne	.L111
 971:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 972:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 1813              		.loc 1 972 13
 1814 015c 09E0     		b	.L109
 1815              	.L110:
 973:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 974:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 1816              		.loc 1 974 13
 1817 015e FFF7FEFF 		bl	HAL_GetTick
 1818 0162 0200     		movs	r2, r0
 1819              		.loc 1 974 27
 1820 0164 FB68     		ldr	r3, [r7, #12]
 1821 0166 D31A     		subs	r3, r2, r3
 1822              		.loc 1 974 11
 1823 0168 424A     		ldr	r2, .L119+4
 1824 016a 9342     		cmp	r3, r2
 1825 016c 01D9     		bls	.L109
 975:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 976:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1826              		.loc 1 976 18
 1827 016e 0323     		movs	r3, #3
 1828 0170 79E0     		b	.L92
 1829              	.L109:
 972:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1830              		.loc 1 972 14
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 51


 1831 0172 414B     		ldr	r3, .L119+8
 1832 0174 DB68     		ldr	r3, [r3, #12]
 1833 0176 0C22     		movs	r2, #12
 1834 0178 1340     		ands	r3, r2
 972:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1835              		.loc 1 972 13
 1836 017a 042B     		cmp	r3, #4
 1837 017c EFD1     		bne	.L110
 1838 017e 0EE0     		b	.L97
 1839              	.L112:
 977:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 978:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 979:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 980:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     else
 981:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 982:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 983:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 984:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 1840              		.loc 1 984 13
 1841 0180 FFF7FEFF 		bl	HAL_GetTick
 1842 0184 0200     		movs	r2, r0
 1843              		.loc 1 984 27
 1844 0186 FB68     		ldr	r3, [r7, #12]
 1845 0188 D31A     		subs	r3, r2, r3
 1846              		.loc 1 984 11
 1847 018a 3A4A     		ldr	r2, .L119+4
 1848 018c 9342     		cmp	r3, r2
 1849 018e 01D9     		bls	.L111
 985:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
 986:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1850              		.loc 1 986 18
 1851 0190 0323     		movs	r3, #3
 1852 0192 68E0     		b	.L92
 1853              	.L111:
 982:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1854              		.loc 1 982 13
 1855 0194 384B     		ldr	r3, .L119+8
 1856 0196 DB68     		ldr	r3, [r3, #12]
 1857 0198 0C22     		movs	r2, #12
 1858 019a 1340     		ands	r3, r2
 982:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
 1859              		.loc 1 982 12
 1860 019c F0D1     		bne	.L112
 1861              	.L97:
 987:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
 988:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 989:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
 990:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
 991:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 992:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 1862              		.loc 1 992 17
 1863 019e 344B     		ldr	r3, .L119
 1864 01a0 1B68     		ldr	r3, [r3]
 1865 01a2 0122     		movs	r2, #1
 1866 01a4 1340     		ands	r3, r2
 1867              		.loc 1 992 5
 1868 01a6 3A68     		ldr	r2, [r7]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 52


 1869 01a8 9A42     		cmp	r2, r3
 1870 01aa 1ED2     		bcs	.L113
 993:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
 994:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 995:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1871              		.loc 1 995 5
 1872 01ac 304B     		ldr	r3, .L119
 1873 01ae 1B68     		ldr	r3, [r3]
 1874 01b0 0122     		movs	r2, #1
 1875 01b2 9343     		bics	r3, r2
 1876 01b4 1900     		movs	r1, r3
 1877 01b6 2E4B     		ldr	r3, .L119
 1878 01b8 3A68     		ldr	r2, [r7]
 1879 01ba 0A43     		orrs	r2, r1
 1880 01bc 1A60     		str	r2, [r3]
 996:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
 997:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 998:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     memory by polling the FLASH_ACR register */
 999:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1881              		.loc 1 999 17
 1882 01be FFF7FEFF 		bl	HAL_GetTick
 1883 01c2 0300     		movs	r3, r0
 1884 01c4 FB60     		str	r3, [r7, #12]
1000:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1001:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     while (__HAL_FLASH_GET_LATENCY() != FLatency)
 1885              		.loc 1 1001 11
 1886 01c6 09E0     		b	.L114
 1887              	.L115:
1002:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
1003:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1888              		.loc 1 1003 12
 1889 01c8 FFF7FEFF 		bl	HAL_GetTick
 1890 01cc 0200     		movs	r2, r0
 1891              		.loc 1 1003 26
 1892 01ce FB68     		ldr	r3, [r7, #12]
 1893 01d0 D31A     		subs	r3, r2, r3
 1894              		.loc 1 1003 10
 1895 01d2 284A     		ldr	r2, .L119+4
 1896 01d4 9342     		cmp	r3, r2
 1897 01d6 01D9     		bls	.L114
1004:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
1005:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1898              		.loc 1 1005 16
 1899 01d8 0323     		movs	r3, #3
 1900 01da 44E0     		b	.L92
 1901              	.L114:
1001:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 1902              		.loc 1 1001 12
 1903 01dc 244B     		ldr	r3, .L119
 1904 01de 1B68     		ldr	r3, [r3]
 1905 01e0 0122     		movs	r2, #1
 1906 01e2 1340     		ands	r3, r2
1001:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
 1907              		.loc 1 1001 11
 1908 01e4 3A68     		ldr	r2, [r7]
 1909 01e6 9A42     		cmp	r2, r3
 1910 01e8 EED1     		bne	.L115
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 53


 1911              	.L113:
1006:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
1007:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
1008:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1009:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1010:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1011:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1912              		.loc 1 1011 25
 1913 01ea 7B68     		ldr	r3, [r7, #4]
 1914 01ec 1B68     		ldr	r3, [r3]
 1915              		.loc 1 1011 38
 1916 01ee 0422     		movs	r2, #4
 1917 01f0 1340     		ands	r3, r2
 1918              		.loc 1 1011 5
 1919 01f2 09D0     		beq	.L116
1012:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1013:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
1014:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1920              		.loc 1 1014 5
 1921 01f4 204B     		ldr	r3, .L119+8
 1922 01f6 DB68     		ldr	r3, [r3, #12]
 1923 01f8 204A     		ldr	r2, .L119+12
 1924 01fa 1340     		ands	r3, r2
 1925 01fc 1900     		movs	r1, r3
 1926 01fe 7B68     		ldr	r3, [r7, #4]
 1927 0200 DA68     		ldr	r2, [r3, #12]
 1928 0202 1D4B     		ldr	r3, .L119+8
 1929 0204 0A43     		orrs	r2, r1
 1930 0206 DA60     		str	r2, [r3, #12]
 1931              	.L116:
1015:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1017:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1018:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1932              		.loc 1 1018 25
 1933 0208 7B68     		ldr	r3, [r7, #4]
 1934 020a 1B68     		ldr	r3, [r3]
 1935              		.loc 1 1018 38
 1936 020c 0822     		movs	r2, #8
 1937 020e 1340     		ands	r3, r2
 1938              		.loc 1 1018 5
 1939 0210 0AD0     		beq	.L117
1019:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1020:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
1021:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 1940              		.loc 1 1021 5
 1941 0212 194B     		ldr	r3, .L119+8
 1942 0214 DB68     		ldr	r3, [r3, #12]
 1943 0216 1A4A     		ldr	r2, .L119+16
 1944 0218 1340     		ands	r3, r2
 1945 021a 1900     		movs	r1, r3
 1946 021c 7B68     		ldr	r3, [r7, #4]
 1947 021e 1B69     		ldr	r3, [r3, #16]
 1948 0220 DA00     		lsls	r2, r3, #3
 1949 0222 154B     		ldr	r3, .L119+8
 1950 0224 0A43     		orrs	r2, r1
 1951 0226 DA60     		str	r2, [r3, #12]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 54


 1952              	.L117:
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1023:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1024:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1025:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 1953              		.loc 1 1025 21
 1954 0228 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1955 022c 0100     		movs	r1, r0
 1956              		.loc 1 1025 68
 1957 022e 124B     		ldr	r3, .L119+8
 1958 0230 DB68     		ldr	r3, [r3, #12]
 1959              		.loc 1 1025 91
 1960 0232 1B09     		lsrs	r3, r3, #4
 1961 0234 0F22     		movs	r2, #15
 1962 0236 1340     		ands	r3, r2
 1963              		.loc 1 1025 63
 1964 0238 124A     		ldr	r2, .L119+20
 1965 023a D35C     		ldrb	r3, [r2, r3]
 1966              		.loc 1 1025 47
 1967 023c 0A00     		movs	r2, r1
 1968 023e DA40     		lsrs	r2, r2, r3
 1969              		.loc 1 1025 19
 1970 0240 114B     		ldr	r3, .L119+24
 1971 0242 1A60     		str	r2, [r3]
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1027:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1028:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   status = HAL_InitTick(uwTickPrio);
 1972              		.loc 1 1028 12
 1973 0244 114B     		ldr	r3, .L119+28
 1974 0246 1B68     		ldr	r3, [r3]
 1975 0248 0B25     		movs	r5, #11
 1976 024a 7C19     		adds	r4, r7, r5
 1977 024c 1800     		movs	r0, r3
 1978 024e FFF7FEFF 		bl	HAL_InitTick
 1979 0252 0300     		movs	r3, r0
 1980 0254 2370     		strb	r3, [r4]
1029:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(status != HAL_OK)
 1981              		.loc 1 1029 5
 1982 0256 7B19     		adds	r3, r7, r5
 1983 0258 1B78     		ldrb	r3, [r3]
 1984 025a 002B     		cmp	r3, #0
 1985 025c 02D0     		beq	.L118
1030:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1031:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     return status;
 1986              		.loc 1 1031 12
 1987 025e 7B19     		adds	r3, r7, r5
 1988 0260 1B78     		ldrb	r3, [r3]
 1989 0262 00E0     		b	.L92
 1990              	.L118:
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1033:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1034:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   return HAL_OK;
 1991              		.loc 1 1034 10
 1992 0264 0023     		movs	r3, #0
 1993              	.L92:
1035:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 1994              		.loc 1 1035 1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 55


 1995 0266 1800     		movs	r0, r3
 1996 0268 BD46     		mov	sp, r7
 1997 026a 04B0     		add	sp, sp, #16
 1998              		@ sp needed
 1999 026c B0BD     		pop	{r4, r5, r7, pc}
 2000              	.L120:
 2001 026e C046     		.align	2
 2002              	.L119:
 2003 0270 00200240 		.word	1073881088
 2004 0274 88130000 		.word	5000
 2005 0278 00100240 		.word	1073876992
 2006 027c FFF8FFFF 		.word	-1793
 2007 0280 FFC7FFFF 		.word	-14337
 2008 0284 00000000 		.word	AHBPrescTable
 2009 0288 00000000 		.word	SystemCoreClock
 2010 028c 00000000 		.word	uwTickPrio
 2011              		.cfi_endproc
 2012              	.LFE49:
 2014              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2015              		.align	1
 2016              		.global	HAL_RCC_MCOConfig
 2017              		.syntax unified
 2018              		.code	16
 2019              		.thumb_func
 2020              		.fpu softvfp
 2022              	HAL_RCC_MCOConfig:
 2023              	.LFB50:
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1037:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1038:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @}
1039:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1040:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1041:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
1043:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
1044:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @verbatim
1045:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ===============================================================================
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
1047:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   ===============================================================================
1048:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     [..]
1049:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
1050:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     frequencies.
1051:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @endverbatim
1053:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @{
1054:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1055:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1057:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1058:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
1059:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
1060:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1061:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2 Clock source to output on MCO2 pin(PA9).
1063:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @if STM32L031xx
1064:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1065:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L041xx
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 56


1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1067:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L073xx
1068:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1069:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L083xx
1070:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1071:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L072xx
1072:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1073:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L082xx
1074:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1075:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L071xx
1076:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1077:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L081xx
1078:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1079:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L051xx
1080:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1081:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L053xx
1082:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PB13)
1083:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @endif
1084:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
1085:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1086:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
1087:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
1089:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
1090:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI         MSI oscillator clock selected as MCO clock
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLL clock selected as MCO clock
1092:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI clock selected as MCO clock
1093:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE clock selected as MCO clock
1094:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @if STM32L052xx
1095:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48       HSI48 clock selected as MCO clock
1096:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L053xx
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48       HSI48 clock selected as MCO clock
1098:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L062xx
1099:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48       HSI48 clock selected as MCO clock
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L063xx
1101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48       HSI48 clock selected as MCO clock
1102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L072xx
1103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48       HSI48 clock selected as MCO clock
1104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L073xx
1105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48       HSI48 clock selected as MCO clock
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L082xx
1107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48       HSI48 clock selected as MCO clock
1108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @elseif STM32L083xx
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48       HSI48 clock selected as MCO clock
1110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   @endif
1111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
1112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
1114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
1115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
1116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
1118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval None
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 2024              		.loc 1 1121 1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 57


 2025              		.cfi_startproc
 2026              		@ args = 0, pretend = 0, frame = 48
 2027              		@ frame_needed = 1, uses_anonymous_args = 0
 2028 0000 90B5     		push	{r4, r7, lr}
 2029              	.LCFI9:
 2030              		.cfi_def_cfa_offset 12
 2031              		.cfi_offset 4, -12
 2032              		.cfi_offset 7, -8
 2033              		.cfi_offset 14, -4
 2034 0002 8DB0     		sub	sp, sp, #52
 2035              	.LCFI10:
 2036              		.cfi_def_cfa_offset 64
 2037 0004 00AF     		add	r7, sp, #0
 2038              	.LCFI11:
 2039              		.cfi_def_cfa_register 7
 2040 0006 F860     		str	r0, [r7, #12]
 2041 0008 B960     		str	r1, [r7, #8]
 2042 000a 7A60     		str	r2, [r7, #4]
1122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0};
 2043              		.loc 1 1122 20
 2044 000c 1C24     		movs	r4, #28
 2045 000e 3B19     		adds	r3, r7, r4
 2046 0010 1800     		movs	r0, r3
 2047 0012 1423     		movs	r3, #20
 2048 0014 1A00     		movs	r2, r3
 2049 0016 0021     		movs	r1, #0
 2050 0018 FFF7FEFF 		bl	memset
1123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check the parameters */
1125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
1130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2051              		.loc 1 1130 18
 2052 001c 2000     		movs	r0, r4
 2053 001e 3B18     		adds	r3, r7, r0
 2054 0020 0222     		movs	r2, #2
 2055 0022 5A60     		str	r2, [r3, #4]
1131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2056              		.loc 1 1131 18
 2057 0024 3B18     		adds	r3, r7, r0
 2058 0026 0222     		movs	r2, #2
 2059 0028 DA60     		str	r2, [r3, #12]
1132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2060              		.loc 1 1132 18
 2061 002a 3B18     		adds	r3, r7, r0
 2062 002c 0022     		movs	r2, #0
 2063 002e 9A60     		str	r2, [r3, #8]
1133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 2064              		.loc 1 1133 5
 2065 0030 FB68     		ldr	r3, [r7, #12]
 2066 0032 002B     		cmp	r3, #0
 2067 0034 1AD1     		bne	.L122
1134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     gpio.Pin       = MCO1_PIN;
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 58


 2068              		.loc 1 1135 20
 2069 0036 3B18     		adds	r3, r7, r0
 2070 0038 8022     		movs	r2, #128
 2071 003a 5200     		lsls	r2, r2, #1
 2072 003c 1A60     		str	r2, [r3]
1136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     gpio.Alternate = GPIO_AF0_MCO;
 2073              		.loc 1 1136 20
 2074 003e 3B18     		adds	r3, r7, r0
 2075 0040 0022     		movs	r2, #0
 2076 0042 1A61     		str	r2, [r3, #16]
 2077              	.LBB4:
1137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* MCO1 Clock Enable */
1139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     MCO1_CLK_ENABLE();
 2078              		.loc 1 1139 5
 2079 0044 2D4B     		ldr	r3, .L125
 2080 0046 DA6A     		ldr	r2, [r3, #44]
 2081 0048 2C4B     		ldr	r3, .L125
 2082 004a 0121     		movs	r1, #1
 2083 004c 0A43     		orrs	r2, r1
 2084 004e DA62     		str	r2, [r3, #44]
 2085 0050 2A4B     		ldr	r3, .L125
 2086 0052 DB6A     		ldr	r3, [r3, #44]
 2087 0054 0122     		movs	r2, #1
 2088 0056 1340     		ands	r3, r2
 2089 0058 BB61     		str	r3, [r7, #24]
 2090 005a BB69     		ldr	r3, [r7, #24]
 2091              	.LBE4:
1140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2092              		.loc 1 1140 5
 2093 005c 3A18     		adds	r2, r7, r0
 2094 005e A023     		movs	r3, #160
 2095 0060 DB05     		lsls	r3, r3, #23
 2096 0062 1100     		movs	r1, r2
 2097 0064 1800     		movs	r0, r3
 2098 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 2099 006a 38E0     		b	.L123
 2100              	.L122:
1141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_MCO3_SUPPORT)
1143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else if (RCC_MCOx == RCC_MCO3)
 2101              		.loc 1 1143 11
 2102 006c FB68     		ldr	r3, [r7, #12]
 2103 006e 022B     		cmp	r3, #2
 2104 0070 1AD1     		bne	.L124
1144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     gpio.Pin       = MCO3_PIN;
 2105              		.loc 1 1145 20
 2106 0072 1C20     		movs	r0, #28
 2107 0074 3B18     		adds	r3, r7, r0
 2108 0076 8022     		movs	r2, #128
 2109 0078 9201     		lsls	r2, r2, #6
 2110 007a 1A60     		str	r2, [r3]
1146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     gpio.Alternate = MCO3_GPIO_AF;
 2111              		.loc 1 1146 20
 2112 007c 3B18     		adds	r3, r7, r0
 2113 007e 0022     		movs	r2, #0
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 59


 2114 0080 1A61     		str	r2, [r3, #16]
 2115              	.LBB5:
1147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* MCO3 Clock Enable */
1149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     MCO3_CLK_ENABLE();
 2116              		.loc 1 1149 5
 2117 0082 1E4B     		ldr	r3, .L125
 2118 0084 DA6A     		ldr	r2, [r3, #44]
 2119 0086 1D4B     		ldr	r3, .L125
 2120 0088 0221     		movs	r1, #2
 2121 008a 0A43     		orrs	r2, r1
 2122 008c DA62     		str	r2, [r3, #44]
 2123 008e 1B4B     		ldr	r3, .L125
 2124 0090 DB6A     		ldr	r3, [r3, #44]
 2125 0092 0222     		movs	r2, #2
 2126 0094 1340     		ands	r3, r2
 2127 0096 7B61     		str	r3, [r7, #20]
 2128 0098 7B69     		ldr	r3, [r7, #20]
 2129              	.LBE5:
1150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     HAL_GPIO_Init(MCO3_GPIO_PORT, &gpio);
 2130              		.loc 1 1150 5
 2131 009a 3B18     		adds	r3, r7, r0
 2132 009c 184A     		ldr	r2, .L125+4
 2133 009e 1900     		movs	r1, r3
 2134 00a0 1000     		movs	r0, r2
 2135 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 2136 00a6 1AE0     		b	.L123
 2137              	.L124:
1151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif /* RCC_MCO3_SUPPORT */
1153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else
1154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     gpio.Pin       = MCO2_PIN;
 2138              		.loc 1 1155 20
 2139 00a8 1C20     		movs	r0, #28
 2140 00aa 3B18     		adds	r3, r7, r0
 2141 00ac 8022     		movs	r2, #128
 2142 00ae 9200     		lsls	r2, r2, #2
 2143 00b0 1A60     		str	r2, [r3]
1156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     gpio.Alternate = GPIO_AF0_MCO;
 2144              		.loc 1 1156 20
 2145 00b2 3B18     		adds	r3, r7, r0
 2146 00b4 0022     		movs	r2, #0
 2147 00b6 1A61     		str	r2, [r3, #16]
 2148              	.LBB6:
1157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* MCO2 Clock Enable */
1159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     MCO2_CLK_ENABLE();
 2149              		.loc 1 1159 5
 2150 00b8 104B     		ldr	r3, .L125
 2151 00ba DA6A     		ldr	r2, [r3, #44]
 2152 00bc 0F4B     		ldr	r3, .L125
 2153 00be 0121     		movs	r1, #1
 2154 00c0 0A43     		orrs	r2, r1
 2155 00c2 DA62     		str	r2, [r3, #44]
 2156 00c4 0D4B     		ldr	r3, .L125
 2157 00c6 DB6A     		ldr	r3, [r3, #44]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 60


 2158 00c8 0122     		movs	r2, #1
 2159 00ca 1340     		ands	r3, r2
 2160 00cc 3B61     		str	r3, [r7, #16]
 2161 00ce 3B69     		ldr	r3, [r7, #16]
 2162              	.LBE6:
1160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &gpio);
 2163              		.loc 1 1160 5
 2164 00d0 3A18     		adds	r2, r7, r0
 2165 00d2 A023     		movs	r3, #160
 2166 00d4 DB05     		lsls	r3, r3, #23
 2167 00d6 1100     		movs	r1, r2
 2168 00d8 1800     		movs	r0, r3
 2169 00da FFF7FEFF 		bl	HAL_GPIO_Init
 2170              	.L123:
1161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Configure the MCO clock source */
1164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 2171              		.loc 1 1164 3
 2172 00de 074B     		ldr	r3, .L125
 2173 00e0 DB68     		ldr	r3, [r3, #12]
 2174 00e2 084A     		ldr	r2, .L125+8
 2175 00e4 1340     		ands	r3, r2
 2176 00e6 1900     		movs	r1, r3
 2177 00e8 BA68     		ldr	r2, [r7, #8]
 2178 00ea 7B68     		ldr	r3, [r7, #4]
 2179 00ec 1A43     		orrs	r2, r3
 2180 00ee 034B     		ldr	r3, .L125
 2181 00f0 0A43     		orrs	r2, r1
 2182 00f2 DA60     		str	r2, [r3, #12]
1165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 2183              		.loc 1 1165 1
 2184 00f4 C046     		nop
 2185 00f6 BD46     		mov	sp, r7
 2186 00f8 0DB0     		add	sp, sp, #52
 2187              		@ sp needed
 2188 00fa 90BD     		pop	{r4, r7, pc}
 2189              	.L126:
 2190              		.align	2
 2191              	.L125:
 2192 00fc 00100240 		.word	1073876992
 2193 0100 00040050 		.word	1342178304
 2194 0104 FFFFFF80 		.word	-2130706433
 2195              		.cfi_endproc
 2196              	.LFE50:
 2198              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2199              		.align	1
 2200              		.global	HAL_RCC_EnableCSS
 2201              		.syntax unified
 2202              		.code	16
 2203              		.thumb_func
 2204              		.fpu softvfp
 2206              	HAL_RCC_EnableCSS:
 2207              	.LFB51:
1166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_HSECSS_SUPPORT)
1168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 61


1169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
1170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
1175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval None
1176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 2208              		.loc 1 1178 1
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 0
 2211              		@ frame_needed = 1, uses_anonymous_args = 0
 2212 0000 80B5     		push	{r7, lr}
 2213              	.LCFI12:
 2214              		.cfi_def_cfa_offset 8
 2215              		.cfi_offset 7, -8
 2216              		.cfi_offset 14, -4
 2217 0002 00AF     		add	r7, sp, #0
 2218              	.LCFI13:
 2219              		.cfi_def_cfa_register 7
1179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 2220              		.loc 1 1179 3
 2221 0004 044B     		ldr	r3, .L128
 2222 0006 1A68     		ldr	r2, [r3]
 2223 0008 034B     		ldr	r3, .L128
 2224 000a 8021     		movs	r1, #128
 2225 000c 0903     		lsls	r1, r1, #12
 2226 000e 0A43     		orrs	r2, r1
 2227 0010 1A60     		str	r2, [r3]
1180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 2228              		.loc 1 1180 1
 2229 0012 C046     		nop
 2230 0014 BD46     		mov	sp, r7
 2231              		@ sp needed
 2232 0016 80BD     		pop	{r7, pc}
 2233              	.L129:
 2234              		.align	2
 2235              	.L128:
 2236 0018 00100240 		.word	1073876992
 2237              		.cfi_endproc
 2238              	.LFE51:
 2240              		.global	__aeabi_lmul
 2241              		.global	__aeabi_uldivmod
 2242              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2243              		.align	1
 2244              		.global	HAL_RCC_GetSysClockFreq
 2245              		.syntax unified
 2246              		.code	16
 2247              		.thumb_func
 2248              		.fpu softvfp
 2250              	HAL_RCC_GetSysClockFreq:
 2251              	.LFB52:
1181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif /* RCC_HSECSS_SUPPORT */
1183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 62


1184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
1185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         constant and the selected clock source:
1188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns a value based on MSI
1189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *             Value as defined by the MSI range.
1190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE(**)
1192:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE(**)
1193:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
1194:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32l0xx_hal_conf.h file (default value
1195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *               in voltage and temperature.
1197:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32l0xx_hal_conf.h file (default value
1198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *                have wrong result.
1201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
1202:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         value for HSE crystal.
1204:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
1205:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1206:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
1207:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
1208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1209:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1210:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
1211:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval SYSCLK frequency
1212:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1214:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 2252              		.loc 1 1214 1
 2253              		.cfi_startproc
 2254              		@ args = 0, pretend = 0, frame = 56
 2255              		@ frame_needed = 1, uses_anonymous_args = 0
 2256 0000 B0B5     		push	{r4, r5, r7, lr}
 2257              	.LCFI14:
 2258              		.cfi_def_cfa_offset 16
 2259              		.cfi_offset 4, -16
 2260              		.cfi_offset 5, -12
 2261              		.cfi_offset 7, -8
 2262              		.cfi_offset 14, -4
 2263 0002 8EB0     		sub	sp, sp, #56
 2264              	.LCFI15:
 2265              		.cfi_def_cfa_offset 72
 2266 0004 00AF     		add	r7, sp, #0
 2267              	.LCFI16:
 2268              		.cfi_def_cfa_register 7
1215:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
1216:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   uint32_t sysclockfreq;
1217:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1218:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2269              		.loc 1 1218 15
 2270 0006 4C4B     		ldr	r3, .L142
 2271              		.loc 1 1218 10
 2272 0008 DB68     		ldr	r3, [r3, #12]
 2273 000a FB62     		str	r3, [r7, #44]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 63


1219:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1220:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1221:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2274              		.loc 1 1221 18
 2275 000c FA6A     		ldr	r2, [r7, #44]
 2276 000e 0C23     		movs	r3, #12
 2277 0010 1340     		ands	r3, r2
 2278              		.loc 1 1221 3
 2279 0012 0C2B     		cmp	r3, #12
 2280 0014 14D0     		beq	.L131
 2281 0016 00D9     		bls	.LCB2014
 2282 0018 7BE0     		b	.L132	@long jump
 2283              	.LCB2014:
 2284 001a 042B     		cmp	r3, #4
 2285 001c 02D0     		beq	.L133
 2286 001e 082B     		cmp	r3, #8
 2287 0020 0BD0     		beq	.L134
 2288 0022 76E0     		b	.L132
 2289              	.L133:
1222:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1223:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1224:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
1225:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 2290              		.loc 1 1225 15
 2291 0024 444B     		ldr	r3, .L142
 2292 0026 1B68     		ldr	r3, [r3]
 2293              		.loc 1 1225 20
 2294 0028 1022     		movs	r2, #16
 2295 002a 1340     		ands	r3, r2
 2296              		.loc 1 1225 10
 2297 002c 02D0     		beq	.L135
1226:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
1227:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         sysclockfreq =  (HSI_VALUE >> 2);
 2298              		.loc 1 1227 22
 2299 002e 434B     		ldr	r3, .L142+4
 2300 0030 3B63     		str	r3, [r7, #48]
1228:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
1229:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
1230:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
1231:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         sysclockfreq =  HSI_VALUE;
1232:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
1233:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       break;
 2301              		.loc 1 1233 7
 2302 0032 7CE0     		b	.L137
 2303              	.L135:
1231:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
 2304              		.loc 1 1231 22
 2305 0034 424B     		ldr	r3, .L142+8
 2306 0036 3B63     		str	r3, [r7, #48]
 2307              		.loc 1 1233 7
 2308 0038 79E0     		b	.L137
 2309              	.L134:
1234:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
1235:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
1236:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
1237:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 2310              		.loc 1 1237 20
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 64


 2311 003a 424B     		ldr	r3, .L142+12
 2312 003c 3B63     		str	r3, [r7, #48]
1238:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       break;
 2313              		.loc 1 1238 7
 2314 003e 76E0     		b	.L137
 2315              	.L131:
1239:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
1240:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
1241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
1242:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 2316              		.loc 1 1242 63
 2317 0040 FB6A     		ldr	r3, [r7, #44]
 2318 0042 9A0C     		lsrs	r2, r3, #18
 2319 0044 0F23     		movs	r3, #15
 2320 0046 1A40     		ands	r2, r3
 2321              		.loc 1 1242 25
 2322 0048 3F4B     		ldr	r3, .L142+16
 2323 004a 9B5C     		ldrb	r3, [r3, r2]
 2324              		.loc 1 1242 12
 2325 004c BB62     		str	r3, [r7, #40]
1243:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 2326              		.loc 1 1243 52
 2327 004e FB6A     		ldr	r3, [r7, #44]
 2328 0050 9A0D     		lsrs	r2, r3, #22
 2329 0052 0323     		movs	r3, #3
 2330 0054 1340     		ands	r3, r2
 2331              		.loc 1 1243 12
 2332 0056 0133     		adds	r3, r3, #1
 2333 0058 7B62     		str	r3, [r7, #36]
1244:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2334              		.loc 1 1244 11
 2335 005a 374B     		ldr	r3, .L142
 2336 005c DA68     		ldr	r2, [r3, #12]
 2337 005e 8023     		movs	r3, #128
 2338 0060 5B02     		lsls	r3, r3, #9
 2339 0062 1340     		ands	r3, r2
 2340              		.loc 1 1244 10
 2341 0064 1AD0     		beq	.L138
1245:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
1246:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         /* HSE used as PLL clock source */
1247:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 2342              		.loc 1 1247 52
 2343 0066 BB6A     		ldr	r3, [r7, #40]
 2344 0068 BB61     		str	r3, [r7, #24]
 2345 006a 0023     		movs	r3, #0
 2346 006c FB61     		str	r3, [r7, #28]
 2347              		.loc 1 1247 50
 2348 006e 354A     		ldr	r2, .L142+12
 2349 0070 0023     		movs	r3, #0
 2350 0072 B869     		ldr	r0, [r7, #24]
 2351 0074 F969     		ldr	r1, [r7, #28]
 2352 0076 FFF7FEFF 		bl	__aeabi_lmul
 2353 007a 0200     		movs	r2, r0
 2354 007c 0B00     		movs	r3, r1
 2355 007e 1000     		movs	r0, r2
 2356 0080 1900     		movs	r1, r3
 2357              		.loc 1 1247 70
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 65


 2358 0082 7B6A     		ldr	r3, [r7, #36]
 2359 0084 3B61     		str	r3, [r7, #16]
 2360 0086 0023     		movs	r3, #0
 2361 0088 7B61     		str	r3, [r7, #20]
 2362              		.loc 1 1247 68
 2363 008a 3A69     		ldr	r2, [r7, #16]
 2364 008c 7B69     		ldr	r3, [r7, #20]
 2365 008e FFF7FEFF 		bl	__aeabi_uldivmod
 2366 0092 0200     		movs	r2, r0
 2367 0094 0B00     		movs	r3, r1
 2368              		.loc 1 1247 16
 2369 0096 1300     		movs	r3, r2
 2370 0098 7B63     		str	r3, [r7, #52]
 2371 009a 37E0     		b	.L139
 2372              	.L138:
1248:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
1249:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       else
1250:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       {
1251:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 2373              		.loc 1 1251 17
 2374 009c 264B     		ldr	r3, .L142
 2375 009e 1B68     		ldr	r3, [r3]
 2376              		.loc 1 1251 22
 2377 00a0 1022     		movs	r2, #16
 2378 00a2 1340     		ands	r3, r2
 2379              		.loc 1 1251 12
 2380 00a4 1AD0     		beq	.L140
1252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
1253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****           pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 2381              		.loc 1 1253 63
 2382 00a6 BB6A     		ldr	r3, [r7, #40]
 2383 00a8 BB60     		str	r3, [r7, #8]
 2384 00aa 0023     		movs	r3, #0
 2385 00ac FB60     		str	r3, [r7, #12]
 2386              		.loc 1 1253 61
 2387 00ae 234A     		ldr	r2, .L142+4
 2388 00b0 0023     		movs	r3, #0
 2389 00b2 B868     		ldr	r0, [r7, #8]
 2390 00b4 F968     		ldr	r1, [r7, #12]
 2391 00b6 FFF7FEFF 		bl	__aeabi_lmul
 2392 00ba 0200     		movs	r2, r0
 2393 00bc 0B00     		movs	r3, r1
 2394 00be 1000     		movs	r0, r2
 2395 00c0 1900     		movs	r1, r3
 2396              		.loc 1 1253 81
 2397 00c2 7B6A     		ldr	r3, [r7, #36]
 2398 00c4 3B60     		str	r3, [r7]
 2399 00c6 0023     		movs	r3, #0
 2400 00c8 7B60     		str	r3, [r7, #4]
 2401              		.loc 1 1253 79
 2402 00ca 3A68     		ldr	r2, [r7]
 2403 00cc 7B68     		ldr	r3, [r7, #4]
 2404 00ce FFF7FEFF 		bl	__aeabi_uldivmod
 2405 00d2 0200     		movs	r2, r0
 2406 00d4 0B00     		movs	r3, r1
 2407              		.loc 1 1253 18
 2408 00d6 1300     		movs	r3, r2
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 66


 2409 00d8 7B63     		str	r3, [r7, #52]
 2410 00da 17E0     		b	.L139
 2411              	.L140:
1254:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
1255:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         else
1256:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         {
1257:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****          pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 2412              		.loc 1 1257 53
 2413 00dc BB6A     		ldr	r3, [r7, #40]
 2414 00de 1800     		movs	r0, r3
 2415 00e0 0023     		movs	r3, #0
 2416 00e2 1900     		movs	r1, r3
 2417              		.loc 1 1257 51
 2418 00e4 164A     		ldr	r2, .L142+8
 2419 00e6 0023     		movs	r3, #0
 2420 00e8 FFF7FEFF 		bl	__aeabi_lmul
 2421 00ec 0200     		movs	r2, r0
 2422 00ee 0B00     		movs	r3, r1
 2423 00f0 1000     		movs	r0, r2
 2424 00f2 1900     		movs	r1, r3
 2425              		.loc 1 1257 71
 2426 00f4 7B6A     		ldr	r3, [r7, #36]
 2427 00f6 1C00     		movs	r4, r3
 2428 00f8 0023     		movs	r3, #0
 2429 00fa 1D00     		movs	r5, r3
 2430              		.loc 1 1257 69
 2431 00fc 2200     		movs	r2, r4
 2432 00fe 2B00     		movs	r3, r5
 2433 0100 FFF7FEFF 		bl	__aeabi_uldivmod
 2434 0104 0200     		movs	r2, r0
 2435 0106 0B00     		movs	r3, r1
 2436              		.loc 1 1257 17
 2437 0108 1300     		movs	r3, r2
 2438 010a 7B63     		str	r3, [r7, #52]
 2439              	.L139:
1258:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****         }
1259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       }
1260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       sysclockfreq = pllvco;
 2440              		.loc 1 1260 20
 2441 010c 7B6B     		ldr	r3, [r7, #52]
 2442 010e 3B63     		str	r3, [r7, #48]
1261:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       break;
 2443              		.loc 1 1261 7
 2444 0110 0DE0     		b	.L137
 2445              	.L132:
1262:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
1263:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
1264:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     default: /* MSI used as system clock */
1265:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     {
1266:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 2446              		.loc 1 1266 25
 2447 0112 094B     		ldr	r3, .L142
 2448 0114 5B68     		ldr	r3, [r3, #4]
 2449              		.loc 1 1266 56
 2450 0116 5B0B     		lsrs	r3, r3, #13
 2451              		.loc 1 1266 19
 2452 0118 0722     		movs	r2, #7
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 67


 2453 011a 1340     		ands	r3, r2
 2454 011c 3B62     		str	r3, [r7, #32]
1267:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 2455              		.loc 1 1267 53
 2456 011e 3B6A     		ldr	r3, [r7, #32]
 2457 0120 0133     		adds	r3, r3, #1
 2458              		.loc 1 1267 20
 2459 0122 8022     		movs	r2, #128
 2460 0124 1202     		lsls	r2, r2, #8
 2461 0126 9A40     		lsls	r2, r2, r3
 2462 0128 1300     		movs	r3, r2
 2463 012a 3B63     		str	r3, [r7, #48]
1268:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****       break;
 2464              		.loc 1 1268 7
 2465 012c C046     		nop
 2466              	.L137:
1269:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     }
1270:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1271:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   return sysclockfreq;
 2467              		.loc 1 1271 10
 2468 012e 3B6B     		ldr	r3, [r7, #48]
1272:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 2469              		.loc 1 1272 1
 2470 0130 1800     		movs	r0, r3
 2471 0132 BD46     		mov	sp, r7
 2472 0134 0EB0     		add	sp, sp, #56
 2473              		@ sp needed
 2474 0136 B0BD     		pop	{r4, r5, r7, pc}
 2475              	.L143:
 2476              		.align	2
 2477              	.L142:
 2478 0138 00100240 		.word	1073876992
 2479 013c 00093D00 		.word	4000000
 2480 0140 0024F400 		.word	16000000
 2481 0144 00127A00 		.word	8000000
 2482 0148 00000000 		.word	PLLMulTable
 2483              		.cfi_endproc
 2484              	.LFE52:
 2486              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2487              		.align	1
 2488              		.global	HAL_RCC_GetHCLKFreq
 2489              		.syntax unified
 2490              		.code	16
 2491              		.thumb_func
 2492              		.fpu softvfp
 2494              	HAL_RCC_GetHCLKFreq:
 2495              	.LFB53:
1273:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1274:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1275:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1276:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1277:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1278:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *
1279:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1280:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         and updated within this function
1281:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval HCLK frequency
1282:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 68


1283:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1284:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 2496              		.loc 1 1284 1
 2497              		.cfi_startproc
 2498              		@ args = 0, pretend = 0, frame = 0
 2499              		@ frame_needed = 1, uses_anonymous_args = 0
 2500 0000 80B5     		push	{r7, lr}
 2501              	.LCFI17:
 2502              		.cfi_def_cfa_offset 8
 2503              		.cfi_offset 7, -8
 2504              		.cfi_offset 14, -4
 2505 0002 00AF     		add	r7, sp, #0
 2506              	.LCFI18:
 2507              		.cfi_def_cfa_register 7
1285:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   return SystemCoreClock;
 2508              		.loc 1 1285 10
 2509 0004 024B     		ldr	r3, .L146
 2510 0006 1B68     		ldr	r3, [r3]
1286:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 2511              		.loc 1 1286 1
 2512 0008 1800     		movs	r0, r3
 2513 000a BD46     		mov	sp, r7
 2514              		@ sp needed
 2515 000c 80BD     		pop	{r7, pc}
 2516              	.L147:
 2517 000e C046     		.align	2
 2518              	.L146:
 2519 0010 00000000 		.word	SystemCoreClock
 2520              		.cfi_endproc
 2521              	.LFE53:
 2523              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2524              		.align	1
 2525              		.global	HAL_RCC_GetPCLK1Freq
 2526              		.syntax unified
 2527              		.code	16
 2528              		.thumb_func
 2529              		.fpu softvfp
 2531              	HAL_RCC_GetPCLK1Freq:
 2532              	.LFB54:
1287:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1288:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1289:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1290:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1291:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1292:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval PCLK1 frequency
1293:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1294:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1295:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 2533              		.loc 1 1295 1
 2534              		.cfi_startproc
 2535              		@ args = 0, pretend = 0, frame = 0
 2536              		@ frame_needed = 1, uses_anonymous_args = 0
 2537 0000 80B5     		push	{r7, lr}
 2538              	.LCFI19:
 2539              		.cfi_def_cfa_offset 8
 2540              		.cfi_offset 7, -8
 2541              		.cfi_offset 14, -4
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 69


 2542 0002 00AF     		add	r7, sp, #0
 2543              	.LCFI20:
 2544              		.cfi_def_cfa_register 7
1296:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1297:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
 2545              		.loc 1 1297 11
 2546 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2547 0008 0100     		movs	r1, r0
 2548              		.loc 1 1297 54
 2549 000a 064B     		ldr	r3, .L150
 2550 000c DB68     		ldr	r3, [r3, #12]
 2551              		.loc 1 1297 79
 2552 000e 1B0A     		lsrs	r3, r3, #8
 2553 0010 0722     		movs	r2, #7
 2554 0012 1340     		ands	r3, r2
 2555              		.loc 1 1297 49
 2556 0014 044A     		ldr	r2, .L150+4
 2557 0016 D35C     		ldrb	r3, [r2, r3]
 2558              		.loc 1 1297 33
 2559 0018 D940     		lsrs	r1, r1, r3
 2560 001a 0B00     		movs	r3, r1
1298:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 2561              		.loc 1 1298 1
 2562 001c 1800     		movs	r0, r3
 2563 001e BD46     		mov	sp, r7
 2564              		@ sp needed
 2565 0020 80BD     		pop	{r7, pc}
 2566              	.L151:
 2567 0022 C046     		.align	2
 2568              	.L150:
 2569 0024 00100240 		.word	1073876992
 2570 0028 00000000 		.word	APBPrescTable
 2571              		.cfi_endproc
 2572              	.LFE54:
 2574              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2575              		.align	1
 2576              		.global	HAL_RCC_GetPCLK2Freq
 2577              		.syntax unified
 2578              		.code	16
 2579              		.thumb_func
 2580              		.fpu softvfp
 2582              	HAL_RCC_GetPCLK2Freq:
 2583              	.LFB55:
1299:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1300:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1301:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
1302:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1303:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1304:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval PCLK2 frequency
1305:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1306:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1307:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 2584              		.loc 1 1307 1
 2585              		.cfi_startproc
 2586              		@ args = 0, pretend = 0, frame = 0
 2587              		@ frame_needed = 1, uses_anonymous_args = 0
 2588 0000 80B5     		push	{r7, lr}
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 70


 2589              	.LCFI21:
 2590              		.cfi_def_cfa_offset 8
 2591              		.cfi_offset 7, -8
 2592              		.cfi_offset 14, -4
 2593 0002 00AF     		add	r7, sp, #0
 2594              	.LCFI22:
 2595              		.cfi_def_cfa_register 7
1308:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1309:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]
 2596              		.loc 1 1309 11
 2597 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2598 0008 0100     		movs	r1, r0
 2599              		.loc 1 1309 53
 2600 000a 064B     		ldr	r3, .L154
 2601 000c DB68     		ldr	r3, [r3, #12]
 2602              		.loc 1 1309 78
 2603 000e DB0A     		lsrs	r3, r3, #11
 2604 0010 0722     		movs	r2, #7
 2605 0012 1340     		ands	r3, r2
 2606              		.loc 1 1309 48
 2607 0014 044A     		ldr	r2, .L154+4
 2608 0016 D35C     		ldrb	r3, [r2, r3]
 2609              		.loc 1 1309 32
 2610 0018 D940     		lsrs	r1, r1, r3
 2611 001a 0B00     		movs	r3, r1
1310:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 2612              		.loc 1 1310 1
 2613 001c 1800     		movs	r0, r3
 2614 001e BD46     		mov	sp, r7
 2615              		@ sp needed
 2616 0020 80BD     		pop	{r7, pc}
 2617              	.L155:
 2618 0022 C046     		.align	2
 2619              	.L154:
 2620 0024 00100240 		.word	1073876992
 2621 0028 00000000 		.word	APBPrescTable
 2622              		.cfi_endproc
 2623              	.LFE55:
 2625              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2626              		.align	1
 2627              		.global	HAL_RCC_GetOscConfig
 2628              		.syntax unified
 2629              		.code	16
 2630              		.thumb_func
 2631              		.fpu softvfp
 2633              	HAL_RCC_GetOscConfig:
 2634              	.LFB56:
1311:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1312:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1313:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1314:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * RCC configuration registers.
1315:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
1316:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * will be configured.
1317:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval None
1318:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1319:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1320:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 71


 2635              		.loc 1 1320 1
 2636              		.cfi_startproc
 2637              		@ args = 0, pretend = 0, frame = 8
 2638              		@ frame_needed = 1, uses_anonymous_args = 0
 2639 0000 80B5     		push	{r7, lr}
 2640              	.LCFI23:
 2641              		.cfi_def_cfa_offset 8
 2642              		.cfi_offset 7, -8
 2643              		.cfi_offset 14, -4
 2644 0002 82B0     		sub	sp, sp, #8
 2645              	.LCFI24:
 2646              		.cfi_def_cfa_offset 16
 2647 0004 00AF     		add	r7, sp, #0
 2648              	.LCFI25:
 2649              		.cfi_def_cfa_register 7
 2650 0006 7860     		str	r0, [r7, #4]
1321:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check the parameters */
1322:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1323:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1324:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1325:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2651              		.loc 1 1325 37
 2652 0008 7B68     		ldr	r3, [r7, #4]
 2653 000a 1F22     		movs	r2, #31
 2654 000c 1A60     		str	r2, [r3]
1326:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_MSI;
1327:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType |= RCC_OSCILLATORTYPE_HSI48;
 2655              		.loc 1 1328 37
 2656 000e 7B68     		ldr	r3, [r7, #4]
 2657 0010 1B68     		ldr	r3, [r3]
 2658 0012 2022     		movs	r2, #32
 2659 0014 1A43     		orrs	r2, r3
 2660 0016 7B68     		ldr	r3, [r7, #4]
 2661 0018 1A60     		str	r2, [r3]
1329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1330:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1331:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1332:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1333:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2662              		.loc 1 1333 10
 2663 001a 584B     		ldr	r3, .L171
 2664 001c 1A68     		ldr	r2, [r3]
 2665              		.loc 1 1333 15
 2666 001e 8023     		movs	r3, #128
 2667 0020 DB02     		lsls	r3, r3, #11
 2668 0022 1A40     		ands	r2, r3
 2669              		.loc 1 1333 5
 2670 0024 8023     		movs	r3, #128
 2671 0026 DB02     		lsls	r3, r3, #11
 2672 0028 9A42     		cmp	r2, r3
 2673 002a 04D1     		bne	.L157
1334:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1335:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2674              		.loc 1 1335 33
 2675 002c 7B68     		ldr	r3, [r7, #4]
 2676 002e A022     		movs	r2, #160
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 72


 2677 0030 D202     		lsls	r2, r2, #11
 2678 0032 5A60     		str	r2, [r3, #4]
 2679 0034 10E0     		b	.L158
 2680              	.L157:
1336:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1337:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 2681              		.loc 1 1337 15
 2682 0036 514B     		ldr	r3, .L171
 2683 0038 1A68     		ldr	r2, [r3]
 2684              		.loc 1 1337 20
 2685 003a 8023     		movs	r3, #128
 2686 003c 5B02     		lsls	r3, r3, #9
 2687 003e 1A40     		ands	r2, r3
 2688              		.loc 1 1337 10
 2689 0040 8023     		movs	r3, #128
 2690 0042 5B02     		lsls	r3, r3, #9
 2691 0044 9A42     		cmp	r2, r3
 2692 0046 04D1     		bne	.L159
1338:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1339:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 2693              		.loc 1 1339 33
 2694 0048 7B68     		ldr	r3, [r7, #4]
 2695 004a 8022     		movs	r2, #128
 2696 004c 5202     		lsls	r2, r2, #9
 2697 004e 5A60     		str	r2, [r3, #4]
 2698 0050 02E0     		b	.L158
 2699              	.L159:
1340:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1341:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else
1342:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1343:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 2700              		.loc 1 1343 33
 2701 0052 7B68     		ldr	r3, [r7, #4]
 2702 0054 0022     		movs	r2, #0
 2703 0056 5A60     		str	r2, [r3, #4]
 2704              	.L158:
1344:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1345:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1346:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1347:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2705              		.loc 1 1347 10
 2706 0058 484B     		ldr	r3, .L171
 2707 005a 1B68     		ldr	r3, [r3]
 2708              		.loc 1 1347 15
 2709 005c 0122     		movs	r2, #1
 2710 005e 1340     		ands	r3, r2
 2711              		.loc 1 1347 5
 2712 0060 012B     		cmp	r3, #1
 2713 0062 03D1     		bne	.L160
1348:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1349:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2714              		.loc 1 1349 33
 2715 0064 7B68     		ldr	r3, [r7, #4]
 2716 0066 0122     		movs	r2, #1
 2717 0068 DA60     		str	r2, [r3, #12]
 2718 006a 02E0     		b	.L161
 2719              	.L160:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 73


1350:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1351:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else
1352:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1353:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 2720              		.loc 1 1353 33
 2721 006c 7B68     		ldr	r3, [r7, #4]
 2722 006e 0022     		movs	r2, #0
 2723 0070 DA60     		str	r2, [r3, #12]
 2724              	.L161:
1354:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1355:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1356:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_HSITRIM) >> 8);
 2725              		.loc 1 1356 59
 2726 0072 424B     		ldr	r3, .L171
 2727 0074 5B68     		ldr	r3, [r3, #4]
 2728              		.loc 1 1356 44
 2729 0076 1B0A     		lsrs	r3, r3, #8
 2730 0078 1F22     		movs	r2, #31
 2731 007a 1A40     		ands	r2, r3
 2732              		.loc 1 1356 42
 2733 007c 7B68     		ldr	r3, [r7, #4]
 2734 007e 1A61     		str	r2, [r3, #16]
1357:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1358:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the MSI configuration -----------------------------------------------*/
1359:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_MSION) == RCC_CR_MSION)
 2735              		.loc 1 1359 10
 2736 0080 3E4B     		ldr	r3, .L171
 2737 0082 1A68     		ldr	r2, [r3]
 2738              		.loc 1 1359 15
 2739 0084 8023     		movs	r3, #128
 2740 0086 5B00     		lsls	r3, r3, #1
 2741 0088 1A40     		ands	r2, r3
 2742              		.loc 1 1359 5
 2743 008a 8023     		movs	r3, #128
 2744 008c 5B00     		lsls	r3, r3, #1
 2745 008e 9A42     		cmp	r2, r3
 2746 0090 03D1     		bne	.L162
1360:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1361:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_ON;
 2747              		.loc 1 1361 33
 2748 0092 7B68     		ldr	r3, [r7, #4]
 2749 0094 0122     		movs	r2, #1
 2750 0096 DA61     		str	r2, [r3, #28]
 2751 0098 02E0     		b	.L163
 2752              	.L162:
1362:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1363:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else
1364:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1365:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
 2753              		.loc 1 1365 33
 2754 009a 7B68     		ldr	r3, [r7, #4]
 2755 009c 0022     		movs	r2, #0
 2756 009e DA61     		str	r2, [r3, #28]
 2757              	.L163:
1366:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1367:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1368:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSITRIM) >> RCC_ICSCR
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 74


 2758              		.loc 1 1368 59
 2759 00a0 364B     		ldr	r3, .L171
 2760 00a2 5B68     		ldr	r3, [r3, #4]
 2761              		.loc 1 1368 44
 2762 00a4 1B0E     		lsrs	r3, r3, #24
 2763 00a6 FF22     		movs	r2, #255
 2764 00a8 1A40     		ands	r2, r3
 2765              		.loc 1 1368 42
 2766 00aa 7B68     		ldr	r3, [r7, #4]
 2767 00ac 1A62     		str	r2, [r3, #32]
1369:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSIRANGE));
 2768              		.loc 1 1369 53
 2769 00ae 334B     		ldr	r3, .L171
 2770 00b0 5A68     		ldr	r2, [r3, #4]
 2771              		.loc 1 1369 38
 2772 00b2 E023     		movs	r3, #224
 2773 00b4 1B02     		lsls	r3, r3, #8
 2774 00b6 1A40     		ands	r2, r3
 2775              		.loc 1 1369 36
 2776 00b8 7B68     		ldr	r3, [r7, #4]
 2777 00ba 5A62     		str	r2, [r3, #36]
1370:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1371:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1372:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSEBYP) == RCC_CSR_LSEBYP)
 2778              		.loc 1 1372 10
 2779 00bc 2F4B     		ldr	r3, .L171
 2780 00be 1A6D     		ldr	r2, [r3, #80]
 2781              		.loc 1 1372 16
 2782 00c0 8023     		movs	r3, #128
 2783 00c2 DB00     		lsls	r3, r3, #3
 2784 00c4 1A40     		ands	r2, r3
 2785              		.loc 1 1372 5
 2786 00c6 8023     		movs	r3, #128
 2787 00c8 DB00     		lsls	r3, r3, #3
 2788 00ca 9A42     		cmp	r2, r3
 2789 00cc 04D1     		bne	.L164
1373:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1374:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2790              		.loc 1 1374 33
 2791 00ce 7B68     		ldr	r3, [r7, #4]
 2792 00d0 A022     		movs	r2, #160
 2793 00d2 D200     		lsls	r2, r2, #3
 2794 00d4 9A60     		str	r2, [r3, #8]
 2795 00d6 10E0     		b	.L165
 2796              	.L164:
1375:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1376:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else if((RCC->CSR &RCC_CSR_LSEON) == RCC_CSR_LSEON)
 2797              		.loc 1 1376 15
 2798 00d8 284B     		ldr	r3, .L171
 2799 00da 1A6D     		ldr	r2, [r3, #80]
 2800              		.loc 1 1376 21
 2801 00dc 8023     		movs	r3, #128
 2802 00de 5B00     		lsls	r3, r3, #1
 2803 00e0 1A40     		ands	r2, r3
 2804              		.loc 1 1376 10
 2805 00e2 8023     		movs	r3, #128
 2806 00e4 5B00     		lsls	r3, r3, #1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 75


 2807 00e6 9A42     		cmp	r2, r3
 2808 00e8 04D1     		bne	.L166
1377:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1378:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 2809              		.loc 1 1378 33
 2810 00ea 7B68     		ldr	r3, [r7, #4]
 2811 00ec 8022     		movs	r2, #128
 2812 00ee 5200     		lsls	r2, r2, #1
 2813 00f0 9A60     		str	r2, [r3, #8]
 2814 00f2 02E0     		b	.L165
 2815              	.L166:
1379:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1380:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else
1381:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1382:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 2816              		.loc 1 1382 33
 2817 00f4 7B68     		ldr	r3, [r7, #4]
 2818 00f6 0022     		movs	r2, #0
 2819 00f8 9A60     		str	r2, [r3, #8]
 2820              	.L165:
1383:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1384:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1385:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 2821              		.loc 1 1386 10
 2822 00fa 204B     		ldr	r3, .L171
 2823 00fc 1B6D     		ldr	r3, [r3, #80]
 2824              		.loc 1 1386 16
 2825 00fe 0122     		movs	r2, #1
 2826 0100 1340     		ands	r3, r2
 2827              		.loc 1 1386 5
 2828 0102 012B     		cmp	r3, #1
 2829 0104 03D1     		bne	.L167
1387:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1388:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2830              		.loc 1 1388 33
 2831 0106 7B68     		ldr	r3, [r7, #4]
 2832 0108 0122     		movs	r2, #1
 2833 010a 5A61     		str	r2, [r3, #20]
 2834 010c 02E0     		b	.L168
 2835              	.L167:
1389:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1390:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else
1391:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1392:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 2836              		.loc 1 1392 33
 2837 010e 7B68     		ldr	r3, [r7, #4]
 2838 0110 0022     		movs	r2, #0
 2839 0112 5A61     		str	r2, [r3, #20]
 2840              	.L168:
1393:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1394:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1395:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1396:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the HSI48 configuration if any-----------------------------------------*/
1397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->HSI48State = __HAL_RCC_GET_HSI48_STATE();
 2841              		.loc 1 1397 35
 2842 0114 194B     		ldr	r3, .L171
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 76


 2843 0116 9B68     		ldr	r3, [r3, #8]
 2844 0118 0122     		movs	r2, #1
 2845 011a 1340     		ands	r3, r2
 2846 011c 5A1E     		subs	r2, r3, #1
 2847 011e 9341     		sbcs	r3, r3, r2
 2848 0120 DBB2     		uxtb	r3, r3
 2849 0122 1A00     		movs	r2, r3
 2850              		.loc 1 1397 33
 2851 0124 7B68     		ldr	r3, [r7, #4]
 2852 0126 9A61     		str	r2, [r3, #24]
1398:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1401:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 2853              		.loc 1 1401 10
 2854 0128 144B     		ldr	r3, .L171
 2855 012a 1A68     		ldr	r2, [r3]
 2856              		.loc 1 1401 15
 2857 012c 8023     		movs	r3, #128
 2858 012e 5B04     		lsls	r3, r3, #17
 2859 0130 1A40     		ands	r2, r3
 2860              		.loc 1 1401 5
 2861 0132 8023     		movs	r3, #128
 2862 0134 5B04     		lsls	r3, r3, #17
 2863 0136 9A42     		cmp	r2, r3
 2864 0138 03D1     		bne	.L169
1402:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1403:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2865              		.loc 1 1403 37
 2866 013a 7B68     		ldr	r3, [r7, #4]
 2867 013c 0222     		movs	r2, #2
 2868 013e 9A62     		str	r2, [r3, #40]
 2869 0140 02E0     		b	.L170
 2870              	.L169:
1404:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1405:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   else
1406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2871              		.loc 1 1407 37
 2872 0142 7B68     		ldr	r3, [r7, #4]
 2873 0144 0122     		movs	r2, #1
 2874 0146 9A62     		str	r2, [r3, #40]
 2875              	.L170:
1408:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1409:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 2876              		.loc 1 1409 52
 2877 0148 0C4B     		ldr	r3, .L171
 2878 014a DA68     		ldr	r2, [r3, #12]
 2879              		.loc 1 1409 38
 2880 014c 8023     		movs	r3, #128
 2881 014e 5B02     		lsls	r3, r3, #9
 2882 0150 1A40     		ands	r2, r3
 2883              		.loc 1 1409 36
 2884 0152 7B68     		ldr	r3, [r7, #4]
 2885 0154 DA62     		str	r2, [r3, #44]
1410:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 2886              		.loc 1 1410 49
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 77


 2887 0156 094B     		ldr	r3, .L171
 2888 0158 DA68     		ldr	r2, [r3, #12]
 2889              		.loc 1 1410 35
 2890 015a F023     		movs	r3, #240
 2891 015c 9B03     		lsls	r3, r3, #14
 2892 015e 1A40     		ands	r2, r3
 2893              		.loc 1 1410 33
 2894 0160 7B68     		ldr	r3, [r7, #4]
 2895 0162 1A63     		str	r2, [r3, #48]
1411:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLDIV = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLDIV);
 2896              		.loc 1 1411 49
 2897 0164 054B     		ldr	r3, .L171
 2898 0166 DA68     		ldr	r2, [r3, #12]
 2899              		.loc 1 1411 35
 2900 0168 C023     		movs	r3, #192
 2901 016a 1B04     		lsls	r3, r3, #16
 2902 016c 1A40     		ands	r2, r3
 2903              		.loc 1 1411 33
 2904 016e 7B68     		ldr	r3, [r7, #4]
 2905 0170 5A63     		str	r2, [r3, #52]
1412:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 2906              		.loc 1 1412 1
 2907 0172 C046     		nop
 2908 0174 BD46     		mov	sp, r7
 2909 0176 02B0     		add	sp, sp, #8
 2910              		@ sp needed
 2911 0178 80BD     		pop	{r7, pc}
 2912              	.L172:
 2913 017a C046     		.align	2
 2914              	.L171:
 2915 017c 00100240 		.word	1073876992
 2916              		.cfi_endproc
 2917              	.LFE56:
 2919              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2920              		.align	1
 2921              		.global	HAL_RCC_GetClockConfig
 2922              		.syntax unified
 2923              		.code	16
 2924              		.thumb_func
 2925              		.fpu softvfp
 2927              	HAL_RCC_GetClockConfig:
 2928              	.LFB57:
1413:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal
1416:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * RCC configuration registers.
1417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * contains the current clock configuration.
1419:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1420:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval None
1421:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1422:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1423:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 2929              		.loc 1 1423 1
 2930              		.cfi_startproc
 2931              		@ args = 0, pretend = 0, frame = 8
 2932              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 78


 2933 0000 80B5     		push	{r7, lr}
 2934              	.LCFI26:
 2935              		.cfi_def_cfa_offset 8
 2936              		.cfi_offset 7, -8
 2937              		.cfi_offset 14, -4
 2938 0002 82B0     		sub	sp, sp, #8
 2939              	.LCFI27:
 2940              		.cfi_def_cfa_offset 16
 2941 0004 00AF     		add	r7, sp, #0
 2942              	.LCFI28:
 2943              		.cfi_def_cfa_register 7
 2944 0006 7860     		str	r0, [r7, #4]
 2945 0008 3960     		str	r1, [r7]
1424:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check the parameters */
1425:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void *)NULL);
1426:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1427:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1428:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2946              		.loc 1 1429 32
 2947 000a 7B68     		ldr	r3, [r7, #4]
 2948 000c 0F22     		movs	r2, #15
 2949 000e 1A60     		str	r2, [r3]
1430:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1431:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1432:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2950              		.loc 1 1432 51
 2951 0010 124B     		ldr	r3, .L174
 2952 0012 DB68     		ldr	r3, [r3, #12]
 2953              		.loc 1 1432 37
 2954 0014 0322     		movs	r2, #3
 2955 0016 1A40     		ands	r2, r3
 2956              		.loc 1 1432 35
 2957 0018 7B68     		ldr	r3, [r7, #4]
 2958 001a 5A60     		str	r2, [r3, #4]
1433:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1435:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2959              		.loc 1 1435 52
 2960 001c 0F4B     		ldr	r3, .L174
 2961 001e DB68     		ldr	r3, [r3, #12]
 2962              		.loc 1 1435 38
 2963 0020 F022     		movs	r2, #240
 2964 0022 1A40     		ands	r2, r3
 2965              		.loc 1 1435 36
 2966 0024 7B68     		ldr	r3, [r7, #4]
 2967 0026 9A60     		str	r2, [r3, #8]
1436:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1437:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1438:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 2968              		.loc 1 1438 53
 2969 0028 0C4B     		ldr	r3, .L174
 2970 002a DA68     		ldr	r2, [r3, #12]
 2971              		.loc 1 1438 39
 2972 002c E023     		movs	r3, #224
 2973 002e DB00     		lsls	r3, r3, #3
 2974 0030 1A40     		ands	r2, r3
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 79


 2975              		.loc 1 1438 37
 2976 0032 7B68     		ldr	r3, [r7, #4]
 2977 0034 DA60     		str	r2, [r3, #12]
1439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1440:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1441:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 2978              		.loc 1 1441 54
 2979 0036 094B     		ldr	r3, .L174
 2980 0038 DB68     		ldr	r3, [r3, #12]
 2981              		.loc 1 1441 39
 2982 003a DA08     		lsrs	r2, r3, #3
 2983 003c E023     		movs	r3, #224
 2984 003e DB00     		lsls	r3, r3, #3
 2985 0040 1A40     		ands	r2, r3
 2986              		.loc 1 1441 37
 2987 0042 7B68     		ldr	r3, [r7, #4]
 2988 0044 1A61     		str	r2, [r3, #16]
1442:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1443:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1444:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   *pFLatency = __HAL_FLASH_GET_LATENCY();
 2989              		.loc 1 1444 16
 2990 0046 064B     		ldr	r3, .L174+4
 2991 0048 1B68     		ldr	r3, [r3]
 2992 004a 0122     		movs	r2, #1
 2993 004c 1A40     		ands	r2, r3
 2994              		.loc 1 1444 14
 2995 004e 3B68     		ldr	r3, [r7]
 2996 0050 1A60     		str	r2, [r3]
1445:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 2997              		.loc 1 1445 1
 2998 0052 C046     		nop
 2999 0054 BD46     		mov	sp, r7
 3000 0056 02B0     		add	sp, sp, #8
 3001              		@ sp needed
 3002 0058 80BD     		pop	{r7, pc}
 3003              	.L175:
 3004 005a C046     		.align	2
 3005              	.L174:
 3006 005c 00100240 		.word	1073876992
 3007 0060 00200240 		.word	1073881088
 3008              		.cfi_endproc
 3009              	.LFE57:
 3011              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3012              		.align	1
 3013              		.global	HAL_RCC_NMI_IRQHandler
 3014              		.syntax unified
 3015              		.code	16
 3016              		.thumb_func
 3017              		.fpu softvfp
 3019              	HAL_RCC_NMI_IRQHandler:
 3020              	.LFB58:
1446:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1447:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** #if defined(RCC_HSECSS_SUPPORT)
1448:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1450:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1451:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval None
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 80


1452:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1453:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1454:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 3021              		.loc 1 1454 1
 3022              		.cfi_startproc
 3023              		@ args = 0, pretend = 0, frame = 0
 3024              		@ frame_needed = 1, uses_anonymous_args = 0
 3025 0000 80B5     		push	{r7, lr}
 3026              	.LCFI29:
 3027              		.cfi_def_cfa_offset 8
 3028              		.cfi_offset 7, -8
 3029              		.cfi_offset 14, -4
 3030 0002 00AF     		add	r7, sp, #0
 3031              	.LCFI30:
 3032              		.cfi_def_cfa_register 7
1455:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1456:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 3033              		.loc 1 1456 6
 3034 0004 084B     		ldr	r3, .L179
 3035 0006 5A69     		ldr	r2, [r3, #20]
 3036 0008 8023     		movs	r3, #128
 3037 000a 5B00     		lsls	r3, r3, #1
 3038 000c 1A40     		ands	r2, r3
 3039              		.loc 1 1456 5
 3040 000e 8023     		movs	r3, #128
 3041 0010 5B00     		lsls	r3, r3, #1
 3042 0012 9A42     		cmp	r2, r3
 3043 0014 05D1     		bne	.L178
1457:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   {
1458:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1459:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 3044              		.loc 1 1459 5
 3045 0016 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1460:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1461:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1462:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 3046              		.loc 1 1462 5
 3047 001a 034B     		ldr	r3, .L179
 3048 001c 8022     		movs	r2, #128
 3049 001e 5200     		lsls	r2, r2, #1
 3050 0020 9A61     		str	r2, [r3, #24]
 3051              	.L178:
1463:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   }
1464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 3052              		.loc 1 1464 1
 3053 0022 C046     		nop
 3054 0024 BD46     		mov	sp, r7
 3055              		@ sp needed
 3056 0026 80BD     		pop	{r7, pc}
 3057              	.L180:
 3058              		.align	2
 3059              	.L179:
 3060 0028 00100240 		.word	1073876992
 3061              		.cfi_endproc
 3062              	.LFE58:
 3064              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3065              		.align	1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 81


 3066              		.weak	HAL_RCC_CSSCallback
 3067              		.syntax unified
 3068              		.code	16
 3069              		.thumb_func
 3070              		.fpu softvfp
 3072              	HAL_RCC_CSSCallback:
 3073              	.LFB59:
1465:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** 
1466:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** /**
1467:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   * @retval none
1469:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   */
1470:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1471:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** {
 3074              		.loc 1 1471 1
 3075              		.cfi_startproc
 3076              		@ args = 0, pretend = 0, frame = 0
 3077              		@ frame_needed = 1, uses_anonymous_args = 0
 3078 0000 80B5     		push	{r7, lr}
 3079              	.LCFI31:
 3080              		.cfi_def_cfa_offset 8
 3081              		.cfi_offset 7, -8
 3082              		.cfi_offset 14, -4
 3083 0002 00AF     		add	r7, sp, #0
 3084              	.LCFI32:
 3085              		.cfi_def_cfa_register 7
1472:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1473:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1474:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c ****     */
1475:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c **** }
 3086              		.loc 1 1475 1
 3087 0004 C046     		nop
 3088 0006 BD46     		mov	sp, r7
 3089              		@ sp needed
 3090 0008 80BD     		pop	{r7, pc}
 3091              		.cfi_endproc
 3092              	.LFE59:
 3094              		.text
 3095              	.Letext0:
 3096              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 3097              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 3098              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 3099              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l053xx.h"
 3100              		.file 6 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 3101              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 3102              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
 3103              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 3104              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 82


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_rcc.c
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:16     .text.HAL_RCC_DeInit:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:24     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:242    .text.HAL_RCC_DeInit:0000000000000130 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:254    .text.HAL_RCC_OscConfig:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:261    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2250   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:841    .text.HAL_RCC_OscConfig:0000000000000354 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:851    .text.HAL_RCC_OscConfig:0000000000000374 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:1363   .text.HAL_RCC_OscConfig:000000000000066c $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:1374   .text.HAL_RCC_OscConfig:0000000000000690 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:1538   .text.HAL_RCC_OscConfig:000000000000077c $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:1545   .text.HAL_RCC_ClockConfig:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:1552   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2003   .text.HAL_RCC_ClockConfig:0000000000000270 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2015   .text.HAL_RCC_MCOConfig:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2022   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2192   .text.HAL_RCC_MCOConfig:00000000000000fc $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2199   .text.HAL_RCC_EnableCSS:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2206   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2236   .text.HAL_RCC_EnableCSS:0000000000000018 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2243   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2478   .text.HAL_RCC_GetSysClockFreq:0000000000000138 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2487   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2494   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2519   .text.HAL_RCC_GetHCLKFreq:0000000000000010 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2524   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2531   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2569   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2575   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2582   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2620   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2626   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2633   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2915   .text.HAL_RCC_GetOscConfig:000000000000017c $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2920   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:2927   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:3006   .text.HAL_RCC_GetClockConfig:000000000000005c $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:3012   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:3019   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:3072   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:3060   .text.HAL_RCC_NMI_IRQHandler:0000000000000028 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s:3065   .text.HAL_RCC_CSSCallback:0000000000000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
AHBPrescTable
memset
HAL_GPIO_Init
__aeabi_lmul
__aeabi_uldivmod
PLLMulTable
APBPrescTable
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//cckuV9yt.s 			page 83


