// Seed: 2968785962
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd12
) (
    input  wire  id_0,
    input  tri0  _id_1,
    output tri1  id_2,
    output wire  id_3,
    input  wand  id_4,
    input  tri   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  uwire id_8
);
  logic [7:0][-1 : id_1  -  id_1] id_10;
  assign id_10[-1] = -1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_4,
      id_8
  );
  wire id_11;
  id_12 :
  assert property (@(posedge id_12) id_5)
  else $unsigned(38);
  ;
  wire  id_13;
  logic id_14;
  id_15 :
  assert property (@(posedge 1) id_1)
  else $signed(74);
  ;
endmodule
