<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_core_if Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_core_if Struct Reference</h1>The <code>dwc_otg_core_if</code> structure contains information needed to manage the DWC_otg controller acting in either host or device mode.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o0" doxytag="dwc_otg_core_if::core_params"></a>
<a class="el" href="structdwc__otg__core__params.html">dwc_otg_core_params_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o0">core_params</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parameters that define how the core should be configured. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o1" doxytag="dwc_otg_core_if::core_global_regs"></a>
<a class="el" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o1">core_global_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Global registers starting at offset 000h. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o2" doxytag="dwc_otg_core_if::dev_if"></a>
<a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o2">dev_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device-specific information. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o3" doxytag="dwc_otg_core_if::host_if"></a>
<a class="el" href="structdwc__otg__host__if.html">dwc_otg_host_if_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o3">host_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host-specific information. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o4" doxytag="dwc_otg_core_if::snpsid"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o4">snpsid</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Value from SNPSID register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o5" doxytag="dwc_otg_core_if::phy_init_done"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>phy_init_done</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o6" doxytag="dwc_otg_core_if::srp_success"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>srp_success</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o7" doxytag="dwc_otg_core_if::srp_timer_started"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>srp_timer_started</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_timer_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o8">srp_timer</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer for SRP.  <a href="#o8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o9" doxytag="dwc_otg_core_if::pcgcctl"></a>
volatile uint32_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o9">pcgcctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power and Clock Gating Control Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o10" doxytag="dwc_otg_core_if::data_fifo"></a>
uint32_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o10">data_fifo</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Push/pop addresses for endpoints or host channels. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o11" doxytag="dwc_otg_core_if::total_fifo_size"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o11">total_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total RAM for FIFOs (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o12" doxytag="dwc_otg_core_if::rx_fifo_size"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o12">rx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of Rx FIFO (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o13" doxytag="dwc_otg_core_if::nperio_tx_fifo_size"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o13">nperio_tx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of Non-periodic Tx FIFO (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o14" doxytag="dwc_otg_core_if::dma_enable"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o14">dma_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if DMA is enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o15" doxytag="dwc_otg_core_if::dma_desc_enable"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o15">dma_desc_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if DMA descriptor is enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o16" doxytag="dwc_otg_core_if::pti_enh_enable"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o16">pti_enh_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if PTI Enhancement mode is enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o17" doxytag="dwc_otg_core_if::multiproc_int_enable"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o17">multiproc_int_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if MPI Enhancement mode is enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o18" doxytag="dwc_otg_core_if::en_multiple_tx_fifo"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o18">en_multiple_tx_fifo</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if dedicated Tx FIFOs are enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o19" doxytag="dwc_otg_core_if::queuing_high_bandwidth"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o19">queuing_high_bandwidth</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 if multiple packets of a high-bandwidth transfer is in process of being queued. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o20" doxytag="dwc_otg_core_if::hwcfg1"></a>
<a class="el" href="unionhwcfg1__data.html">hwcfg1_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o20">hwcfg1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hardware Configuration -- stored here for convenience. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o21" doxytag="dwc_otg_core_if::hwcfg2"></a>
<a class="el" href="unionhwcfg2__data.html">hwcfg2_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>hwcfg2</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o22" doxytag="dwc_otg_core_if::hwcfg3"></a>
<a class="el" href="unionhwcfg3__data.html">hwcfg3_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>hwcfg3</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o23" doxytag="dwc_otg_core_if::hwcfg4"></a>
<a class="el" href="unionhwcfg4__data.html">hwcfg4_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>hwcfg4</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o24" doxytag="dwc_otg_core_if::hptxfsiz"></a>
<a class="el" href="unionfifosize__data.html">fifosize_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>hptxfsiz</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o25" doxytag="dwc_otg_core_if::hcfg"></a>
<a class="el" href="unionhcfg__data.html">hcfg_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o25">hcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host and Device Configuration -- stored here for convenience. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o26" doxytag="dwc_otg_core_if::dcfg"></a>
<a class="el" href="uniondcfg__data.html">dcfg_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>dcfg</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o27">op_state</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The operational State, during transations (a_host&gt;&gt;a_peripherial and b_device=&gt;b_host) this may not match the core but allows the software to determine transitions.  <a href="#o27"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o28">restart_hcd_on_session_req</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 if the HCD needs to be restarted on a session request interrupt.  <a href="#o28"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o29" doxytag="dwc_otg_core_if::hcd_cb"></a>
<a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o29">hcd_cb</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCD callbacks. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o30" doxytag="dwc_otg_core_if::pcd_cb"></a>
<a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o30">pcd_cb</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PCD callbacks. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o31" doxytag="dwc_otg_core_if::p_tx_msk"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o31">p_tx_msk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device mode Periodic Tx FIFO Mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o32" doxytag="dwc_otg_core_if::tx_msk"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o32">tx_msk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device mode Periodic Tx FIFO Mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o33" doxytag="dwc_otg_core_if::wq_otg"></a>
dwc_workq_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o33">wq_otg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Workqueue object used for handling several interrupts. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o34" doxytag="dwc_otg_core_if::wkp_timer"></a>
dwc_timer_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o34">wkp_timer</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer object used for handling "Wakeup Detected" Interrupt. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o35" doxytag="dwc_otg_core_if::start_doeptsiz_val"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o35">start_doeptsiz_val</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This arrays used for debug purposes for DEV OUT NAK enhancement. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o36" doxytag="dwc_otg_core_if::ep_xfer_info"></a>
ep_xfer_info_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>ep_xfer_info</b> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o37" doxytag="dwc_otg_core_if::ep_xfer_timer"></a>
dwc_timer_t *&nbsp;</td><td class="memItemRight" valign="bottom"><b>ep_xfer_timer</b> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o38" doxytag="dwc_otg_core_if::lx_state"></a>
dwc_otg_lx_state_e&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o38">lx_state</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lx state of device. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o39" doxytag="dwc_otg_core_if::gr_backup"></a>
dwc_otg_global_regs_backup *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o39">gr_backup</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Saved Core Global registers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o40" doxytag="dwc_otg_core_if::hr_backup"></a>
dwc_otg_host_regs_backup *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o40">hr_backup</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Saved Host registers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o41" doxytag="dwc_otg_core_if::dr_backup"></a>
dwc_otg_dev_regs_backup *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o41">dr_backup</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Saved Device registers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o42" doxytag="dwc_otg_core_if::power_down"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o42">power_down</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power Down Enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o43" doxytag="dwc_otg_core_if::adp_enable"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o43">adp_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP support Enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o44" doxytag="dwc_otg_core_if::adp"></a>
dwc_otg_adp_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o44">adp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP structure object. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o45" doxytag="dwc_otg_core_if::hibernation_suspend"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o45">hibernation_suspend</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">hibernation/suspend flag <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o46" doxytag="dwc_otg_core_if::otg_ver"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o46">otg_ver</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG revision supported. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o47" doxytag="dwc_otg_core_if::otg_sts"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o47">otg_sts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG status flag used for HNP polling. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o48" doxytag="dwc_otg_core_if::lock"></a>
dwc_spinlock_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o48">lock</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to either hcd-&gt;lock or pcd-&gt;lock. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o49" doxytag="dwc_otg_core_if::start_predict"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o49">start_predict</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start predict NextEP based on Learning Queue if equal 1, also used as counter of disabled NP IN EP's. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o50" doxytag="dwc_otg_core_if::nextep_seq"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o50">nextep_seq</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NextEp sequence, including EP0: nextep_seq[] = EP if non-periodic and active, 0xff otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o51" doxytag="dwc_otg_core_if::first_in_nextep_seq"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o51">first_in_nextep_seq</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index of fisrt EP in nextep_seq array which should be re-enabled *. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o52" doxytag="dwc_otg_core_if::frame_num"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#o52">frame_num</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame number while entering to ISR - needed for ISOCs *. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The <code>dwc_otg_core_if</code> structure contains information needed to manage the DWC_otg controller acting in either host or device mode. 
<p>
It represents the programming view of the controller as a whole. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00792">792</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o8" doxytag="dwc_otg_core_if::srp_timer"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">dwc_timer_t* <a class="el" href="structdwc__otg__core__if.html#o8">dwc_otg_core_if::srp_timer</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Timer for SRP. 
<p>
If it expires before SRP is successful clear the SRP. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00820">820</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o27" doxytag="dwc_otg_core_if::op_state"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__otg__core__if.html#o27">dwc_otg_core_if::op_state</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The operational State, during transations (a_host&gt;&gt;a_peripherial and b_device=&gt;b_host) this may not match the core but allows the software to determine transitions. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00881">881</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o28" doxytag="dwc_otg_core_if::restart_hcd_on_session_req"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t <a class="el" href="structdwc__otg__core__if.html#o28">dwc_otg_core_if::restart_hcd_on_session_req</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set to 1 if the HCD needs to be restarted on a session request interrupt. 
<p>
This is required if no connector ID status change has occurred since the HCD was last disconnected.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00888">888</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
