Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 13:41:45 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.724        0.000                      0                 1545        0.035        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.724        0.000                      0                 1541        0.035        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.795        0.000                      0                    4        1.058        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.724ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.166ns  (logic 5.756ns (21.188%)  route 21.410ns (78.812%))
  Logic Levels:           25  (LUT2=1 LUT3=1 LUT5=8 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.233    26.473    sm/alum/M_adder_n
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.597 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.136    27.733    sm/M_alum_out[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.150    27.883 f  sm/D_states_q[4]_i_29/O
                         net (fo=6, routed)           1.892    29.775    sm/D_states_q[4]_i_29_n_0
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.354    30.129 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.578    30.706    sm/D_states_q[4]_i_16_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.326    31.032 f  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.826    31.859    sm/D_states_q[4]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I2_O)        0.124    31.983 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    32.362    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X57Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.429   115.944    sm/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)       -0.081   116.086    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.086    
                         arrival time                         -32.362    
  -------------------------------------------------------------------
                         slack                                 83.724    

Slack (MET) :             83.803ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.120ns  (logic 5.756ns (21.224%)  route 21.364ns (78.776%))
  Logic Levels:           25  (LUT2=1 LUT3=1 LUT5=8 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.233    26.473    sm/alum/M_adder_n
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.597 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.136    27.733    sm/M_alum_out[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.150    27.883 f  sm/D_states_q[4]_i_29/O
                         net (fo=6, routed)           1.892    29.775    sm/D_states_q[4]_i_29_n_0
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.354    30.129 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.578    30.706    sm/D_states_q[4]_i_16_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.326    31.032 f  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.658    31.691    sm/D_states_q[4]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I2_O)        0.124    31.815 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.502    32.316    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X57Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.429   115.944    sm/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)       -0.047   116.120    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                         -32.316    
  -------------------------------------------------------------------
                         slack                                 83.803    

Slack (MET) :             83.997ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.011ns  (logic 5.526ns (20.458%)  route 21.485ns (79.542%))
  Logic Levels:           25  (LUT2=1 LUT5=9 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.233    26.473    sm/alum/M_adder_n
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.597 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.136    27.733    sm/M_alum_out[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.150    27.883 r  sm/D_states_q[4]_i_29/O
                         net (fo=6, routed)           1.511    29.394    sm/D_states_q[4]_i_29_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.326    29.720 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.689    30.409    sm/D_states_q[1]_i_13_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I2_O)        0.124    30.533 f  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           1.079    31.612    sm/D_states_q[1]_i_3_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    31.736 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471    32.207    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.295   116.307    
                         clock uncertainty           -0.035   116.272    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.067   116.205    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.205    
                         arrival time                         -32.207    
  -------------------------------------------------------------------
                         slack                                 83.997    

Slack (MET) :             84.089ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.925ns  (logic 5.526ns (20.524%)  route 21.399ns (79.476%))
  Logic Levels:           25  (LUT2=1 LUT5=9 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.233    26.473    sm/alum/M_adder_n
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.597 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.136    27.733    sm/M_alum_out[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.150    27.883 r  sm/D_states_q[4]_i_29/O
                         net (fo=6, routed)           1.511    29.394    sm/D_states_q[4]_i_29_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.326    29.720 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.689    30.409    sm/D_states_q[1]_i_13_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I2_O)        0.124    30.533 f  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           1.084    31.617    sm/D_states_q[1]_i_3_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    31.741 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    32.121    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.295   116.307    
                         clock uncertainty           -0.035   116.272    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.062   116.210    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.210    
                         arrival time                         -32.121    
  -------------------------------------------------------------------
                         slack                                 84.089    

Slack (MET) :             84.299ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.700ns  (logic 5.756ns (21.558%)  route 20.944ns (78.442%))
  Logic Levels:           25  (LUT2=1 LUT3=1 LUT5=8 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.233    26.473    sm/alum/M_adder_n
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.597 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.136    27.733    sm/M_alum_out[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.150    27.883 f  sm/D_states_q[4]_i_29/O
                         net (fo=6, routed)           1.892    29.775    sm/D_states_q[4]_i_29_n_0
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.354    30.129 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.578    30.706    sm/D_states_q[4]_i_16_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.326    31.032 f  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.740    31.772    sm/D_states_q[4]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I2_O)        0.124    31.896 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000    31.896    sm/D_states_d__0[4]
    SLICE_X57Y72         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.429   115.944    sm/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   116.202    
                         clock uncertainty           -0.035   116.167    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.029   116.196    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.196    
                         arrival time                         -31.896    
  -------------------------------------------------------------------
                         slack                                 84.299    

Slack (MET) :             84.394ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.712ns  (logic 5.526ns (20.687%)  route 21.186ns (79.313%))
  Logic Levels:           25  (LUT2=1 LUT5=9 LUT6=14 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.233    26.473    sm/alum/M_adder_n
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.597 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.136    27.733    sm/M_alum_out[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.150    27.883 r  sm/D_states_q[4]_i_29/O
                         net (fo=6, routed)           1.511    29.394    sm/D_states_q[4]_i_29_n_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I2_O)        0.326    29.720 r  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.689    30.409    sm/D_states_q[1]_i_13_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I2_O)        0.124    30.533 f  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           1.251    31.784    sm/D_states_q[1]_i_3_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    31.908 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    31.908    sm/D_states_d__0[1]
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.295   116.307    
                         clock uncertainty           -0.035   116.272    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)        0.031   116.303    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.303    
                         arrival time                         -31.908    
  -------------------------------------------------------------------
                         slack                                 84.394    

Slack (MET) :             84.822ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.103ns  (logic 5.756ns (22.051%)  route 20.347ns (77.949%))
  Logic Levels:           25  (LUT2=2 LUT5=8 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.233    26.473    sm/alum/M_adder_n
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.597 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.136    27.733    sm/M_alum_out[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.150    27.883 r  sm/D_states_q[4]_i_29/O
                         net (fo=6, routed)           1.511    29.394    sm/D_states_q[4]_i_29_n_0
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.352    29.746 f  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.307    30.052    sm/D_states_q[2]_i_9_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.328    30.380 f  sm/D_states_q[2]_i_3/O
                         net (fo=3, routed)           0.183    30.563    sm/D_states_q[2]_i_3_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.687 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.612    31.299    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.428   115.943    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   116.201    
                         clock uncertainty           -0.035   116.166    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.045   116.121    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.121    
                         arrival time                         -31.299    
  -------------------------------------------------------------------
                         slack                                 84.822    

Slack (MET) :             85.121ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.833ns  (logic 5.756ns (22.281%)  route 20.077ns (77.718%))
  Logic Levels:           25  (LUT2=2 LUT5=8 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.233    26.473    sm/alum/M_adder_n
    SLICE_X52Y67         LUT6 (Prop_lut6_I1_O)        0.124    26.597 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.136    27.733    sm/M_alum_out[0]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.150    27.883 r  sm/D_states_q[4]_i_29/O
                         net (fo=6, routed)           1.511    29.394    sm/D_states_q[4]_i_29_n_0
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.352    29.746 f  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.307    30.052    sm/D_states_q[2]_i_9_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.328    30.380 f  sm/D_states_q[2]_i_3/O
                         net (fo=3, routed)           0.193    30.573    sm/D_states_q[2]_i_3_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.332    31.029    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.428   115.943    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   116.201    
                         clock uncertainty           -0.035   116.166    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.016   116.150    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.150    
                         arrival time                         -31.029    
  -------------------------------------------------------------------
                         slack                                 85.121    

Slack (MET) :             85.255ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.589ns  (logic 5.534ns (21.627%)  route 20.055ns (78.373%))
  Logic Levels:           25  (LUT2=1 LUT5=8 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 f  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.040    26.280    sm/alum/M_adder_n
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.152    26.432 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.998    27.431    sm/M_alum_out[31]
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.332    27.763 f  sm/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.296    28.059    sm/D_states_q[7]_i_21_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    28.183 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.749    28.932    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.124    29.056 f  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.670    29.726    sm/D_states_q[7]_i_4_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.935    30.785    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y73         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.493   116.008    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.272   116.280    
                         clock uncertainty           -0.035   116.245    
    SLICE_X59Y73         FDSE (Setup_fdse_C_CE)      -0.205   116.040    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.040    
                         arrival time                         -30.785    
  -------------------------------------------------------------------
                         slack                                 85.255    

Slack (MET) :             85.255ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.589ns  (logic 5.534ns (21.627%)  route 20.055ns (78.373%))
  Logic Levels:           25  (LUT2=1 LUT5=8 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.419     5.615 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=107, routed)         3.841     9.456    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I0_O)        0.296     9.752 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.403    10.155    sm/ram_reg_i_126_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  sm/ram_reg_i_107/O
                         net (fo=1, routed)           0.422    10.701    sm/ram_reg_i_107_n_0
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.825 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.872    12.697    L_reg/M_sm_ra1[2]
    SLICE_X43Y68         MUXF7 (Prop_muxf7_S_O)       0.276    12.973 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.190    14.162    sm/M_alum_a[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.325    14.487 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=1, routed)           0.303    14.790    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.326    15.116 r  sm/D_registers_q[7][4]_i_5/O
                         net (fo=3, routed)           0.336    15.453    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.577 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=3, routed)           0.635    16.212    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.116    16.328 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=3, routed)           0.849    17.177    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X49Y65         LUT5 (Prop_lut5_I2_O)        0.328    17.505 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=3, routed)           0.612    18.118    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.150    18.268 r  sm/D_registers_q[7][13]_i_7/O
                         net (fo=3, routed)           0.321    18.588    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.328    18.916 r  sm/D_registers_q[7][14]_i_6/O
                         net (fo=3, routed)           0.312    19.228    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X50Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.352 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=3, routed)           0.480    19.832    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.956 r  sm/D_registers_q[7][19]_i_6/O
                         net (fo=3, routed)           0.495    20.451    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.575 r  sm/D_registers_q[7][20]_i_6/O
                         net (fo=3, routed)           0.433    21.008    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.132 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=3, routed)           0.490    21.622    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X53Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.746 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=3, routed)           0.579    22.324    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.116    22.440 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=3, routed)           0.869    23.309    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.356    23.665 r  sm/D_registers_q[7][28]_i_7/O
                         net (fo=3, routed)           0.448    24.114    sm/alum/adder/rca/M_fa_cin[28]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.319    24.433 r  sm/D_registers_q[7][31]_i_72/O
                         net (fo=3, routed)           0.476    24.909    sm/alum/adder/rca/M_fa_cin[30]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.331    25.240 f  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           1.040    26.280    sm/alum/M_adder_n
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.152    26.432 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.998    27.431    sm/M_alum_out[31]
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.332    27.763 f  sm/D_states_q[7]_i_21/O
                         net (fo=1, routed)           0.296    28.059    sm/D_states_q[7]_i_21_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    28.183 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.749    28.932    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.124    29.056 f  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.670    29.726    sm/D_states_q[7]_i_4_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.935    30.785    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.493   116.008    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.272   116.280    
                         clock uncertainty           -0.035   116.245    
    SLICE_X59Y73         FDSE (Setup_fdse_C_CE)      -0.205   116.040    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.040    
                         arrival time                         -30.785    
  -------------------------------------------------------------------
                         slack                                 85.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.858    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.858    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.858    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.858    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.868    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.868    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.868    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.868    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y76         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.835    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.146%)  route 0.208ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.208     1.835    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y68   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y62   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y65   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y66   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y62   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y62   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y63   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.795ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.704ns (14.606%)  route 4.116ns (85.394%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDSE (Prop_fdse_C_Q)         0.456     5.647 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=115, routed)         2.609     8.256    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.380 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.729     9.110    sm/D_stage_q[3]_i_2_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.234 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.778    10.011    fifo_reset_cond/AS[0]
    SLICE_X51Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.427   115.942    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X51Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   115.806    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.806    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                105.795    

Slack (MET) :             105.795ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.704ns (14.606%)  route 4.116ns (85.394%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDSE (Prop_fdse_C_Q)         0.456     5.647 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=115, routed)         2.609     8.256    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.380 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.729     9.110    sm/D_stage_q[3]_i_2_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.234 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.778    10.011    fifo_reset_cond/AS[0]
    SLICE_X51Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.427   115.942    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X51Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   115.806    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.806    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                105.795    

Slack (MET) :             105.795ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.704ns (14.606%)  route 4.116ns (85.394%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDSE (Prop_fdse_C_Q)         0.456     5.647 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=115, routed)         2.609     8.256    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.380 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.729     9.110    sm/D_stage_q[3]_i_2_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.234 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.778    10.011    fifo_reset_cond/AS[0]
    SLICE_X51Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.427   115.942    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X51Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   115.806    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.806    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                105.795    

Slack (MET) :             105.795ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.704ns (14.606%)  route 4.116ns (85.394%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 115.942 - 111.111 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.607     5.191    sm/clk_IBUF_BUFG
    SLICE_X59Y73         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDSE (Prop_fdse_C_Q)         0.456     5.647 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=115, routed)         2.609     8.256    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.380 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.729     9.110    sm/D_stage_q[3]_i_2_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.234 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.778    10.011    fifo_reset_cond/AS[0]
    SLICE_X51Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.427   115.942    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.200    
                         clock uncertainty           -0.035   116.165    
    SLICE_X51Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   115.806    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.806    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                105.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.093%)  route 0.788ns (80.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[7]/Q
                         net (fo=122, routed)         0.526     2.164    sm/D_states_q[7]
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.209 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.263     2.472    fifo_reset_cond/AS[0]
    SLICE_X51Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X51Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.414    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.093%)  route 0.788ns (80.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[7]/Q
                         net (fo=122, routed)         0.526     2.164    sm/D_states_q[7]
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.209 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.263     2.472    fifo_reset_cond/AS[0]
    SLICE_X51Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X51Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.414    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.093%)  route 0.788ns (80.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[7]/Q
                         net (fo=122, routed)         0.526     2.164    sm/D_states_q[7]
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.209 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.263     2.472    fifo_reset_cond/AS[0]
    SLICE_X51Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X51Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.414    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.093%)  route 0.788ns (80.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[7]/Q
                         net (fo=122, routed)         0.526     2.164    sm/D_states_q[7]
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.209 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.263     2.472    fifo_reset_cond/AS[0]
    SLICE_X51Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X51Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X51Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.414    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  1.058    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.739ns  (logic 12.009ns (32.686%)  route 24.730ns (67.314%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.542     7.096    L_reg/M_sm_pbc[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.322     7.418 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.816     8.234    L_reg/i__carry_i_14__3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.328     8.562 f  L_reg/L_3a296efb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.177     9.739    L_reg/L_3a296efb_remainder0_carry_i_16__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.152     9.891 f  L_reg/L_3a296efb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.594    10.485    L_reg/L_3a296efb_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.352    10.837 r  L_reg/L_3a296efb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.915    11.752    L_reg/L_3a296efb_remainder0_carry_i_10__0_n_0
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.078 r  L_reg/L_3a296efb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.078    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.628 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.628    bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.962 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.036    13.998    L_reg/L_3a296efb_remainder0_1[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.301 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.771    15.072    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.196 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.798    15.994    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.146 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.022    17.168    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.522 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.374    L_reg/i__carry_i_19__1_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.326    18.700 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.902    19.602    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.069    20.795    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.919 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.919    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.299 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.299    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.538 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.892    22.430    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y57         LUT5 (Prop_lut5_I1_O)        0.301    22.731 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.031    23.761    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.885 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    24.892    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.016 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.672    25.688    L_reg/i__carry_i_13__1_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I1_O)        0.146    25.834 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    26.647    L_reg/i__carry_i_18__1_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.328    26.975 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    27.803    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.153    27.956 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.023    28.978    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.331    29.309 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.309    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.859 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.859    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.973 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.973    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.087    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.309 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.130    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.299    31.429 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    32.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.138 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.183    33.321    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.445 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.815    34.260    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.384 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.829    35.214    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I3_O)        0.152    35.366 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.738    38.104    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    41.874 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.874    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.521ns  (logic 11.755ns (32.186%)  route 24.767ns (67.814%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.542     7.096    L_reg/M_sm_pbc[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.322     7.418 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.816     8.234    L_reg/i__carry_i_14__3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.328     8.562 f  L_reg/L_3a296efb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.177     9.739    L_reg/L_3a296efb_remainder0_carry_i_16__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.152     9.891 f  L_reg/L_3a296efb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.594    10.485    L_reg/L_3a296efb_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.352    10.837 r  L_reg/L_3a296efb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.915    11.752    L_reg/L_3a296efb_remainder0_carry_i_10__0_n_0
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.078 r  L_reg/L_3a296efb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.078    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.628 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.628    bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.962 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.036    13.998    L_reg/L_3a296efb_remainder0_1[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.301 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.771    15.072    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.196 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.798    15.994    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.146 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.022    17.168    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.522 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.374    L_reg/i__carry_i_19__1_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.326    18.700 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.902    19.602    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.069    20.795    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.919 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.919    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.299 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.299    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.538 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.892    22.430    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y57         LUT5 (Prop_lut5_I1_O)        0.301    22.731 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.031    23.761    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.885 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    24.892    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.016 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.672    25.688    L_reg/i__carry_i_13__1_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I1_O)        0.146    25.834 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    26.647    L_reg/i__carry_i_18__1_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.328    26.975 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    27.803    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.153    27.956 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.023    28.978    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.331    29.309 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.309    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.859 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.859    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.973 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.973    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.087    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.309 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.130    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.299    31.429 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    32.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.138 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.183    33.321    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.445 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.815    34.260    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.384 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.839    35.224    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.124    35.348 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.765    38.113    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.656 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.656    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.516ns  (logic 11.948ns (32.719%)  route 24.568ns (67.281%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.542     7.096    L_reg/M_sm_pbc[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.322     7.418 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.816     8.234    L_reg/i__carry_i_14__3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.328     8.562 f  L_reg/L_3a296efb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.177     9.739    L_reg/L_3a296efb_remainder0_carry_i_16__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.152     9.891 f  L_reg/L_3a296efb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.594    10.485    L_reg/L_3a296efb_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.352    10.837 r  L_reg/L_3a296efb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.915    11.752    L_reg/L_3a296efb_remainder0_carry_i_10__0_n_0
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.078 r  L_reg/L_3a296efb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.078    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.628 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.628    bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.962 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.036    13.998    L_reg/L_3a296efb_remainder0_1[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.301 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.771    15.072    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.196 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.798    15.994    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.146 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.022    17.168    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.522 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.374    L_reg/i__carry_i_19__1_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.326    18.700 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.902    19.602    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.069    20.795    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.919 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.919    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.299 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.299    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.538 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.892    22.430    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y57         LUT5 (Prop_lut5_I1_O)        0.301    22.731 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.031    23.761    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.885 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    24.892    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.016 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.672    25.688    L_reg/i__carry_i_13__1_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I1_O)        0.146    25.834 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    26.647    L_reg/i__carry_i_18__1_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.328    26.975 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    27.803    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.153    27.956 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.023    28.978    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.331    29.309 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.309    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.859 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.859    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.973 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.973    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.087    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.309 f  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.130    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.299    31.429 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    32.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.138 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.183    33.321    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.445 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.815    34.260    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.384 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.839    35.224    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I3_O)        0.150    35.374 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.567    37.940    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.651 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.651    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.489ns  (logic 11.756ns (32.218%)  route 24.733ns (67.782%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.542     7.096    L_reg/M_sm_pbc[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.322     7.418 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.816     8.234    L_reg/i__carry_i_14__3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.328     8.562 f  L_reg/L_3a296efb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.177     9.739    L_reg/L_3a296efb_remainder0_carry_i_16__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.152     9.891 f  L_reg/L_3a296efb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.594    10.485    L_reg/L_3a296efb_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.352    10.837 r  L_reg/L_3a296efb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.915    11.752    L_reg/L_3a296efb_remainder0_carry_i_10__0_n_0
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.078 r  L_reg/L_3a296efb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.078    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.628 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.628    bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.962 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.036    13.998    L_reg/L_3a296efb_remainder0_1[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.301 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.771    15.072    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.196 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.798    15.994    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.146 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.022    17.168    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.522 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.374    L_reg/i__carry_i_19__1_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.326    18.700 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.902    19.602    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.069    20.795    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.919 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.919    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.299 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.299    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.538 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.892    22.430    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y57         LUT5 (Prop_lut5_I1_O)        0.301    22.731 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.031    23.761    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.885 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    24.892    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.016 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.672    25.688    L_reg/i__carry_i_13__1_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I1_O)        0.146    25.834 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    26.647    L_reg/i__carry_i_18__1_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.328    26.975 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    27.803    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.153    27.956 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.023    28.978    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.331    29.309 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.309    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.859 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.859    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.973 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.973    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.087    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.309 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.130    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.299    31.429 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    32.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.138 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.183    33.321    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.445 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.815    34.260    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.384 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.814    35.199    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.323 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.756    38.079    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.624 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.624    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.265ns  (logic 11.808ns (32.560%)  route 24.457ns (67.440%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.809     7.402    L_reg/M_sm_timer[12]
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.148     7.550 f  L_reg/L_3a296efb_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.879     8.429    L_reg/L_3a296efb_remainder0_carry_i_23__1_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.328     8.757 f  L_reg/L_3a296efb_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.821     9.578    L_reg/L_3a296efb_remainder0_carry_i_12__1_n_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.730 f  L_reg/L_3a296efb_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.412    L_reg/L_3a296efb_remainder0_carry_i_20__1_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.360    10.772 r  L_reg/L_3a296efb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.613    L_reg/L_3a296efb_remainder0_carry_i_10__1_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.939 r  L_reg/L_3a296efb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.939    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.579 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.812    13.391    L_reg/L_3a296efb_remainder0_3[3]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.306    13.697 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.304    15.002    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.124    15.126 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.656    15.782    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X40Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.932 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.213    17.146    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.352    17.498 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.857    18.355    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.356    18.711 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.954    19.665    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.326    19.991 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.520    20.512    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.019 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.133    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.446 f  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    22.402    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.306    22.708 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.819    23.527    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.651 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.364    25.015    L_reg/i__carry_i_14__1_0
    SLICE_X36Y65         LUT3 (Prop_lut3_I0_O)        0.124    25.139 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.818    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    25.942 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.740    26.682    L_reg/i__carry_i_14__1_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124    26.806 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.955    27.762    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.152    27.914 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    28.273    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.332    28.605 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.155    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.269    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.582 f  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.208    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.306    30.514 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.802    31.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.440 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.577    32.017    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.124    32.141 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.116    33.256    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.380 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.151    34.531    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.152    34.683 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.961    37.645    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.402 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.402    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.227ns  (logic 11.941ns (32.962%)  route 24.286ns (67.038%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.542     7.096    L_reg/M_sm_pbc[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.322     7.418 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.816     8.234    L_reg/i__carry_i_14__3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.328     8.562 f  L_reg/L_3a296efb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.177     9.739    L_reg/L_3a296efb_remainder0_carry_i_16__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.152     9.891 f  L_reg/L_3a296efb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.594    10.485    L_reg/L_3a296efb_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.352    10.837 r  L_reg/L_3a296efb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.915    11.752    L_reg/L_3a296efb_remainder0_carry_i_10__0_n_0
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.078 r  L_reg/L_3a296efb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.078    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.628 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.628    bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.962 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.036    13.998    L_reg/L_3a296efb_remainder0_1[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.301 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.771    15.072    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.196 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.798    15.994    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.146 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.022    17.168    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.522 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.374    L_reg/i__carry_i_19__1_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.326    18.700 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.902    19.602    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.069    20.795    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.919 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.919    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.299 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.299    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.538 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.892    22.430    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y57         LUT5 (Prop_lut5_I1_O)        0.301    22.731 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.031    23.761    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.885 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    24.892    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.016 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.672    25.688    L_reg/i__carry_i_13__1_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I1_O)        0.146    25.834 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    26.647    L_reg/i__carry_i_18__1_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.328    26.975 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    27.803    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.153    27.956 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.023    28.978    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.331    29.309 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.309    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.859 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.859    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.973 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.973    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.087    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.309 f  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.130    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.299    31.429 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    32.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.138 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.183    33.321    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.445 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.815    34.260    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.384 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.814    35.199    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I3_O)        0.153    35.352 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.309    37.661    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.362 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.362    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.031ns  (logic 11.721ns (32.530%)  route 24.310ns (67.470%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.542     7.096    L_reg/M_sm_pbc[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.322     7.418 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.816     8.234    L_reg/i__carry_i_14__3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.328     8.562 f  L_reg/L_3a296efb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.177     9.739    L_reg/L_3a296efb_remainder0_carry_i_16__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.152     9.891 f  L_reg/L_3a296efb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.594    10.485    L_reg/L_3a296efb_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.352    10.837 r  L_reg/L_3a296efb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.915    11.752    L_reg/L_3a296efb_remainder0_carry_i_10__0_n_0
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.078 r  L_reg/L_3a296efb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.078    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.628 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.628    bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.962 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.036    13.998    L_reg/L_3a296efb_remainder0_1[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.301 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.771    15.072    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.196 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.798    15.994    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.146 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.022    17.168    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.522 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.374    L_reg/i__carry_i_19__1_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.326    18.700 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.902    19.602    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.069    20.795    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.919 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.919    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.299 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.299    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.538 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.892    22.430    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y57         LUT5 (Prop_lut5_I1_O)        0.301    22.731 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.031    23.761    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.885 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    24.892    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.016 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.672    25.688    L_reg/i__carry_i_13__1_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I1_O)        0.146    25.834 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    26.647    L_reg/i__carry_i_18__1_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.328    26.975 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    27.803    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.153    27.956 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.023    28.978    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.331    29.309 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.309    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.859 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.859    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.973 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.973    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.087    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.309 f  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.130    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.299    31.429 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    32.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.138 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.183    33.321    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.445 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.815    34.260    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.384 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.828    35.213    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I2_O)        0.124    35.337 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.319    37.656    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.166 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.166    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.029ns  (logic 11.725ns (32.543%)  route 24.304ns (67.457%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.542     7.096    L_reg/M_sm_pbc[9]
    SLICE_X46Y61         LUT3 (Prop_lut3_I0_O)        0.322     7.418 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.816     8.234    L_reg/i__carry_i_14__3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.328     8.562 f  L_reg/L_3a296efb_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.177     9.739    L_reg/L_3a296efb_remainder0_carry_i_16__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.152     9.891 f  L_reg/L_3a296efb_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.594    10.485    L_reg/L_3a296efb_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.352    10.837 r  L_reg/L_3a296efb_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.915    11.752    L_reg/L_3a296efb_remainder0_carry_i_10__0_n_0
    SLICE_X45Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.078 r  L_reg/L_3a296efb_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.078    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.628 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.628    bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.962 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.036    13.998    L_reg/L_3a296efb_remainder0_1[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.301 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.771    15.072    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.196 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.798    15.994    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X48Y60         LUT5 (Prop_lut5_I3_O)        0.152    16.146 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.022    17.168    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.522 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.374    L_reg/i__carry_i_19__1_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.326    18.700 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.902    19.602    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    19.726 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.069    20.795    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.919 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.919    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.299 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.299    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.538 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.892    22.430    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y57         LUT5 (Prop_lut5_I1_O)        0.301    22.731 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.031    23.761    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.885 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    24.892    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.016 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.672    25.688    L_reg/i__carry_i_13__1_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I1_O)        0.146    25.834 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.813    26.647    L_reg/i__carry_i_18__1_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.328    26.975 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.828    27.803    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.153    27.956 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.023    28.978    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.331    29.309 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.309    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.859 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.859    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.973 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.973    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.087    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.309 r  bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.130    bseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.299    31.429 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    32.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.138 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.183    33.321    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.445 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.815    34.260    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.384 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.829    35.214    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I3_O)        0.124    35.338 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.313    37.650    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.165 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.165    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.867ns  (logic 11.567ns (32.250%)  route 24.299ns (67.750%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.809     7.402    L_reg/M_sm_timer[12]
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.148     7.550 f  L_reg/L_3a296efb_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.879     8.429    L_reg/L_3a296efb_remainder0_carry_i_23__1_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.328     8.757 f  L_reg/L_3a296efb_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.821     9.578    L_reg/L_3a296efb_remainder0_carry_i_12__1_n_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.730 f  L_reg/L_3a296efb_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.412    L_reg/L_3a296efb_remainder0_carry_i_20__1_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.360    10.772 r  L_reg/L_3a296efb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.613    L_reg/L_3a296efb_remainder0_carry_i_10__1_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.939 r  L_reg/L_3a296efb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.939    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.579 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.812    13.391    L_reg/L_3a296efb_remainder0_3[3]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.306    13.697 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.304    15.002    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.124    15.126 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.656    15.782    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X40Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.932 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.213    17.146    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.352    17.498 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.857    18.355    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.356    18.711 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.954    19.665    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.326    19.991 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.520    20.512    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.019 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.133    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.446 f  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    22.402    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.306    22.708 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.819    23.527    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.651 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.364    25.015    L_reg/i__carry_i_14__1_0
    SLICE_X36Y65         LUT3 (Prop_lut3_I0_O)        0.124    25.139 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.818    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    25.942 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.740    26.682    L_reg/i__carry_i_14__1_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124    26.806 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.955    27.762    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.152    27.914 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    28.273    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.332    28.605 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.155    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.269    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.582 f  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.208    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.306    30.514 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.802    31.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.440 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.577    32.017    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.124    32.141 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.116    33.256    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.380 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.151    34.531    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I0_O)        0.124    34.655 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.804    37.459    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.004 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.004    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.782ns  (logic 11.810ns (33.004%)  route 23.972ns (66.996%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.809     7.402    L_reg/M_sm_timer[12]
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.148     7.550 f  L_reg/L_3a296efb_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.879     8.429    L_reg/L_3a296efb_remainder0_carry_i_23__1_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.328     8.757 f  L_reg/L_3a296efb_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.821     9.578    L_reg/L_3a296efb_remainder0_carry_i_12__1_n_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.730 f  L_reg/L_3a296efb_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.412    L_reg/L_3a296efb_remainder0_carry_i_20__1_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.360    10.772 r  L_reg/L_3a296efb_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.613    L_reg/L_3a296efb_remainder0_carry_i_10__1_n_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I1_O)        0.326    11.939 r  L_reg/L_3a296efb_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.939    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.579 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_carry/O[3]
                         net (fo=1, routed)           0.812    13.391    L_reg/L_3a296efb_remainder0_3[3]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.306    13.697 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.304    15.002    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.124    15.126 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.656    15.782    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X40Y70         LUT5 (Prop_lut5_I3_O)        0.150    15.932 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.213    17.146    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.352    17.498 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.857    18.355    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y71         LUT3 (Prop_lut3_I0_O)        0.356    18.711 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.954    19.665    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.326    19.991 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.520    20.512    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.019 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.019    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.133    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.446 f  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    22.402    L_reg/L_3a296efb_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.306    22.708 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.819    23.527    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.651 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.364    25.015    L_reg/i__carry_i_14__1_0
    SLICE_X36Y65         LUT3 (Prop_lut3_I0_O)        0.124    25.139 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    25.818    L_reg/i__carry_i_25__3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    25.942 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.740    26.682    L_reg/i__carry_i_14__1_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124    26.806 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.955    27.762    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.152    27.914 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.360    28.273    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.332    28.605 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.155    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.269    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.582 f  timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.208    timerseg_driver/decimal_renderer/L_3a296efb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.306    30.514 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.802    31.316    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.124    31.440 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.577    32.017    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.124    32.141 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.116    33.256    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.380 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.651    34.031    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I2_O)        0.150    34.181 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.977    37.158    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.919 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.919    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.373ns (74.542%)  route 0.469ns (25.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.676 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.469     2.145    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.377 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.377    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_506767560[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.460ns (73.635%)  route 0.523ns (26.365%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_506767560[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_506767560[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_506767560[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.757    forLoop_idx_0_506767560[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  forLoop_idx_0_506767560[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.862    forLoop_idx_0_506767560[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  forLoop_idx_0_506767560[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.384     2.291    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.520 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.520    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_506767560[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.466ns (73.304%)  route 0.534ns (26.696%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    forLoop_idx_0_506767560[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_506767560[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_506767560[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.752    forLoop_idx_0_506767560[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  forLoop_idx_0_506767560[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.849    forLoop_idx_0_506767560[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  forLoop_idx_0_506767560[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=20, routed)          0.406     2.300    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.534 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.534    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_109970772[3].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.409ns (69.993%)  route 0.604ns (30.007%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_109970772[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_109970772[3].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_109970772[3].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.220     1.897    forLoop_idx_0_109970772[3].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X63Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  forLoop_idx_0_109970772[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.384     2.326    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.549 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.549    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_109970772[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.476ns (72.890%)  route 0.549ns (27.110%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.589     1.533    forLoop_idx_0_109970772[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_109970772[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_109970772[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.769    forLoop_idx_0_109970772[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  forLoop_idx_0_109970772[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.866    forLoop_idx_0_109970772[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.045     1.911 r  forLoop_idx_0_109970772[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.425     2.336    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.558 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.558    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_109970772[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.481ns (72.000%)  route 0.576ns (28.000%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.584     1.528    forLoop_idx_0_109970772[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  forLoop_idx_0_109970772[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  forLoop_idx_0_109970772[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.764    forLoop_idx_0_109970772[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  forLoop_idx_0_109970772[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.861    forLoop_idx_0_109970772[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.906 r  forLoop_idx_0_109970772[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.452     2.358    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.584 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.584    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.350ns (64.126%)  route 0.755ns (35.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.755     2.395    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.603 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.603    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_109970772[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.457ns (67.645%)  route 0.697ns (32.355%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    forLoop_idx_0_109970772[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  forLoop_idx_0_109970772[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  forLoop_idx_0_109970772[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.749    forLoop_idx_0_109970772[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  forLoop_idx_0_109970772[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.854    forLoop_idx_0_109970772[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  forLoop_idx_0_109970772[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.558     2.457    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.682 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.682    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.461ns (65.981%)  route 0.753ns (34.019%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.565     1.509    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.749    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X56Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.794 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.156     1.950    cond_butt_next_play/sel
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.995 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.498     2.493    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.723 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.723    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.406ns (61.518%)  route 0.879ns (38.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.879     2.535    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.777 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.777    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_109970772[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.355ns  (logic 1.500ns (28.009%)  route 3.855ns (71.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.855     5.355    forLoop_idx_0_109970772[1].cond_butt_dirs/sync/D[0]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_109970772[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501     4.905    forLoop_idx_0_109970772[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_109970772[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_109970772[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 1.502ns (29.328%)  route 3.620ns (70.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.620     5.122    forLoop_idx_0_109970772[0].cond_butt_dirs/sync/D[0]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_109970772[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501     4.905    forLoop_idx_0_109970772[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_109970772[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_109970772[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.488ns (29.941%)  route 3.481ns (70.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.481     4.968    forLoop_idx_0_109970772[3].cond_butt_dirs/sync/D[0]
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_109970772[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    forLoop_idx_0_109970772[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_109970772[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_109970772[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.945ns  (logic 1.490ns (30.127%)  route 3.455ns (69.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.455     4.945    forLoop_idx_0_109970772[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_109970772[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.504     4.908    forLoop_idx_0_109970772[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_109970772[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.496ns (39.305%)  route 2.309ns (60.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.309     3.805    reset_cond/AS[0]
    SLICE_X58Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.496ns (39.305%)  route 2.309ns (60.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.309     3.805    reset_cond/AS[0]
    SLICE_X58Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.496ns (39.305%)  route 2.309ns (60.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.309     3.805    reset_cond/AS[0]
    SLICE_X58Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.496ns (39.305%)  route 2.309ns (60.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.309     3.805    reset_cond/AS[0]
    SLICE_X58Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.801ns  (logic 1.496ns (39.350%)  route 2.305ns (60.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.305     3.801    reset_cond/AS[0]
    SLICE_X59Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.458ns  (logic 1.493ns (43.189%)  route 1.964ns (56.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.964     3.458    cond_butt_next_play/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_506767560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.236ns (34.569%)  route 0.447ns (65.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.447     0.682    forLoop_idx_0_506767560[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_506767560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.049    forLoop_idx_0_506767560[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_506767560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_506767560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.230ns (31.484%)  route 0.500ns (68.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.500     0.730    forLoop_idx_0_506767560[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_506767560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    forLoop_idx_0_506767560[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_506767560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.261ns (24.231%)  route 0.816ns (75.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.816     1.077    cond_butt_next_play/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.263ns (21.534%)  route 0.959ns (78.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.959     1.222    reset_cond/AS[0]
    SLICE_X59Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.263ns (21.458%)  route 0.963ns (78.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.963     1.227    reset_cond/AS[0]
    SLICE_X58Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.263ns (21.458%)  route 0.963ns (78.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.963     1.227    reset_cond/AS[0]
    SLICE_X58Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.263ns (21.458%)  route 0.963ns (78.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.963     1.227    reset_cond/AS[0]
    SLICE_X58Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.263ns (21.458%)  route 0.963ns (78.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.963     1.227    reset_cond/AS[0]
    SLICE_X58Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_109970772[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.257ns (14.125%)  route 1.565ns (85.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.565     1.823    forLoop_idx_0_109970772[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_109970772[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.047    forLoop_idx_0_109970772[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_109970772[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_109970772[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.255ns (13.594%)  route 1.623ns (86.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.623     1.878    forLoop_idx_0_109970772[3].cond_butt_dirs/sync/D[0]
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_109970772[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    forLoop_idx_0_109970772[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_109970772[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





