Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:21:49 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : bgm
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 a1_add/out_o1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.829%)  route 0.172ns (63.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.589     1.982    a1_add/clock_IBUF_BUFG
    SLICE_X15Y152                                                     r  a1_add/out_o1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y152        FDRE (Prop_fdre_C_Q)         0.100     2.082 r  a1_add/out_o1_reg[1]/Q
                         net (fo=1, estimated)        0.172     2.253    a1_add/out_o1[1]
    SLICE_X18Y149        FDRE                                         r  a1_add/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.862     2.489    a1_add/clock_IBUF_BUFG
    SLICE_X18Y149                                                     r  a1_add/out_reg[1]/C
                         clock pessimism             -0.243     2.247    
    SLICE_X18Y149        FDRE (Hold_fdre_C_D)         0.037     2.284    a1_add/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 a1_add/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x6_mul/opa_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.828%)  route 0.179ns (64.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.589     1.982    a1_add/clock_IBUF_BUFG
    SLICE_X19Y150                                                     r  a1_add/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.100     2.082 r  a1_add/out_reg[13]/Q
                         net (fo=1, estimated)        0.179     2.261    x6_mul/O1[13]
    SLICE_X19Y145        FDRE                                         r  x6_mul/opa_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.861     2.488    x6_mul/clock_IBUF_BUFG
    SLICE_X19Y145                                                     r  x6_mul/opa_r_reg[13]/C
                         clock pessimism             -0.243     2.246    
    SLICE_X19Y145        FDRE (Hold_fdre_C_D)         0.040     2.286    x6_mul/opa_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a1_add/u1/exp_dn_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/exp_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.362%)  route 0.152ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.589     1.982    a1_add/u1/clock_IBUF_BUFG
    SLICE_X12Y150                                                     r  a1_add/u1/exp_dn_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.107     2.089 r  a1_add/u1/exp_dn_out_reg[2]/Q
                         net (fo=1, estimated)        0.152     2.240    a1_add/exp_dn_out[2]
    SLICE_X16Y149        FDRE                                         r  a1_add/exp_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.862     2.489    a1_add/clock_IBUF_BUFG
    SLICE_X16Y149                                                     r  a1_add/exp_r_reg[2]/C
                         clock pessimism             -0.243     2.247    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.006     2.253    a1_add/exp_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 a1_add/out_o1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.727%)  route 0.187ns (61.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.588     1.981    a1_add/clock_IBUF_BUFG
    SLICE_X14Y153                                                     r  a1_add/out_o1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y153        FDRE (Prop_fdre_C_Q)         0.118     2.099 r  a1_add/out_o1_reg[10]/Q
                         net (fo=1, estimated)        0.187     2.285    a1_add/out_o1[10]
    SLICE_X16Y146        FDRE                                         r  a1_add/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.861     2.488    a1_add/clock_IBUF_BUFG
    SLICE_X16Y146                                                     r  a1_add/out_reg[10]/C
                         clock pessimism             -0.243     2.246    
    SLICE_X16Y146        FDRE (Hold_fdre_C_D)         0.042     2.288    a1_add/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 a1_add/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x6_mul/opa_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.646%)  route 0.195ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.589     1.982    a1_add/clock_IBUF_BUFG
    SLICE_X14Y152                                                     r  a1_add/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.118     2.100 r  a1_add/out_reg[12]/Q
                         net (fo=1, estimated)        0.195     2.295    x6_mul/O1[12]
    SLICE_X14Y148        FDRE                                         r  x6_mul/opa_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.862     2.489    x6_mul/clock_IBUF_BUFG
    SLICE_X14Y148                                                     r  x6_mul/opa_r_reg[12]/C
                         clock pessimism             -0.243     2.247    
    SLICE_X14Y148        FDRE (Hold_fdre_C_D)         0.045     2.292    x6_mul/opa_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 a1_add/out_o1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.377%)  route 0.209ns (67.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.589     1.982    a1_add/clock_IBUF_BUFG
    SLICE_X17Y152                                                     r  a1_add/out_o1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.100     2.082 r  a1_add/out_o1_reg[9]/Q
                         net (fo=1, estimated)        0.209     2.291    a1_add/out_o1[9]
    SLICE_X17Y146        FDRE                                         r  a1_add/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.861     2.488    a1_add/clock_IBUF_BUFG
    SLICE_X17Y146                                                     r  a1_add/out_reg[9]/C
                         clock pessimism             -0.243     2.246    
    SLICE_X17Y146        FDRE (Hold_fdre_C_D)         0.041     2.287    a1_add/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 a1_add/opa_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u0/expa_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.157ns (42.981%)  route 0.208ns (57.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.590     1.983    a1_add/clock_IBUF_BUFG
    SLICE_X9Y150                                                      r  a1_add/opa_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.091     2.074 r  a1_add/opa_r_reg[23]/Q
                         net (fo=9, estimated)        0.208     2.282    a1_add/u0/Q[23]
    SLICE_X10Y149                                                     r  a1_add/u0/expa_ff_i_1__1/I1
    SLICE_X10Y149        LUT3 (Prop_lut3_I1_O)        0.066     2.348 r  a1_add/u0/expa_ff_i_1__1/O
                         net (fo=2, routed)           0.000     2.348    a1_add/u0/expa_ff0
    SLICE_X10Y149        FDRE                                         r  a1_add/u0/expa_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.864     2.491    a1_add/u0/clock_IBUF_BUFG
    SLICE_X10Y149                                                     r  a1_add/u0/expa_ff_reg/C
                         clock pessimism             -0.243     2.249    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.087     2.336    a1_add/u0/expa_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 a1_add/u1/fracta_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/fract_out_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.174ns (47.023%)  route 0.196ns (52.977%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.589     1.982    a1_add/u1/clock_IBUF_BUFG
    SLICE_X13Y150                                                     r  a1_add/u1/fracta_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.100     2.082 r  a1_add/u1/fracta_out_reg[23]/Q
                         net (fo=1, estimated)        0.196     2.278    a1_add/u3/O4[23]
    SLICE_X16Y149                                                     r  a1_add/u3/fract_out_q[23]_i_6__0/I2
    SLICE_X16Y149        LUT3 (Prop_lut3_I2_O)        0.028     2.306 r  a1_add/u3/fract_out_q[23]_i_6__0/O
                         net (fo=1, routed)           0.000     2.306    a1_add/u3/n_44_fract_out_q[23]_i_6__0
    SLICE_X16Y149                                                     r  a1_add/u3/fract_out_q_reg[23]_i_1__0/S[3]
    SLICE_X16Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.352 r  a1_add/u3/fract_out_q_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.352    a1_add/n_48_u3
    SLICE_X16Y149        FDRE                                         r  a1_add/fract_out_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.862     2.489    a1_add/clock_IBUF_BUFG
    SLICE_X16Y149                                                     r  a1_add/fract_out_q_reg[23]/C
                         clock pessimism             -0.243     2.247    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.092     2.339    a1_add/fract_out_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 x1_mul/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/opa_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.543%)  route 0.217ns (68.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.588     1.981    x1_mul/clock_IBUF_BUFG
    SLICE_X15Y155                                                     r  x1_mul/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.100     2.081 r  x1_mul/out_reg[1]/Q
                         net (fo=1, estimated)        0.217     2.298    a1_add/out[1]
    SLICE_X16Y149        FDRE                                         r  a1_add/opa_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.862     2.489    a1_add/clock_IBUF_BUFG
    SLICE_X16Y149                                                     r  a1_add/opa_r_reg[1]/C
                         clock pessimism             -0.243     2.247    
    SLICE_X16Y149        FDRE (Hold_fdre_C_D)         0.038     2.285    a1_add/opa_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 a1_add/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x6_mul/opa_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.091ns (30.585%)  route 0.207ns (69.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.588     1.981    a1_add/clock_IBUF_BUFG
    SLICE_X17Y153                                                     r  a1_add/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDRE (Prop_fdre_C_Q)         0.091     2.072 r  a1_add/out_reg[16]/Q
                         net (fo=1, estimated)        0.207     2.278    x6_mul/O1[16]
    SLICE_X13Y149        FDRE                                         r  x6_mul/opa_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, estimated)     0.862     2.489    x6_mul/clock_IBUF_BUFG
    SLICE_X13Y149                                                     r  x6_mul/opa_r_reg[16]/C
                         clock pessimism             -0.243     2.247    
    SLICE_X13Y149        FDRE (Hold_fdre_C_D)         0.013     2.260    x6_mul/opa_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.019    




