-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\inc_enc_v26\Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare.vhd
-- Created: 2023-04-17 11:30:45
-- 
-- Generated by MATLAB 9.13 and HDL Coder 4.0
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare
-- Source Path: inc_enc_v26/IncEnc_V26/Check d-Axis-Hit_WithCompare
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_245467_0                    :   IN    std_logic;
        Count_in                          :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        Counter_Compare                   :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        d_axis_hit                        :   OUT   std_logic
        );
END Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare;


ARCHITECTURE rtl OF Incremental_Encoder_v26_src_Check_d_Axis_Hit_WithCompare IS

  -- Signals
  SIGNAL Count_in_unsigned                : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Counter_Compare_unsigned         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Equal_relop1                     : std_logic;
  SIGNAL Pipeline1_out1                   : std_logic;

BEGIN
  Count_in_unsigned <= unsigned(Count_in);

  Counter_Compare_unsigned <= unsigned(Counter_Compare);

  
  Equal_relop1 <= '1' WHEN Count_in_unsigned = Counter_Compare_unsigned ELSE
      '0';

  Pipeline1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Pipeline1_out1 <= '0';
      ELSIF enb_1_245467_0 = '1' THEN
        Pipeline1_out1 <= Equal_relop1;
      END IF;
    END IF;
  END PROCESS Pipeline1_process;


  d_axis_hit <= Pipeline1_out1;

END rtl;

