// Seed: 1177813975
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    output wor id_3,
    input uwire id_4,
    output wor id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9,
    output tri1 id_10,
    input tri id_11,
    input wire id_12,
    output tri1 id_13,
    input uwire id_14,
    output tri0 id_15
);
  assign id_10 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri1 id_3,
    inout  wand id_4
);
  id_6(
      .id_0(), .id_1(1), .id_2(1)
  );
  assign id_4 = 1;
  module_0(
      id_2, id_0, id_3, id_3, id_0, id_3, id_4, id_4, id_2, id_1, id_4, id_1, id_1, id_3, id_4, id_4
  );
endmodule
