
/* Copyright (c) 2024-2025 Douglas H. Summerville (dsummer@binghamton.edu) 
 *
 * Created from scraped data which is Copyright (c) 2024 Raspberry Pi
 * (Trading) Ltd.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef RP2350_IO_BANK0_H
#define RP2350_IO_BANK0_H

#include <stdint.h>

#define ALL1 ((uint32_t)0xFFFFFFFF)

typedef struct{
		uint32_t gpio0_status;
		uint32_t gpio0_ctrl;
		uint32_t gpio1_status;
		uint32_t gpio1_ctrl;
		uint32_t gpio2_status;
		uint32_t gpio2_ctrl;
		uint32_t gpio3_status;
		uint32_t gpio3_ctrl;
		uint32_t gpio4_status;
		uint32_t gpio4_ctrl;
		uint32_t gpio5_status;
		uint32_t gpio5_ctrl;
		uint32_t gpio6_status;
		uint32_t gpio6_ctrl;
		uint32_t gpio7_status;
		uint32_t gpio7_ctrl;
		uint32_t gpio8_status;
		uint32_t gpio8_ctrl;
		uint32_t gpio9_status;
		uint32_t gpio9_ctrl;
		uint32_t gpio10_status;
		uint32_t gpio10_ctrl;
		uint32_t gpio11_status;
		uint32_t gpio11_ctrl;
		uint32_t gpio12_status;
		uint32_t gpio12_ctrl;
		uint32_t gpio13_status;
		uint32_t gpio13_ctrl;
		uint32_t gpio14_status;
		uint32_t gpio14_ctrl;
		uint32_t gpio15_status;
		uint32_t gpio15_ctrl;
		uint32_t gpio16_status;
		uint32_t gpio16_ctrl;
		uint32_t gpio17_status;
		uint32_t gpio17_ctrl;
		uint32_t gpio18_status;
		uint32_t gpio18_ctrl;
		uint32_t gpio19_status;
		uint32_t gpio19_ctrl;
		uint32_t gpio20_status;
		uint32_t gpio20_ctrl;
		uint32_t gpio21_status;
		uint32_t gpio21_ctrl;
		uint32_t gpio22_status;
		uint32_t gpio22_ctrl;
		uint32_t gpio23_status;
		uint32_t gpio23_ctrl;
		uint32_t gpio24_status;
		uint32_t gpio24_ctrl;
		uint32_t gpio25_status;
		uint32_t gpio25_ctrl;
		uint32_t gpio26_status;
		uint32_t gpio26_ctrl;
		uint32_t gpio27_status;
		uint32_t gpio27_ctrl;
		uint32_t gpio28_status;
		uint32_t gpio28_ctrl;
		uint32_t gpio29_status;
		uint32_t gpio29_ctrl;
		uint32_t gpio30_status;
		uint32_t gpio30_ctrl;
		uint32_t gpio31_status;
		uint32_t gpio31_ctrl;
		uint32_t gpio32_status;
		uint32_t gpio32_ctrl;
		uint32_t gpio33_status;
		uint32_t gpio33_ctrl;
		uint32_t gpio34_status;
		uint32_t gpio34_ctrl;
		uint32_t gpio35_status;
		uint32_t gpio35_ctrl;
		uint32_t gpio36_status;
		uint32_t gpio36_ctrl;
		uint32_t gpio37_status;
		uint32_t gpio37_ctrl;
		uint32_t gpio38_status;
		uint32_t gpio38_ctrl;
		uint32_t gpio39_status;
		uint32_t gpio39_ctrl;
		uint32_t gpio40_status;
		uint32_t gpio40_ctrl;
		uint32_t gpio41_status;
		uint32_t gpio41_ctrl;
		uint32_t gpio42_status;
		uint32_t gpio42_ctrl;
		uint32_t gpio43_status;
		uint32_t gpio43_ctrl;
		uint32_t gpio44_status;
		uint32_t gpio44_ctrl;
		uint32_t gpio45_status;
		uint32_t gpio45_ctrl;
		uint32_t gpio46_status;
		uint32_t gpio46_ctrl;
		uint32_t gpio47_status;
		uint32_t gpio47_ctrl;
		uint32_t RSVD0[32];
		uint32_t irqsummary_proc0_secure0;
		uint32_t irqsummary_proc0_secure1;
		uint32_t irqsummary_proc0_nonsecure0;
		uint32_t irqsummary_proc0_nonsecure1;
		uint32_t irqsummary_proc1_secure0;
		uint32_t irqsummary_proc1_secure1;
		uint32_t irqsummary_proc1_nonsecure0;
		uint32_t irqsummary_proc1_nonsecure1;
		uint32_t irqsummary_dormant_wake_secure0;
		uint32_t irqsummary_dormant_wake_secure1;
		uint32_t irqsummary_dormant_wake_nonsecure0;
		uint32_t irqsummary_dormant_wake_nonsecure1;
		uint32_t intr0;
		uint32_t intr1;
		uint32_t intr2;
		uint32_t intr3;
		uint32_t intr4;
		uint32_t intr5;
		uint32_t proc0_inte0;
		uint32_t proc0_inte1;
		uint32_t proc0_inte2;
		uint32_t proc0_inte3;
		uint32_t proc0_inte4;
		uint32_t proc0_inte5;
		uint32_t proc0_intf0;
		uint32_t proc0_intf1;
		uint32_t proc0_intf2;
		uint32_t proc0_intf3;
		uint32_t proc0_intf4;
		uint32_t proc0_intf5;
		uint32_t proc0_ints0;
		uint32_t proc0_ints1;
		uint32_t proc0_ints2;
		uint32_t proc0_ints3;
		uint32_t proc0_ints4;
		uint32_t proc0_ints5;
		uint32_t proc1_inte0;
		uint32_t proc1_inte1;
		uint32_t proc1_inte2;
		uint32_t proc1_inte3;
		uint32_t proc1_inte4;
		uint32_t proc1_inte5;
		uint32_t proc1_intf0;
		uint32_t proc1_intf1;
		uint32_t proc1_intf2;
		uint32_t proc1_intf3;
		uint32_t proc1_intf4;
		uint32_t proc1_intf5;
		uint32_t proc1_ints0;
		uint32_t proc1_ints1;
		uint32_t proc1_ints2;
		uint32_t proc1_ints3;
		uint32_t proc1_ints4;
		uint32_t proc1_ints5;
		uint32_t dormant_wake_inte0;
		uint32_t dormant_wake_inte1;
		uint32_t dormant_wake_inte2;
		uint32_t dormant_wake_inte3;
		uint32_t dormant_wake_inte4;
		uint32_t dormant_wake_inte5;
		uint32_t dormant_wake_intf0;
		uint32_t dormant_wake_intf1;
		uint32_t dormant_wake_intf2;
		uint32_t dormant_wake_intf3;
		uint32_t dormant_wake_intf4;
		uint32_t dormant_wake_intf5;
		uint32_t dormant_wake_ints0;
		uint32_t dormant_wake_ints1;
		uint32_t dormant_wake_ints2;
		uint32_t dormant_wake_ints3;
		uint32_t dormant_wake_ints4;
		uint32_t dormant_wake_ints5;
		uint32_t RSVD1[824];
		uint32_t gpio0_status_xor;
		uint32_t gpio0_ctrl_xor;
		uint32_t gpio1_status_xor;
		uint32_t gpio1_ctrl_xor;
		uint32_t gpio2_status_xor;
		uint32_t gpio2_ctrl_xor;
		uint32_t gpio3_status_xor;
		uint32_t gpio3_ctrl_xor;
		uint32_t gpio4_status_xor;
		uint32_t gpio4_ctrl_xor;
		uint32_t gpio5_status_xor;
		uint32_t gpio5_ctrl_xor;
		uint32_t gpio6_status_xor;
		uint32_t gpio6_ctrl_xor;
		uint32_t gpio7_status_xor;
		uint32_t gpio7_ctrl_xor;
		uint32_t gpio8_status_xor;
		uint32_t gpio8_ctrl_xor;
		uint32_t gpio9_status_xor;
		uint32_t gpio9_ctrl_xor;
		uint32_t gpio10_status_xor;
		uint32_t gpio10_ctrl_xor;
		uint32_t gpio11_status_xor;
		uint32_t gpio11_ctrl_xor;
		uint32_t gpio12_status_xor;
		uint32_t gpio12_ctrl_xor;
		uint32_t gpio13_status_xor;
		uint32_t gpio13_ctrl_xor;
		uint32_t gpio14_status_xor;
		uint32_t gpio14_ctrl_xor;
		uint32_t gpio15_status_xor;
		uint32_t gpio15_ctrl_xor;
		uint32_t gpio16_status_xor;
		uint32_t gpio16_ctrl_xor;
		uint32_t gpio17_status_xor;
		uint32_t gpio17_ctrl_xor;
		uint32_t gpio18_status_xor;
		uint32_t gpio18_ctrl_xor;
		uint32_t gpio19_status_xor;
		uint32_t gpio19_ctrl_xor;
		uint32_t gpio20_status_xor;
		uint32_t gpio20_ctrl_xor;
		uint32_t gpio21_status_xor;
		uint32_t gpio21_ctrl_xor;
		uint32_t gpio22_status_xor;
		uint32_t gpio22_ctrl_xor;
		uint32_t gpio23_status_xor;
		uint32_t gpio23_ctrl_xor;
		uint32_t gpio24_status_xor;
		uint32_t gpio24_ctrl_xor;
		uint32_t gpio25_status_xor;
		uint32_t gpio25_ctrl_xor;
		uint32_t gpio26_status_xor;
		uint32_t gpio26_ctrl_xor;
		uint32_t gpio27_status_xor;
		uint32_t gpio27_ctrl_xor;
		uint32_t gpio28_status_xor;
		uint32_t gpio28_ctrl_xor;
		uint32_t gpio29_status_xor;
		uint32_t gpio29_ctrl_xor;
		uint32_t gpio30_status_xor;
		uint32_t gpio30_ctrl_xor;
		uint32_t gpio31_status_xor;
		uint32_t gpio31_ctrl_xor;
		uint32_t gpio32_status_xor;
		uint32_t gpio32_ctrl_xor;
		uint32_t gpio33_status_xor;
		uint32_t gpio33_ctrl_xor;
		uint32_t gpio34_status_xor;
		uint32_t gpio34_ctrl_xor;
		uint32_t gpio35_status_xor;
		uint32_t gpio35_ctrl_xor;
		uint32_t gpio36_status_xor;
		uint32_t gpio36_ctrl_xor;
		uint32_t gpio37_status_xor;
		uint32_t gpio37_ctrl_xor;
		uint32_t gpio38_status_xor;
		uint32_t gpio38_ctrl_xor;
		uint32_t gpio39_status_xor;
		uint32_t gpio39_ctrl_xor;
		uint32_t gpio40_status_xor;
		uint32_t gpio40_ctrl_xor;
		uint32_t gpio41_status_xor;
		uint32_t gpio41_ctrl_xor;
		uint32_t gpio42_status_xor;
		uint32_t gpio42_ctrl_xor;
		uint32_t gpio43_status_xor;
		uint32_t gpio43_ctrl_xor;
		uint32_t gpio44_status_xor;
		uint32_t gpio44_ctrl_xor;
		uint32_t gpio45_status_xor;
		uint32_t gpio45_ctrl_xor;
		uint32_t gpio46_status_xor;
		uint32_t gpio46_ctrl_xor;
		uint32_t gpio47_status_xor;
		uint32_t gpio47_ctrl_xor;
		uint32_t RSVDxor_0[32];
		uint32_t irqsummary_proc0_secure0_xor;
		uint32_t irqsummary_proc0_secure1_xor;
		uint32_t irqsummary_proc0_nonsecure0_xor;
		uint32_t irqsummary_proc0_nonsecure1_xor;
		uint32_t irqsummary_proc1_secure0_xor;
		uint32_t irqsummary_proc1_secure1_xor;
		uint32_t irqsummary_proc1_nonsecure0_xor;
		uint32_t irqsummary_proc1_nonsecure1_xor;
		uint32_t irqsummary_dormant_wake_secure0_xor;
		uint32_t irqsummary_dormant_wake_secure1_xor;
		uint32_t irqsummary_dormant_wake_nonsecure0_xor;
		uint32_t irqsummary_dormant_wake_nonsecure1_xor;
		uint32_t intr0_xor;
		uint32_t intr1_xor;
		uint32_t intr2_xor;
		uint32_t intr3_xor;
		uint32_t intr4_xor;
		uint32_t intr5_xor;
		uint32_t proc0_inte0_xor;
		uint32_t proc0_inte1_xor;
		uint32_t proc0_inte2_xor;
		uint32_t proc0_inte3_xor;
		uint32_t proc0_inte4_xor;
		uint32_t proc0_inte5_xor;
		uint32_t proc0_intf0_xor;
		uint32_t proc0_intf1_xor;
		uint32_t proc0_intf2_xor;
		uint32_t proc0_intf3_xor;
		uint32_t proc0_intf4_xor;
		uint32_t proc0_intf5_xor;
		uint32_t proc0_ints0_xor;
		uint32_t proc0_ints1_xor;
		uint32_t proc0_ints2_xor;
		uint32_t proc0_ints3_xor;
		uint32_t proc0_ints4_xor;
		uint32_t proc0_ints5_xor;
		uint32_t proc1_inte0_xor;
		uint32_t proc1_inte1_xor;
		uint32_t proc1_inte2_xor;
		uint32_t proc1_inte3_xor;
		uint32_t proc1_inte4_xor;
		uint32_t proc1_inte5_xor;
		uint32_t proc1_intf0_xor;
		uint32_t proc1_intf1_xor;
		uint32_t proc1_intf2_xor;
		uint32_t proc1_intf3_xor;
		uint32_t proc1_intf4_xor;
		uint32_t proc1_intf5_xor;
		uint32_t proc1_ints0_xor;
		uint32_t proc1_ints1_xor;
		uint32_t proc1_ints2_xor;
		uint32_t proc1_ints3_xor;
		uint32_t proc1_ints4_xor;
		uint32_t proc1_ints5_xor;
		uint32_t dormant_wake_inte0_xor;
		uint32_t dormant_wake_inte1_xor;
		uint32_t dormant_wake_inte2_xor;
		uint32_t dormant_wake_inte3_xor;
		uint32_t dormant_wake_inte4_xor;
		uint32_t dormant_wake_inte5_xor;
		uint32_t dormant_wake_intf0_xor;
		uint32_t dormant_wake_intf1_xor;
		uint32_t dormant_wake_intf2_xor;
		uint32_t dormant_wake_intf3_xor;
		uint32_t dormant_wake_intf4_xor;
		uint32_t dormant_wake_intf5_xor;
		uint32_t dormant_wake_ints0_xor;
		uint32_t dormant_wake_ints1_xor;
		uint32_t dormant_wake_ints2_xor;
		uint32_t dormant_wake_ints3_xor;
		uint32_t dormant_wake_ints4_xor;
		uint32_t dormant_wake_ints5_xor;
		uint32_t RSVDxor_1[824];
		uint32_t gpio0_status_set;
		uint32_t gpio0_ctrl_set;
		uint32_t gpio1_status_set;
		uint32_t gpio1_ctrl_set;
		uint32_t gpio2_status_set;
		uint32_t gpio2_ctrl_set;
		uint32_t gpio3_status_set;
		uint32_t gpio3_ctrl_set;
		uint32_t gpio4_status_set;
		uint32_t gpio4_ctrl_set;
		uint32_t gpio5_status_set;
		uint32_t gpio5_ctrl_set;
		uint32_t gpio6_status_set;
		uint32_t gpio6_ctrl_set;
		uint32_t gpio7_status_set;
		uint32_t gpio7_ctrl_set;
		uint32_t gpio8_status_set;
		uint32_t gpio8_ctrl_set;
		uint32_t gpio9_status_set;
		uint32_t gpio9_ctrl_set;
		uint32_t gpio10_status_set;
		uint32_t gpio10_ctrl_set;
		uint32_t gpio11_status_set;
		uint32_t gpio11_ctrl_set;
		uint32_t gpio12_status_set;
		uint32_t gpio12_ctrl_set;
		uint32_t gpio13_status_set;
		uint32_t gpio13_ctrl_set;
		uint32_t gpio14_status_set;
		uint32_t gpio14_ctrl_set;
		uint32_t gpio15_status_set;
		uint32_t gpio15_ctrl_set;
		uint32_t gpio16_status_set;
		uint32_t gpio16_ctrl_set;
		uint32_t gpio17_status_set;
		uint32_t gpio17_ctrl_set;
		uint32_t gpio18_status_set;
		uint32_t gpio18_ctrl_set;
		uint32_t gpio19_status_set;
		uint32_t gpio19_ctrl_set;
		uint32_t gpio20_status_set;
		uint32_t gpio20_ctrl_set;
		uint32_t gpio21_status_set;
		uint32_t gpio21_ctrl_set;
		uint32_t gpio22_status_set;
		uint32_t gpio22_ctrl_set;
		uint32_t gpio23_status_set;
		uint32_t gpio23_ctrl_set;
		uint32_t gpio24_status_set;
		uint32_t gpio24_ctrl_set;
		uint32_t gpio25_status_set;
		uint32_t gpio25_ctrl_set;
		uint32_t gpio26_status_set;
		uint32_t gpio26_ctrl_set;
		uint32_t gpio27_status_set;
		uint32_t gpio27_ctrl_set;
		uint32_t gpio28_status_set;
		uint32_t gpio28_ctrl_set;
		uint32_t gpio29_status_set;
		uint32_t gpio29_ctrl_set;
		uint32_t gpio30_status_set;
		uint32_t gpio30_ctrl_set;
		uint32_t gpio31_status_set;
		uint32_t gpio31_ctrl_set;
		uint32_t gpio32_status_set;
		uint32_t gpio32_ctrl_set;
		uint32_t gpio33_status_set;
		uint32_t gpio33_ctrl_set;
		uint32_t gpio34_status_set;
		uint32_t gpio34_ctrl_set;
		uint32_t gpio35_status_set;
		uint32_t gpio35_ctrl_set;
		uint32_t gpio36_status_set;
		uint32_t gpio36_ctrl_set;
		uint32_t gpio37_status_set;
		uint32_t gpio37_ctrl_set;
		uint32_t gpio38_status_set;
		uint32_t gpio38_ctrl_set;
		uint32_t gpio39_status_set;
		uint32_t gpio39_ctrl_set;
		uint32_t gpio40_status_set;
		uint32_t gpio40_ctrl_set;
		uint32_t gpio41_status_set;
		uint32_t gpio41_ctrl_set;
		uint32_t gpio42_status_set;
		uint32_t gpio42_ctrl_set;
		uint32_t gpio43_status_set;
		uint32_t gpio43_ctrl_set;
		uint32_t gpio44_status_set;
		uint32_t gpio44_ctrl_set;
		uint32_t gpio45_status_set;
		uint32_t gpio45_ctrl_set;
		uint32_t gpio46_status_set;
		uint32_t gpio46_ctrl_set;
		uint32_t gpio47_status_set;
		uint32_t gpio47_ctrl_set;
		uint32_t RSVDset_0[32];
		uint32_t irqsummary_proc0_secure0_set;
		uint32_t irqsummary_proc0_secure1_set;
		uint32_t irqsummary_proc0_nonsecure0_set;
		uint32_t irqsummary_proc0_nonsecure1_set;
		uint32_t irqsummary_proc1_secure0_set;
		uint32_t irqsummary_proc1_secure1_set;
		uint32_t irqsummary_proc1_nonsecure0_set;
		uint32_t irqsummary_proc1_nonsecure1_set;
		uint32_t irqsummary_dormant_wake_secure0_set;
		uint32_t irqsummary_dormant_wake_secure1_set;
		uint32_t irqsummary_dormant_wake_nonsecure0_set;
		uint32_t irqsummary_dormant_wake_nonsecure1_set;
		uint32_t intr0_set;
		uint32_t intr1_set;
		uint32_t intr2_set;
		uint32_t intr3_set;
		uint32_t intr4_set;
		uint32_t intr5_set;
		uint32_t proc0_inte0_set;
		uint32_t proc0_inte1_set;
		uint32_t proc0_inte2_set;
		uint32_t proc0_inte3_set;
		uint32_t proc0_inte4_set;
		uint32_t proc0_inte5_set;
		uint32_t proc0_intf0_set;
		uint32_t proc0_intf1_set;
		uint32_t proc0_intf2_set;
		uint32_t proc0_intf3_set;
		uint32_t proc0_intf4_set;
		uint32_t proc0_intf5_set;
		uint32_t proc0_ints0_set;
		uint32_t proc0_ints1_set;
		uint32_t proc0_ints2_set;
		uint32_t proc0_ints3_set;
		uint32_t proc0_ints4_set;
		uint32_t proc0_ints5_set;
		uint32_t proc1_inte0_set;
		uint32_t proc1_inte1_set;
		uint32_t proc1_inte2_set;
		uint32_t proc1_inte3_set;
		uint32_t proc1_inte4_set;
		uint32_t proc1_inte5_set;
		uint32_t proc1_intf0_set;
		uint32_t proc1_intf1_set;
		uint32_t proc1_intf2_set;
		uint32_t proc1_intf3_set;
		uint32_t proc1_intf4_set;
		uint32_t proc1_intf5_set;
		uint32_t proc1_ints0_set;
		uint32_t proc1_ints1_set;
		uint32_t proc1_ints2_set;
		uint32_t proc1_ints3_set;
		uint32_t proc1_ints4_set;
		uint32_t proc1_ints5_set;
		uint32_t dormant_wake_inte0_set;
		uint32_t dormant_wake_inte1_set;
		uint32_t dormant_wake_inte2_set;
		uint32_t dormant_wake_inte3_set;
		uint32_t dormant_wake_inte4_set;
		uint32_t dormant_wake_inte5_set;
		uint32_t dormant_wake_intf0_set;
		uint32_t dormant_wake_intf1_set;
		uint32_t dormant_wake_intf2_set;
		uint32_t dormant_wake_intf3_set;
		uint32_t dormant_wake_intf4_set;
		uint32_t dormant_wake_intf5_set;
		uint32_t dormant_wake_ints0_set;
		uint32_t dormant_wake_ints1_set;
		uint32_t dormant_wake_ints2_set;
		uint32_t dormant_wake_ints3_set;
		uint32_t dormant_wake_ints4_set;
		uint32_t dormant_wake_ints5_set;
		uint32_t RSVDset_1[824];
		uint32_t gpio0_status_clr;
		uint32_t gpio0_ctrl_clr;
		uint32_t gpio1_status_clr;
		uint32_t gpio1_ctrl_clr;
		uint32_t gpio2_status_clr;
		uint32_t gpio2_ctrl_clr;
		uint32_t gpio3_status_clr;
		uint32_t gpio3_ctrl_clr;
		uint32_t gpio4_status_clr;
		uint32_t gpio4_ctrl_clr;
		uint32_t gpio5_status_clr;
		uint32_t gpio5_ctrl_clr;
		uint32_t gpio6_status_clr;
		uint32_t gpio6_ctrl_clr;
		uint32_t gpio7_status_clr;
		uint32_t gpio7_ctrl_clr;
		uint32_t gpio8_status_clr;
		uint32_t gpio8_ctrl_clr;
		uint32_t gpio9_status_clr;
		uint32_t gpio9_ctrl_clr;
		uint32_t gpio10_status_clr;
		uint32_t gpio10_ctrl_clr;
		uint32_t gpio11_status_clr;
		uint32_t gpio11_ctrl_clr;
		uint32_t gpio12_status_clr;
		uint32_t gpio12_ctrl_clr;
		uint32_t gpio13_status_clr;
		uint32_t gpio13_ctrl_clr;
		uint32_t gpio14_status_clr;
		uint32_t gpio14_ctrl_clr;
		uint32_t gpio15_status_clr;
		uint32_t gpio15_ctrl_clr;
		uint32_t gpio16_status_clr;
		uint32_t gpio16_ctrl_clr;
		uint32_t gpio17_status_clr;
		uint32_t gpio17_ctrl_clr;
		uint32_t gpio18_status_clr;
		uint32_t gpio18_ctrl_clr;
		uint32_t gpio19_status_clr;
		uint32_t gpio19_ctrl_clr;
		uint32_t gpio20_status_clr;
		uint32_t gpio20_ctrl_clr;
		uint32_t gpio21_status_clr;
		uint32_t gpio21_ctrl_clr;
		uint32_t gpio22_status_clr;
		uint32_t gpio22_ctrl_clr;
		uint32_t gpio23_status_clr;
		uint32_t gpio23_ctrl_clr;
		uint32_t gpio24_status_clr;
		uint32_t gpio24_ctrl_clr;
		uint32_t gpio25_status_clr;
		uint32_t gpio25_ctrl_clr;
		uint32_t gpio26_status_clr;
		uint32_t gpio26_ctrl_clr;
		uint32_t gpio27_status_clr;
		uint32_t gpio27_ctrl_clr;
		uint32_t gpio28_status_clr;
		uint32_t gpio28_ctrl_clr;
		uint32_t gpio29_status_clr;
		uint32_t gpio29_ctrl_clr;
		uint32_t gpio30_status_clr;
		uint32_t gpio30_ctrl_clr;
		uint32_t gpio31_status_clr;
		uint32_t gpio31_ctrl_clr;
		uint32_t gpio32_status_clr;
		uint32_t gpio32_ctrl_clr;
		uint32_t gpio33_status_clr;
		uint32_t gpio33_ctrl_clr;
		uint32_t gpio34_status_clr;
		uint32_t gpio34_ctrl_clr;
		uint32_t gpio35_status_clr;
		uint32_t gpio35_ctrl_clr;
		uint32_t gpio36_status_clr;
		uint32_t gpio36_ctrl_clr;
		uint32_t gpio37_status_clr;
		uint32_t gpio37_ctrl_clr;
		uint32_t gpio38_status_clr;
		uint32_t gpio38_ctrl_clr;
		uint32_t gpio39_status_clr;
		uint32_t gpio39_ctrl_clr;
		uint32_t gpio40_status_clr;
		uint32_t gpio40_ctrl_clr;
		uint32_t gpio41_status_clr;
		uint32_t gpio41_ctrl_clr;
		uint32_t gpio42_status_clr;
		uint32_t gpio42_ctrl_clr;
		uint32_t gpio43_status_clr;
		uint32_t gpio43_ctrl_clr;
		uint32_t gpio44_status_clr;
		uint32_t gpio44_ctrl_clr;
		uint32_t gpio45_status_clr;
		uint32_t gpio45_ctrl_clr;
		uint32_t gpio46_status_clr;
		uint32_t gpio46_ctrl_clr;
		uint32_t gpio47_status_clr;
		uint32_t gpio47_ctrl_clr;
		uint32_t RSVDclr_0[32];
		uint32_t irqsummary_proc0_secure0_clr;
		uint32_t irqsummary_proc0_secure1_clr;
		uint32_t irqsummary_proc0_nonsecure0_clr;
		uint32_t irqsummary_proc0_nonsecure1_clr;
		uint32_t irqsummary_proc1_secure0_clr;
		uint32_t irqsummary_proc1_secure1_clr;
		uint32_t irqsummary_proc1_nonsecure0_clr;
		uint32_t irqsummary_proc1_nonsecure1_clr;
		uint32_t irqsummary_dormant_wake_secure0_clr;
		uint32_t irqsummary_dormant_wake_secure1_clr;
		uint32_t irqsummary_dormant_wake_nonsecure0_clr;
		uint32_t irqsummary_dormant_wake_nonsecure1_clr;
		uint32_t intr0_clr;
		uint32_t intr1_clr;
		uint32_t intr2_clr;
		uint32_t intr3_clr;
		uint32_t intr4_clr;
		uint32_t intr5_clr;
		uint32_t proc0_inte0_clr;
		uint32_t proc0_inte1_clr;
		uint32_t proc0_inte2_clr;
		uint32_t proc0_inte3_clr;
		uint32_t proc0_inte4_clr;
		uint32_t proc0_inte5_clr;
		uint32_t proc0_intf0_clr;
		uint32_t proc0_intf1_clr;
		uint32_t proc0_intf2_clr;
		uint32_t proc0_intf3_clr;
		uint32_t proc0_intf4_clr;
		uint32_t proc0_intf5_clr;
		uint32_t proc0_ints0_clr;
		uint32_t proc0_ints1_clr;
		uint32_t proc0_ints2_clr;
		uint32_t proc0_ints3_clr;
		uint32_t proc0_ints4_clr;
		uint32_t proc0_ints5_clr;
		uint32_t proc1_inte0_clr;
		uint32_t proc1_inte1_clr;
		uint32_t proc1_inte2_clr;
		uint32_t proc1_inte3_clr;
		uint32_t proc1_inte4_clr;
		uint32_t proc1_inte5_clr;
		uint32_t proc1_intf0_clr;
		uint32_t proc1_intf1_clr;
		uint32_t proc1_intf2_clr;
		uint32_t proc1_intf3_clr;
		uint32_t proc1_intf4_clr;
		uint32_t proc1_intf5_clr;
		uint32_t proc1_ints0_clr;
		uint32_t proc1_ints1_clr;
		uint32_t proc1_ints2_clr;
		uint32_t proc1_ints3_clr;
		uint32_t proc1_ints4_clr;
		uint32_t proc1_ints5_clr;
		uint32_t dormant_wake_inte0_clr;
		uint32_t dormant_wake_inte1_clr;
		uint32_t dormant_wake_inte2_clr;
		uint32_t dormant_wake_inte3_clr;
		uint32_t dormant_wake_inte4_clr;
		uint32_t dormant_wake_inte5_clr;
		uint32_t dormant_wake_intf0_clr;
		uint32_t dormant_wake_intf1_clr;
		uint32_t dormant_wake_intf2_clr;
		uint32_t dormant_wake_intf3_clr;
		uint32_t dormant_wake_intf4_clr;
		uint32_t dormant_wake_intf5_clr;
		uint32_t dormant_wake_ints0_clr;
		uint32_t dormant_wake_ints1_clr;
		uint32_t dormant_wake_ints2_clr;
		uint32_t dormant_wake_ints3_clr;
		uint32_t dormant_wake_ints4_clr;
		uint32_t dormant_wake_ints5_clr;
		uint32_t RSVDclr_1[824];
} IO_BANK0_REG_BLOCKS;


/*IO Registers as struct*/

#define io_bank0 (*(IO_BANK0_REG_BLOCKS volatile *)0x40028000)


/*IO Registers AS MACROS*/

#define IO_BANK0_GPIO0_STATUS (*(volatile uint32_t *)0x40028000)
#define IO_BANK0_GPIO0_CTRL (*(volatile uint32_t *)0x40028004)
#define IO_BANK0_GPIO1_STATUS (*(volatile uint32_t *)0x40028008)
#define IO_BANK0_GPIO1_CTRL (*(volatile uint32_t *)0x4002800c)
#define IO_BANK0_GPIO2_STATUS (*(volatile uint32_t *)0x40028010)
#define IO_BANK0_GPIO2_CTRL (*(volatile uint32_t *)0x40028014)
#define IO_BANK0_GPIO3_STATUS (*(volatile uint32_t *)0x40028018)
#define IO_BANK0_GPIO3_CTRL (*(volatile uint32_t *)0x4002801c)
#define IO_BANK0_GPIO4_STATUS (*(volatile uint32_t *)0x40028020)
#define IO_BANK0_GPIO4_CTRL (*(volatile uint32_t *)0x40028024)
#define IO_BANK0_GPIO5_STATUS (*(volatile uint32_t *)0x40028028)
#define IO_BANK0_GPIO5_CTRL (*(volatile uint32_t *)0x4002802c)
#define IO_BANK0_GPIO6_STATUS (*(volatile uint32_t *)0x40028030)
#define IO_BANK0_GPIO6_CTRL (*(volatile uint32_t *)0x40028034)
#define IO_BANK0_GPIO7_STATUS (*(volatile uint32_t *)0x40028038)
#define IO_BANK0_GPIO7_CTRL (*(volatile uint32_t *)0x4002803c)
#define IO_BANK0_GPIO8_STATUS (*(volatile uint32_t *)0x40028040)
#define IO_BANK0_GPIO8_CTRL (*(volatile uint32_t *)0x40028044)
#define IO_BANK0_GPIO9_STATUS (*(volatile uint32_t *)0x40028048)
#define IO_BANK0_GPIO9_CTRL (*(volatile uint32_t *)0x4002804c)
#define IO_BANK0_GPIO10_STATUS (*(volatile uint32_t *)0x40028050)
#define IO_BANK0_GPIO10_CTRL (*(volatile uint32_t *)0x40028054)
#define IO_BANK0_GPIO11_STATUS (*(volatile uint32_t *)0x40028058)
#define IO_BANK0_GPIO11_CTRL (*(volatile uint32_t *)0x4002805c)
#define IO_BANK0_GPIO12_STATUS (*(volatile uint32_t *)0x40028060)
#define IO_BANK0_GPIO12_CTRL (*(volatile uint32_t *)0x40028064)
#define IO_BANK0_GPIO13_STATUS (*(volatile uint32_t *)0x40028068)
#define IO_BANK0_GPIO13_CTRL (*(volatile uint32_t *)0x4002806c)
#define IO_BANK0_GPIO14_STATUS (*(volatile uint32_t *)0x40028070)
#define IO_BANK0_GPIO14_CTRL (*(volatile uint32_t *)0x40028074)
#define IO_BANK0_GPIO15_STATUS (*(volatile uint32_t *)0x40028078)
#define IO_BANK0_GPIO15_CTRL (*(volatile uint32_t *)0x4002807c)
#define IO_BANK0_GPIO16_STATUS (*(volatile uint32_t *)0x40028080)
#define IO_BANK0_GPIO16_CTRL (*(volatile uint32_t *)0x40028084)
#define IO_BANK0_GPIO17_STATUS (*(volatile uint32_t *)0x40028088)
#define IO_BANK0_GPIO17_CTRL (*(volatile uint32_t *)0x4002808c)
#define IO_BANK0_GPIO18_STATUS (*(volatile uint32_t *)0x40028090)
#define IO_BANK0_GPIO18_CTRL (*(volatile uint32_t *)0x40028094)
#define IO_BANK0_GPIO19_STATUS (*(volatile uint32_t *)0x40028098)
#define IO_BANK0_GPIO19_CTRL (*(volatile uint32_t *)0x4002809c)
#define IO_BANK0_GPIO20_STATUS (*(volatile uint32_t *)0x400280a0)
#define IO_BANK0_GPIO20_CTRL (*(volatile uint32_t *)0x400280a4)
#define IO_BANK0_GPIO21_STATUS (*(volatile uint32_t *)0x400280a8)
#define IO_BANK0_GPIO21_CTRL (*(volatile uint32_t *)0x400280ac)
#define IO_BANK0_GPIO22_STATUS (*(volatile uint32_t *)0x400280b0)
#define IO_BANK0_GPIO22_CTRL (*(volatile uint32_t *)0x400280b4)
#define IO_BANK0_GPIO23_STATUS (*(volatile uint32_t *)0x400280b8)
#define IO_BANK0_GPIO23_CTRL (*(volatile uint32_t *)0x400280bc)
#define IO_BANK0_GPIO24_STATUS (*(volatile uint32_t *)0x400280c0)
#define IO_BANK0_GPIO24_CTRL (*(volatile uint32_t *)0x400280c4)
#define IO_BANK0_GPIO25_STATUS (*(volatile uint32_t *)0x400280c8)
#define IO_BANK0_GPIO25_CTRL (*(volatile uint32_t *)0x400280cc)
#define IO_BANK0_GPIO26_STATUS (*(volatile uint32_t *)0x400280d0)
#define IO_BANK0_GPIO26_CTRL (*(volatile uint32_t *)0x400280d4)
#define IO_BANK0_GPIO27_STATUS (*(volatile uint32_t *)0x400280d8)
#define IO_BANK0_GPIO27_CTRL (*(volatile uint32_t *)0x400280dc)
#define IO_BANK0_GPIO28_STATUS (*(volatile uint32_t *)0x400280e0)
#define IO_BANK0_GPIO28_CTRL (*(volatile uint32_t *)0x400280e4)
#define IO_BANK0_GPIO29_STATUS (*(volatile uint32_t *)0x400280e8)
#define IO_BANK0_GPIO29_CTRL (*(volatile uint32_t *)0x400280ec)
#define IO_BANK0_GPIO30_STATUS (*(volatile uint32_t *)0x400280f0)
#define IO_BANK0_GPIO30_CTRL (*(volatile uint32_t *)0x400280f4)
#define IO_BANK0_GPIO31_STATUS (*(volatile uint32_t *)0x400280f8)
#define IO_BANK0_GPIO31_CTRL (*(volatile uint32_t *)0x400280fc)
#define IO_BANK0_GPIO32_STATUS (*(volatile uint32_t *)0x40028100)
#define IO_BANK0_GPIO32_CTRL (*(volatile uint32_t *)0x40028104)
#define IO_BANK0_GPIO33_STATUS (*(volatile uint32_t *)0x40028108)
#define IO_BANK0_GPIO33_CTRL (*(volatile uint32_t *)0x4002810c)
#define IO_BANK0_GPIO34_STATUS (*(volatile uint32_t *)0x40028110)
#define IO_BANK0_GPIO34_CTRL (*(volatile uint32_t *)0x40028114)
#define IO_BANK0_GPIO35_STATUS (*(volatile uint32_t *)0x40028118)
#define IO_BANK0_GPIO35_CTRL (*(volatile uint32_t *)0x4002811c)
#define IO_BANK0_GPIO36_STATUS (*(volatile uint32_t *)0x40028120)
#define IO_BANK0_GPIO36_CTRL (*(volatile uint32_t *)0x40028124)
#define IO_BANK0_GPIO37_STATUS (*(volatile uint32_t *)0x40028128)
#define IO_BANK0_GPIO37_CTRL (*(volatile uint32_t *)0x4002812c)
#define IO_BANK0_GPIO38_STATUS (*(volatile uint32_t *)0x40028130)
#define IO_BANK0_GPIO38_CTRL (*(volatile uint32_t *)0x40028134)
#define IO_BANK0_GPIO39_STATUS (*(volatile uint32_t *)0x40028138)
#define IO_BANK0_GPIO39_CTRL (*(volatile uint32_t *)0x4002813c)
#define IO_BANK0_GPIO40_STATUS (*(volatile uint32_t *)0x40028140)
#define IO_BANK0_GPIO40_CTRL (*(volatile uint32_t *)0x40028144)
#define IO_BANK0_GPIO41_STATUS (*(volatile uint32_t *)0x40028148)
#define IO_BANK0_GPIO41_CTRL (*(volatile uint32_t *)0x4002814c)
#define IO_BANK0_GPIO42_STATUS (*(volatile uint32_t *)0x40028150)
#define IO_BANK0_GPIO42_CTRL (*(volatile uint32_t *)0x40028154)
#define IO_BANK0_GPIO43_STATUS (*(volatile uint32_t *)0x40028158)
#define IO_BANK0_GPIO43_CTRL (*(volatile uint32_t *)0x4002815c)
#define IO_BANK0_GPIO44_STATUS (*(volatile uint32_t *)0x40028160)
#define IO_BANK0_GPIO44_CTRL (*(volatile uint32_t *)0x40028164)
#define IO_BANK0_GPIO45_STATUS (*(volatile uint32_t *)0x40028168)
#define IO_BANK0_GPIO45_CTRL (*(volatile uint32_t *)0x4002816c)
#define IO_BANK0_GPIO46_STATUS (*(volatile uint32_t *)0x40028170)
#define IO_BANK0_GPIO46_CTRL (*(volatile uint32_t *)0x40028174)
#define IO_BANK0_GPIO47_STATUS (*(volatile uint32_t *)0x40028178)
#define IO_BANK0_GPIO47_CTRL (*(volatile uint32_t *)0x4002817c)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0 (*(volatile uint32_t *)0x40028200)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1 (*(volatile uint32_t *)0x40028204)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0 (*(volatile uint32_t *)0x40028208)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1 (*(volatile uint32_t *)0x4002820c)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0 (*(volatile uint32_t *)0x40028210)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1 (*(volatile uint32_t *)0x40028214)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0 (*(volatile uint32_t *)0x40028218)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1 (*(volatile uint32_t *)0x4002821c)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0 (*(volatile uint32_t *)0x40028220)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1 (*(volatile uint32_t *)0x40028224)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0 (*(volatile uint32_t *)0x40028228)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1 (*(volatile uint32_t *)0x4002822c)
#define IO_BANK0_INTR0 (*(volatile uint32_t *)0x40028230)
#define IO_BANK0_INTR1 (*(volatile uint32_t *)0x40028234)
#define IO_BANK0_INTR2 (*(volatile uint32_t *)0x40028238)
#define IO_BANK0_INTR3 (*(volatile uint32_t *)0x4002823c)
#define IO_BANK0_INTR4 (*(volatile uint32_t *)0x40028240)
#define IO_BANK0_INTR5 (*(volatile uint32_t *)0x40028244)
#define IO_BANK0_PROC0_INTE0 (*(volatile uint32_t *)0x40028248)
#define IO_BANK0_PROC0_INTE1 (*(volatile uint32_t *)0x4002824c)
#define IO_BANK0_PROC0_INTE2 (*(volatile uint32_t *)0x40028250)
#define IO_BANK0_PROC0_INTE3 (*(volatile uint32_t *)0x40028254)
#define IO_BANK0_PROC0_INTE4 (*(volatile uint32_t *)0x40028258)
#define IO_BANK0_PROC0_INTE5 (*(volatile uint32_t *)0x4002825c)
#define IO_BANK0_PROC0_INTF0 (*(volatile uint32_t *)0x40028260)
#define IO_BANK0_PROC0_INTF1 (*(volatile uint32_t *)0x40028264)
#define IO_BANK0_PROC0_INTF2 (*(volatile uint32_t *)0x40028268)
#define IO_BANK0_PROC0_INTF3 (*(volatile uint32_t *)0x4002826c)
#define IO_BANK0_PROC0_INTF4 (*(volatile uint32_t *)0x40028270)
#define IO_BANK0_PROC0_INTF5 (*(volatile uint32_t *)0x40028274)
#define IO_BANK0_PROC0_INTS0 (*(volatile uint32_t *)0x40028278)
#define IO_BANK0_PROC0_INTS1 (*(volatile uint32_t *)0x4002827c)
#define IO_BANK0_PROC0_INTS2 (*(volatile uint32_t *)0x40028280)
#define IO_BANK0_PROC0_INTS3 (*(volatile uint32_t *)0x40028284)
#define IO_BANK0_PROC0_INTS4 (*(volatile uint32_t *)0x40028288)
#define IO_BANK0_PROC0_INTS5 (*(volatile uint32_t *)0x4002828c)
#define IO_BANK0_PROC1_INTE0 (*(volatile uint32_t *)0x40028290)
#define IO_BANK0_PROC1_INTE1 (*(volatile uint32_t *)0x40028294)
#define IO_BANK0_PROC1_INTE2 (*(volatile uint32_t *)0x40028298)
#define IO_BANK0_PROC1_INTE3 (*(volatile uint32_t *)0x4002829c)
#define IO_BANK0_PROC1_INTE4 (*(volatile uint32_t *)0x400282a0)
#define IO_BANK0_PROC1_INTE5 (*(volatile uint32_t *)0x400282a4)
#define IO_BANK0_PROC1_INTF0 (*(volatile uint32_t *)0x400282a8)
#define IO_BANK0_PROC1_INTF1 (*(volatile uint32_t *)0x400282ac)
#define IO_BANK0_PROC1_INTF2 (*(volatile uint32_t *)0x400282b0)
#define IO_BANK0_PROC1_INTF3 (*(volatile uint32_t *)0x400282b4)
#define IO_BANK0_PROC1_INTF4 (*(volatile uint32_t *)0x400282b8)
#define IO_BANK0_PROC1_INTF5 (*(volatile uint32_t *)0x400282bc)
#define IO_BANK0_PROC1_INTS0 (*(volatile uint32_t *)0x400282c0)
#define IO_BANK0_PROC1_INTS1 (*(volatile uint32_t *)0x400282c4)
#define IO_BANK0_PROC1_INTS2 (*(volatile uint32_t *)0x400282c8)
#define IO_BANK0_PROC1_INTS3 (*(volatile uint32_t *)0x400282cc)
#define IO_BANK0_PROC1_INTS4 (*(volatile uint32_t *)0x400282d0)
#define IO_BANK0_PROC1_INTS5 (*(volatile uint32_t *)0x400282d4)
#define IO_BANK0_DORMANT_WAKE_INTE0 (*(volatile uint32_t *)0x400282d8)
#define IO_BANK0_DORMANT_WAKE_INTE1 (*(volatile uint32_t *)0x400282dc)
#define IO_BANK0_DORMANT_WAKE_INTE2 (*(volatile uint32_t *)0x400282e0)
#define IO_BANK0_DORMANT_WAKE_INTE3 (*(volatile uint32_t *)0x400282e4)
#define IO_BANK0_DORMANT_WAKE_INTE4 (*(volatile uint32_t *)0x400282e8)
#define IO_BANK0_DORMANT_WAKE_INTE5 (*(volatile uint32_t *)0x400282ec)
#define IO_BANK0_DORMANT_WAKE_INTF0 (*(volatile uint32_t *)0x400282f0)
#define IO_BANK0_DORMANT_WAKE_INTF1 (*(volatile uint32_t *)0x400282f4)
#define IO_BANK0_DORMANT_WAKE_INTF2 (*(volatile uint32_t *)0x400282f8)
#define IO_BANK0_DORMANT_WAKE_INTF3 (*(volatile uint32_t *)0x400282fc)
#define IO_BANK0_DORMANT_WAKE_INTF4 (*(volatile uint32_t *)0x40028300)
#define IO_BANK0_DORMANT_WAKE_INTF5 (*(volatile uint32_t *)0x40028304)
#define IO_BANK0_DORMANT_WAKE_INTS0 (*(volatile uint32_t *)0x40028308)
#define IO_BANK0_DORMANT_WAKE_INTS1 (*(volatile uint32_t *)0x4002830c)
#define IO_BANK0_DORMANT_WAKE_INTS2 (*(volatile uint32_t *)0x40028310)
#define IO_BANK0_DORMANT_WAKE_INTS3 (*(volatile uint32_t *)0x40028314)
#define IO_BANK0_DORMANT_WAKE_INTS4 (*(volatile uint32_t *)0x40028318)
#define IO_BANK0_DORMANT_WAKE_INTS5 (*(volatile uint32_t *)0x4002831c)
#define IO_BANK0_GPIO0_STATUS_XOR (*(volatile uint32_t *)0x40029000)
#define IO_BANK0_GPIO0_CTRL_XOR (*(volatile uint32_t *)0x40029004)
#define IO_BANK0_GPIO1_STATUS_XOR (*(volatile uint32_t *)0x40029008)
#define IO_BANK0_GPIO1_CTRL_XOR (*(volatile uint32_t *)0x4002900c)
#define IO_BANK0_GPIO2_STATUS_XOR (*(volatile uint32_t *)0x40029010)
#define IO_BANK0_GPIO2_CTRL_XOR (*(volatile uint32_t *)0x40029014)
#define IO_BANK0_GPIO3_STATUS_XOR (*(volatile uint32_t *)0x40029018)
#define IO_BANK0_GPIO3_CTRL_XOR (*(volatile uint32_t *)0x4002901c)
#define IO_BANK0_GPIO4_STATUS_XOR (*(volatile uint32_t *)0x40029020)
#define IO_BANK0_GPIO4_CTRL_XOR (*(volatile uint32_t *)0x40029024)
#define IO_BANK0_GPIO5_STATUS_XOR (*(volatile uint32_t *)0x40029028)
#define IO_BANK0_GPIO5_CTRL_XOR (*(volatile uint32_t *)0x4002902c)
#define IO_BANK0_GPIO6_STATUS_XOR (*(volatile uint32_t *)0x40029030)
#define IO_BANK0_GPIO6_CTRL_XOR (*(volatile uint32_t *)0x40029034)
#define IO_BANK0_GPIO7_STATUS_XOR (*(volatile uint32_t *)0x40029038)
#define IO_BANK0_GPIO7_CTRL_XOR (*(volatile uint32_t *)0x4002903c)
#define IO_BANK0_GPIO8_STATUS_XOR (*(volatile uint32_t *)0x40029040)
#define IO_BANK0_GPIO8_CTRL_XOR (*(volatile uint32_t *)0x40029044)
#define IO_BANK0_GPIO9_STATUS_XOR (*(volatile uint32_t *)0x40029048)
#define IO_BANK0_GPIO9_CTRL_XOR (*(volatile uint32_t *)0x4002904c)
#define IO_BANK0_GPIO10_STATUS_XOR (*(volatile uint32_t *)0x40029050)
#define IO_BANK0_GPIO10_CTRL_XOR (*(volatile uint32_t *)0x40029054)
#define IO_BANK0_GPIO11_STATUS_XOR (*(volatile uint32_t *)0x40029058)
#define IO_BANK0_GPIO11_CTRL_XOR (*(volatile uint32_t *)0x4002905c)
#define IO_BANK0_GPIO12_STATUS_XOR (*(volatile uint32_t *)0x40029060)
#define IO_BANK0_GPIO12_CTRL_XOR (*(volatile uint32_t *)0x40029064)
#define IO_BANK0_GPIO13_STATUS_XOR (*(volatile uint32_t *)0x40029068)
#define IO_BANK0_GPIO13_CTRL_XOR (*(volatile uint32_t *)0x4002906c)
#define IO_BANK0_GPIO14_STATUS_XOR (*(volatile uint32_t *)0x40029070)
#define IO_BANK0_GPIO14_CTRL_XOR (*(volatile uint32_t *)0x40029074)
#define IO_BANK0_GPIO15_STATUS_XOR (*(volatile uint32_t *)0x40029078)
#define IO_BANK0_GPIO15_CTRL_XOR (*(volatile uint32_t *)0x4002907c)
#define IO_BANK0_GPIO16_STATUS_XOR (*(volatile uint32_t *)0x40029080)
#define IO_BANK0_GPIO16_CTRL_XOR (*(volatile uint32_t *)0x40029084)
#define IO_BANK0_GPIO17_STATUS_XOR (*(volatile uint32_t *)0x40029088)
#define IO_BANK0_GPIO17_CTRL_XOR (*(volatile uint32_t *)0x4002908c)
#define IO_BANK0_GPIO18_STATUS_XOR (*(volatile uint32_t *)0x40029090)
#define IO_BANK0_GPIO18_CTRL_XOR (*(volatile uint32_t *)0x40029094)
#define IO_BANK0_GPIO19_STATUS_XOR (*(volatile uint32_t *)0x40029098)
#define IO_BANK0_GPIO19_CTRL_XOR (*(volatile uint32_t *)0x4002909c)
#define IO_BANK0_GPIO20_STATUS_XOR (*(volatile uint32_t *)0x400290a0)
#define IO_BANK0_GPIO20_CTRL_XOR (*(volatile uint32_t *)0x400290a4)
#define IO_BANK0_GPIO21_STATUS_XOR (*(volatile uint32_t *)0x400290a8)
#define IO_BANK0_GPIO21_CTRL_XOR (*(volatile uint32_t *)0x400290ac)
#define IO_BANK0_GPIO22_STATUS_XOR (*(volatile uint32_t *)0x400290b0)
#define IO_BANK0_GPIO22_CTRL_XOR (*(volatile uint32_t *)0x400290b4)
#define IO_BANK0_GPIO23_STATUS_XOR (*(volatile uint32_t *)0x400290b8)
#define IO_BANK0_GPIO23_CTRL_XOR (*(volatile uint32_t *)0x400290bc)
#define IO_BANK0_GPIO24_STATUS_XOR (*(volatile uint32_t *)0x400290c0)
#define IO_BANK0_GPIO24_CTRL_XOR (*(volatile uint32_t *)0x400290c4)
#define IO_BANK0_GPIO25_STATUS_XOR (*(volatile uint32_t *)0x400290c8)
#define IO_BANK0_GPIO25_CTRL_XOR (*(volatile uint32_t *)0x400290cc)
#define IO_BANK0_GPIO26_STATUS_XOR (*(volatile uint32_t *)0x400290d0)
#define IO_BANK0_GPIO26_CTRL_XOR (*(volatile uint32_t *)0x400290d4)
#define IO_BANK0_GPIO27_STATUS_XOR (*(volatile uint32_t *)0x400290d8)
#define IO_BANK0_GPIO27_CTRL_XOR (*(volatile uint32_t *)0x400290dc)
#define IO_BANK0_GPIO28_STATUS_XOR (*(volatile uint32_t *)0x400290e0)
#define IO_BANK0_GPIO28_CTRL_XOR (*(volatile uint32_t *)0x400290e4)
#define IO_BANK0_GPIO29_STATUS_XOR (*(volatile uint32_t *)0x400290e8)
#define IO_BANK0_GPIO29_CTRL_XOR (*(volatile uint32_t *)0x400290ec)
#define IO_BANK0_GPIO30_STATUS_XOR (*(volatile uint32_t *)0x400290f0)
#define IO_BANK0_GPIO30_CTRL_XOR (*(volatile uint32_t *)0x400290f4)
#define IO_BANK0_GPIO31_STATUS_XOR (*(volatile uint32_t *)0x400290f8)
#define IO_BANK0_GPIO31_CTRL_XOR (*(volatile uint32_t *)0x400290fc)
#define IO_BANK0_GPIO32_STATUS_XOR (*(volatile uint32_t *)0x40029100)
#define IO_BANK0_GPIO32_CTRL_XOR (*(volatile uint32_t *)0x40029104)
#define IO_BANK0_GPIO33_STATUS_XOR (*(volatile uint32_t *)0x40029108)
#define IO_BANK0_GPIO33_CTRL_XOR (*(volatile uint32_t *)0x4002910c)
#define IO_BANK0_GPIO34_STATUS_XOR (*(volatile uint32_t *)0x40029110)
#define IO_BANK0_GPIO34_CTRL_XOR (*(volatile uint32_t *)0x40029114)
#define IO_BANK0_GPIO35_STATUS_XOR (*(volatile uint32_t *)0x40029118)
#define IO_BANK0_GPIO35_CTRL_XOR (*(volatile uint32_t *)0x4002911c)
#define IO_BANK0_GPIO36_STATUS_XOR (*(volatile uint32_t *)0x40029120)
#define IO_BANK0_GPIO36_CTRL_XOR (*(volatile uint32_t *)0x40029124)
#define IO_BANK0_GPIO37_STATUS_XOR (*(volatile uint32_t *)0x40029128)
#define IO_BANK0_GPIO37_CTRL_XOR (*(volatile uint32_t *)0x4002912c)
#define IO_BANK0_GPIO38_STATUS_XOR (*(volatile uint32_t *)0x40029130)
#define IO_BANK0_GPIO38_CTRL_XOR (*(volatile uint32_t *)0x40029134)
#define IO_BANK0_GPIO39_STATUS_XOR (*(volatile uint32_t *)0x40029138)
#define IO_BANK0_GPIO39_CTRL_XOR (*(volatile uint32_t *)0x4002913c)
#define IO_BANK0_GPIO40_STATUS_XOR (*(volatile uint32_t *)0x40029140)
#define IO_BANK0_GPIO40_CTRL_XOR (*(volatile uint32_t *)0x40029144)
#define IO_BANK0_GPIO41_STATUS_XOR (*(volatile uint32_t *)0x40029148)
#define IO_BANK0_GPIO41_CTRL_XOR (*(volatile uint32_t *)0x4002914c)
#define IO_BANK0_GPIO42_STATUS_XOR (*(volatile uint32_t *)0x40029150)
#define IO_BANK0_GPIO42_CTRL_XOR (*(volatile uint32_t *)0x40029154)
#define IO_BANK0_GPIO43_STATUS_XOR (*(volatile uint32_t *)0x40029158)
#define IO_BANK0_GPIO43_CTRL_XOR (*(volatile uint32_t *)0x4002915c)
#define IO_BANK0_GPIO44_STATUS_XOR (*(volatile uint32_t *)0x40029160)
#define IO_BANK0_GPIO44_CTRL_XOR (*(volatile uint32_t *)0x40029164)
#define IO_BANK0_GPIO45_STATUS_XOR (*(volatile uint32_t *)0x40029168)
#define IO_BANK0_GPIO45_CTRL_XOR (*(volatile uint32_t *)0x4002916c)
#define IO_BANK0_GPIO46_STATUS_XOR (*(volatile uint32_t *)0x40029170)
#define IO_BANK0_GPIO46_CTRL_XOR (*(volatile uint32_t *)0x40029174)
#define IO_BANK0_GPIO47_STATUS_XOR (*(volatile uint32_t *)0x40029178)
#define IO_BANK0_GPIO47_CTRL_XOR (*(volatile uint32_t *)0x4002917c)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_XOR (*(volatile uint32_t *)0x40029200)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_XOR (*(volatile uint32_t *)0x40029204)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_XOR (*(volatile uint32_t *)0x40029208)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_XOR (*(volatile uint32_t *)0x4002920c)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_XOR (*(volatile uint32_t *)0x40029210)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_XOR (*(volatile uint32_t *)0x40029214)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_XOR (*(volatile uint32_t *)0x40029218)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_XOR (*(volatile uint32_t *)0x4002921c)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_XOR (*(volatile uint32_t *)0x40029220)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_XOR (*(volatile uint32_t *)0x40029224)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_XOR (*(volatile uint32_t *)0x40029228)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_XOR (*(volatile uint32_t *)0x4002922c)
#define IO_BANK0_INTR0_XOR (*(volatile uint32_t *)0x40029230)
#define IO_BANK0_INTR1_XOR (*(volatile uint32_t *)0x40029234)
#define IO_BANK0_INTR2_XOR (*(volatile uint32_t *)0x40029238)
#define IO_BANK0_INTR3_XOR (*(volatile uint32_t *)0x4002923c)
#define IO_BANK0_INTR4_XOR (*(volatile uint32_t *)0x40029240)
#define IO_BANK0_INTR5_XOR (*(volatile uint32_t *)0x40029244)
#define IO_BANK0_PROC0_INTE0_XOR (*(volatile uint32_t *)0x40029248)
#define IO_BANK0_PROC0_INTE1_XOR (*(volatile uint32_t *)0x4002924c)
#define IO_BANK0_PROC0_INTE2_XOR (*(volatile uint32_t *)0x40029250)
#define IO_BANK0_PROC0_INTE3_XOR (*(volatile uint32_t *)0x40029254)
#define IO_BANK0_PROC0_INTE4_XOR (*(volatile uint32_t *)0x40029258)
#define IO_BANK0_PROC0_INTE5_XOR (*(volatile uint32_t *)0x4002925c)
#define IO_BANK0_PROC0_INTF0_XOR (*(volatile uint32_t *)0x40029260)
#define IO_BANK0_PROC0_INTF1_XOR (*(volatile uint32_t *)0x40029264)
#define IO_BANK0_PROC0_INTF2_XOR (*(volatile uint32_t *)0x40029268)
#define IO_BANK0_PROC0_INTF3_XOR (*(volatile uint32_t *)0x4002926c)
#define IO_BANK0_PROC0_INTF4_XOR (*(volatile uint32_t *)0x40029270)
#define IO_BANK0_PROC0_INTF5_XOR (*(volatile uint32_t *)0x40029274)
#define IO_BANK0_PROC0_INTS0_XOR (*(volatile uint32_t *)0x40029278)
#define IO_BANK0_PROC0_INTS1_XOR (*(volatile uint32_t *)0x4002927c)
#define IO_BANK0_PROC0_INTS2_XOR (*(volatile uint32_t *)0x40029280)
#define IO_BANK0_PROC0_INTS3_XOR (*(volatile uint32_t *)0x40029284)
#define IO_BANK0_PROC0_INTS4_XOR (*(volatile uint32_t *)0x40029288)
#define IO_BANK0_PROC0_INTS5_XOR (*(volatile uint32_t *)0x4002928c)
#define IO_BANK0_PROC1_INTE0_XOR (*(volatile uint32_t *)0x40029290)
#define IO_BANK0_PROC1_INTE1_XOR (*(volatile uint32_t *)0x40029294)
#define IO_BANK0_PROC1_INTE2_XOR (*(volatile uint32_t *)0x40029298)
#define IO_BANK0_PROC1_INTE3_XOR (*(volatile uint32_t *)0x4002929c)
#define IO_BANK0_PROC1_INTE4_XOR (*(volatile uint32_t *)0x400292a0)
#define IO_BANK0_PROC1_INTE5_XOR (*(volatile uint32_t *)0x400292a4)
#define IO_BANK0_PROC1_INTF0_XOR (*(volatile uint32_t *)0x400292a8)
#define IO_BANK0_PROC1_INTF1_XOR (*(volatile uint32_t *)0x400292ac)
#define IO_BANK0_PROC1_INTF2_XOR (*(volatile uint32_t *)0x400292b0)
#define IO_BANK0_PROC1_INTF3_XOR (*(volatile uint32_t *)0x400292b4)
#define IO_BANK0_PROC1_INTF4_XOR (*(volatile uint32_t *)0x400292b8)
#define IO_BANK0_PROC1_INTF5_XOR (*(volatile uint32_t *)0x400292bc)
#define IO_BANK0_PROC1_INTS0_XOR (*(volatile uint32_t *)0x400292c0)
#define IO_BANK0_PROC1_INTS1_XOR (*(volatile uint32_t *)0x400292c4)
#define IO_BANK0_PROC1_INTS2_XOR (*(volatile uint32_t *)0x400292c8)
#define IO_BANK0_PROC1_INTS3_XOR (*(volatile uint32_t *)0x400292cc)
#define IO_BANK0_PROC1_INTS4_XOR (*(volatile uint32_t *)0x400292d0)
#define IO_BANK0_PROC1_INTS5_XOR (*(volatile uint32_t *)0x400292d4)
#define IO_BANK0_DORMANT_WAKE_INTE0_XOR (*(volatile uint32_t *)0x400292d8)
#define IO_BANK0_DORMANT_WAKE_INTE1_XOR (*(volatile uint32_t *)0x400292dc)
#define IO_BANK0_DORMANT_WAKE_INTE2_XOR (*(volatile uint32_t *)0x400292e0)
#define IO_BANK0_DORMANT_WAKE_INTE3_XOR (*(volatile uint32_t *)0x400292e4)
#define IO_BANK0_DORMANT_WAKE_INTE4_XOR (*(volatile uint32_t *)0x400292e8)
#define IO_BANK0_DORMANT_WAKE_INTE5_XOR (*(volatile uint32_t *)0x400292ec)
#define IO_BANK0_DORMANT_WAKE_INTF0_XOR (*(volatile uint32_t *)0x400292f0)
#define IO_BANK0_DORMANT_WAKE_INTF1_XOR (*(volatile uint32_t *)0x400292f4)
#define IO_BANK0_DORMANT_WAKE_INTF2_XOR (*(volatile uint32_t *)0x400292f8)
#define IO_BANK0_DORMANT_WAKE_INTF3_XOR (*(volatile uint32_t *)0x400292fc)
#define IO_BANK0_DORMANT_WAKE_INTF4_XOR (*(volatile uint32_t *)0x40029300)
#define IO_BANK0_DORMANT_WAKE_INTF5_XOR (*(volatile uint32_t *)0x40029304)
#define IO_BANK0_DORMANT_WAKE_INTS0_XOR (*(volatile uint32_t *)0x40029308)
#define IO_BANK0_DORMANT_WAKE_INTS1_XOR (*(volatile uint32_t *)0x4002930c)
#define IO_BANK0_DORMANT_WAKE_INTS2_XOR (*(volatile uint32_t *)0x40029310)
#define IO_BANK0_DORMANT_WAKE_INTS3_XOR (*(volatile uint32_t *)0x40029314)
#define IO_BANK0_DORMANT_WAKE_INTS4_XOR (*(volatile uint32_t *)0x40029318)
#define IO_BANK0_DORMANT_WAKE_INTS5_XOR (*(volatile uint32_t *)0x4002931c)
#define IO_BANK0_GPIO0_STATUS_SET (*(volatile uint32_t *)0x4002a000)
#define IO_BANK0_GPIO0_CTRL_SET (*(volatile uint32_t *)0x4002a004)
#define IO_BANK0_GPIO1_STATUS_SET (*(volatile uint32_t *)0x4002a008)
#define IO_BANK0_GPIO1_CTRL_SET (*(volatile uint32_t *)0x4002a00c)
#define IO_BANK0_GPIO2_STATUS_SET (*(volatile uint32_t *)0x4002a010)
#define IO_BANK0_GPIO2_CTRL_SET (*(volatile uint32_t *)0x4002a014)
#define IO_BANK0_GPIO3_STATUS_SET (*(volatile uint32_t *)0x4002a018)
#define IO_BANK0_GPIO3_CTRL_SET (*(volatile uint32_t *)0x4002a01c)
#define IO_BANK0_GPIO4_STATUS_SET (*(volatile uint32_t *)0x4002a020)
#define IO_BANK0_GPIO4_CTRL_SET (*(volatile uint32_t *)0x4002a024)
#define IO_BANK0_GPIO5_STATUS_SET (*(volatile uint32_t *)0x4002a028)
#define IO_BANK0_GPIO5_CTRL_SET (*(volatile uint32_t *)0x4002a02c)
#define IO_BANK0_GPIO6_STATUS_SET (*(volatile uint32_t *)0x4002a030)
#define IO_BANK0_GPIO6_CTRL_SET (*(volatile uint32_t *)0x4002a034)
#define IO_BANK0_GPIO7_STATUS_SET (*(volatile uint32_t *)0x4002a038)
#define IO_BANK0_GPIO7_CTRL_SET (*(volatile uint32_t *)0x4002a03c)
#define IO_BANK0_GPIO8_STATUS_SET (*(volatile uint32_t *)0x4002a040)
#define IO_BANK0_GPIO8_CTRL_SET (*(volatile uint32_t *)0x4002a044)
#define IO_BANK0_GPIO9_STATUS_SET (*(volatile uint32_t *)0x4002a048)
#define IO_BANK0_GPIO9_CTRL_SET (*(volatile uint32_t *)0x4002a04c)
#define IO_BANK0_GPIO10_STATUS_SET (*(volatile uint32_t *)0x4002a050)
#define IO_BANK0_GPIO10_CTRL_SET (*(volatile uint32_t *)0x4002a054)
#define IO_BANK0_GPIO11_STATUS_SET (*(volatile uint32_t *)0x4002a058)
#define IO_BANK0_GPIO11_CTRL_SET (*(volatile uint32_t *)0x4002a05c)
#define IO_BANK0_GPIO12_STATUS_SET (*(volatile uint32_t *)0x4002a060)
#define IO_BANK0_GPIO12_CTRL_SET (*(volatile uint32_t *)0x4002a064)
#define IO_BANK0_GPIO13_STATUS_SET (*(volatile uint32_t *)0x4002a068)
#define IO_BANK0_GPIO13_CTRL_SET (*(volatile uint32_t *)0x4002a06c)
#define IO_BANK0_GPIO14_STATUS_SET (*(volatile uint32_t *)0x4002a070)
#define IO_BANK0_GPIO14_CTRL_SET (*(volatile uint32_t *)0x4002a074)
#define IO_BANK0_GPIO15_STATUS_SET (*(volatile uint32_t *)0x4002a078)
#define IO_BANK0_GPIO15_CTRL_SET (*(volatile uint32_t *)0x4002a07c)
#define IO_BANK0_GPIO16_STATUS_SET (*(volatile uint32_t *)0x4002a080)
#define IO_BANK0_GPIO16_CTRL_SET (*(volatile uint32_t *)0x4002a084)
#define IO_BANK0_GPIO17_STATUS_SET (*(volatile uint32_t *)0x4002a088)
#define IO_BANK0_GPIO17_CTRL_SET (*(volatile uint32_t *)0x4002a08c)
#define IO_BANK0_GPIO18_STATUS_SET (*(volatile uint32_t *)0x4002a090)
#define IO_BANK0_GPIO18_CTRL_SET (*(volatile uint32_t *)0x4002a094)
#define IO_BANK0_GPIO19_STATUS_SET (*(volatile uint32_t *)0x4002a098)
#define IO_BANK0_GPIO19_CTRL_SET (*(volatile uint32_t *)0x4002a09c)
#define IO_BANK0_GPIO20_STATUS_SET (*(volatile uint32_t *)0x4002a0a0)
#define IO_BANK0_GPIO20_CTRL_SET (*(volatile uint32_t *)0x4002a0a4)
#define IO_BANK0_GPIO21_STATUS_SET (*(volatile uint32_t *)0x4002a0a8)
#define IO_BANK0_GPIO21_CTRL_SET (*(volatile uint32_t *)0x4002a0ac)
#define IO_BANK0_GPIO22_STATUS_SET (*(volatile uint32_t *)0x4002a0b0)
#define IO_BANK0_GPIO22_CTRL_SET (*(volatile uint32_t *)0x4002a0b4)
#define IO_BANK0_GPIO23_STATUS_SET (*(volatile uint32_t *)0x4002a0b8)
#define IO_BANK0_GPIO23_CTRL_SET (*(volatile uint32_t *)0x4002a0bc)
#define IO_BANK0_GPIO24_STATUS_SET (*(volatile uint32_t *)0x4002a0c0)
#define IO_BANK0_GPIO24_CTRL_SET (*(volatile uint32_t *)0x4002a0c4)
#define IO_BANK0_GPIO25_STATUS_SET (*(volatile uint32_t *)0x4002a0c8)
#define IO_BANK0_GPIO25_CTRL_SET (*(volatile uint32_t *)0x4002a0cc)
#define IO_BANK0_GPIO26_STATUS_SET (*(volatile uint32_t *)0x4002a0d0)
#define IO_BANK0_GPIO26_CTRL_SET (*(volatile uint32_t *)0x4002a0d4)
#define IO_BANK0_GPIO27_STATUS_SET (*(volatile uint32_t *)0x4002a0d8)
#define IO_BANK0_GPIO27_CTRL_SET (*(volatile uint32_t *)0x4002a0dc)
#define IO_BANK0_GPIO28_STATUS_SET (*(volatile uint32_t *)0x4002a0e0)
#define IO_BANK0_GPIO28_CTRL_SET (*(volatile uint32_t *)0x4002a0e4)
#define IO_BANK0_GPIO29_STATUS_SET (*(volatile uint32_t *)0x4002a0e8)
#define IO_BANK0_GPIO29_CTRL_SET (*(volatile uint32_t *)0x4002a0ec)
#define IO_BANK0_GPIO30_STATUS_SET (*(volatile uint32_t *)0x4002a0f0)
#define IO_BANK0_GPIO30_CTRL_SET (*(volatile uint32_t *)0x4002a0f4)
#define IO_BANK0_GPIO31_STATUS_SET (*(volatile uint32_t *)0x4002a0f8)
#define IO_BANK0_GPIO31_CTRL_SET (*(volatile uint32_t *)0x4002a0fc)
#define IO_BANK0_GPIO32_STATUS_SET (*(volatile uint32_t *)0x4002a100)
#define IO_BANK0_GPIO32_CTRL_SET (*(volatile uint32_t *)0x4002a104)
#define IO_BANK0_GPIO33_STATUS_SET (*(volatile uint32_t *)0x4002a108)
#define IO_BANK0_GPIO33_CTRL_SET (*(volatile uint32_t *)0x4002a10c)
#define IO_BANK0_GPIO34_STATUS_SET (*(volatile uint32_t *)0x4002a110)
#define IO_BANK0_GPIO34_CTRL_SET (*(volatile uint32_t *)0x4002a114)
#define IO_BANK0_GPIO35_STATUS_SET (*(volatile uint32_t *)0x4002a118)
#define IO_BANK0_GPIO35_CTRL_SET (*(volatile uint32_t *)0x4002a11c)
#define IO_BANK0_GPIO36_STATUS_SET (*(volatile uint32_t *)0x4002a120)
#define IO_BANK0_GPIO36_CTRL_SET (*(volatile uint32_t *)0x4002a124)
#define IO_BANK0_GPIO37_STATUS_SET (*(volatile uint32_t *)0x4002a128)
#define IO_BANK0_GPIO37_CTRL_SET (*(volatile uint32_t *)0x4002a12c)
#define IO_BANK0_GPIO38_STATUS_SET (*(volatile uint32_t *)0x4002a130)
#define IO_BANK0_GPIO38_CTRL_SET (*(volatile uint32_t *)0x4002a134)
#define IO_BANK0_GPIO39_STATUS_SET (*(volatile uint32_t *)0x4002a138)
#define IO_BANK0_GPIO39_CTRL_SET (*(volatile uint32_t *)0x4002a13c)
#define IO_BANK0_GPIO40_STATUS_SET (*(volatile uint32_t *)0x4002a140)
#define IO_BANK0_GPIO40_CTRL_SET (*(volatile uint32_t *)0x4002a144)
#define IO_BANK0_GPIO41_STATUS_SET (*(volatile uint32_t *)0x4002a148)
#define IO_BANK0_GPIO41_CTRL_SET (*(volatile uint32_t *)0x4002a14c)
#define IO_BANK0_GPIO42_STATUS_SET (*(volatile uint32_t *)0x4002a150)
#define IO_BANK0_GPIO42_CTRL_SET (*(volatile uint32_t *)0x4002a154)
#define IO_BANK0_GPIO43_STATUS_SET (*(volatile uint32_t *)0x4002a158)
#define IO_BANK0_GPIO43_CTRL_SET (*(volatile uint32_t *)0x4002a15c)
#define IO_BANK0_GPIO44_STATUS_SET (*(volatile uint32_t *)0x4002a160)
#define IO_BANK0_GPIO44_CTRL_SET (*(volatile uint32_t *)0x4002a164)
#define IO_BANK0_GPIO45_STATUS_SET (*(volatile uint32_t *)0x4002a168)
#define IO_BANK0_GPIO45_CTRL_SET (*(volatile uint32_t *)0x4002a16c)
#define IO_BANK0_GPIO46_STATUS_SET (*(volatile uint32_t *)0x4002a170)
#define IO_BANK0_GPIO46_CTRL_SET (*(volatile uint32_t *)0x4002a174)
#define IO_BANK0_GPIO47_STATUS_SET (*(volatile uint32_t *)0x4002a178)
#define IO_BANK0_GPIO47_CTRL_SET (*(volatile uint32_t *)0x4002a17c)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_SET (*(volatile uint32_t *)0x4002a200)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_SET (*(volatile uint32_t *)0x4002a204)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_SET (*(volatile uint32_t *)0x4002a208)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_SET (*(volatile uint32_t *)0x4002a20c)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_SET (*(volatile uint32_t *)0x4002a210)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_SET (*(volatile uint32_t *)0x4002a214)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_SET (*(volatile uint32_t *)0x4002a218)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_SET (*(volatile uint32_t *)0x4002a21c)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_SET (*(volatile uint32_t *)0x4002a220)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_SET (*(volatile uint32_t *)0x4002a224)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_SET (*(volatile uint32_t *)0x4002a228)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_SET (*(volatile uint32_t *)0x4002a22c)
#define IO_BANK0_INTR0_SET (*(volatile uint32_t *)0x4002a230)
#define IO_BANK0_INTR1_SET (*(volatile uint32_t *)0x4002a234)
#define IO_BANK0_INTR2_SET (*(volatile uint32_t *)0x4002a238)
#define IO_BANK0_INTR3_SET (*(volatile uint32_t *)0x4002a23c)
#define IO_BANK0_INTR4_SET (*(volatile uint32_t *)0x4002a240)
#define IO_BANK0_INTR5_SET (*(volatile uint32_t *)0x4002a244)
#define IO_BANK0_PROC0_INTE0_SET (*(volatile uint32_t *)0x4002a248)
#define IO_BANK0_PROC0_INTE1_SET (*(volatile uint32_t *)0x4002a24c)
#define IO_BANK0_PROC0_INTE2_SET (*(volatile uint32_t *)0x4002a250)
#define IO_BANK0_PROC0_INTE3_SET (*(volatile uint32_t *)0x4002a254)
#define IO_BANK0_PROC0_INTE4_SET (*(volatile uint32_t *)0x4002a258)
#define IO_BANK0_PROC0_INTE5_SET (*(volatile uint32_t *)0x4002a25c)
#define IO_BANK0_PROC0_INTF0_SET (*(volatile uint32_t *)0x4002a260)
#define IO_BANK0_PROC0_INTF1_SET (*(volatile uint32_t *)0x4002a264)
#define IO_BANK0_PROC0_INTF2_SET (*(volatile uint32_t *)0x4002a268)
#define IO_BANK0_PROC0_INTF3_SET (*(volatile uint32_t *)0x4002a26c)
#define IO_BANK0_PROC0_INTF4_SET (*(volatile uint32_t *)0x4002a270)
#define IO_BANK0_PROC0_INTF5_SET (*(volatile uint32_t *)0x4002a274)
#define IO_BANK0_PROC0_INTS0_SET (*(volatile uint32_t *)0x4002a278)
#define IO_BANK0_PROC0_INTS1_SET (*(volatile uint32_t *)0x4002a27c)
#define IO_BANK0_PROC0_INTS2_SET (*(volatile uint32_t *)0x4002a280)
#define IO_BANK0_PROC0_INTS3_SET (*(volatile uint32_t *)0x4002a284)
#define IO_BANK0_PROC0_INTS4_SET (*(volatile uint32_t *)0x4002a288)
#define IO_BANK0_PROC0_INTS5_SET (*(volatile uint32_t *)0x4002a28c)
#define IO_BANK0_PROC1_INTE0_SET (*(volatile uint32_t *)0x4002a290)
#define IO_BANK0_PROC1_INTE1_SET (*(volatile uint32_t *)0x4002a294)
#define IO_BANK0_PROC1_INTE2_SET (*(volatile uint32_t *)0x4002a298)
#define IO_BANK0_PROC1_INTE3_SET (*(volatile uint32_t *)0x4002a29c)
#define IO_BANK0_PROC1_INTE4_SET (*(volatile uint32_t *)0x4002a2a0)
#define IO_BANK0_PROC1_INTE5_SET (*(volatile uint32_t *)0x4002a2a4)
#define IO_BANK0_PROC1_INTF0_SET (*(volatile uint32_t *)0x4002a2a8)
#define IO_BANK0_PROC1_INTF1_SET (*(volatile uint32_t *)0x4002a2ac)
#define IO_BANK0_PROC1_INTF2_SET (*(volatile uint32_t *)0x4002a2b0)
#define IO_BANK0_PROC1_INTF3_SET (*(volatile uint32_t *)0x4002a2b4)
#define IO_BANK0_PROC1_INTF4_SET (*(volatile uint32_t *)0x4002a2b8)
#define IO_BANK0_PROC1_INTF5_SET (*(volatile uint32_t *)0x4002a2bc)
#define IO_BANK0_PROC1_INTS0_SET (*(volatile uint32_t *)0x4002a2c0)
#define IO_BANK0_PROC1_INTS1_SET (*(volatile uint32_t *)0x4002a2c4)
#define IO_BANK0_PROC1_INTS2_SET (*(volatile uint32_t *)0x4002a2c8)
#define IO_BANK0_PROC1_INTS3_SET (*(volatile uint32_t *)0x4002a2cc)
#define IO_BANK0_PROC1_INTS4_SET (*(volatile uint32_t *)0x4002a2d0)
#define IO_BANK0_PROC1_INTS5_SET (*(volatile uint32_t *)0x4002a2d4)
#define IO_BANK0_DORMANT_WAKE_INTE0_SET (*(volatile uint32_t *)0x4002a2d8)
#define IO_BANK0_DORMANT_WAKE_INTE1_SET (*(volatile uint32_t *)0x4002a2dc)
#define IO_BANK0_DORMANT_WAKE_INTE2_SET (*(volatile uint32_t *)0x4002a2e0)
#define IO_BANK0_DORMANT_WAKE_INTE3_SET (*(volatile uint32_t *)0x4002a2e4)
#define IO_BANK0_DORMANT_WAKE_INTE4_SET (*(volatile uint32_t *)0x4002a2e8)
#define IO_BANK0_DORMANT_WAKE_INTE5_SET (*(volatile uint32_t *)0x4002a2ec)
#define IO_BANK0_DORMANT_WAKE_INTF0_SET (*(volatile uint32_t *)0x4002a2f0)
#define IO_BANK0_DORMANT_WAKE_INTF1_SET (*(volatile uint32_t *)0x4002a2f4)
#define IO_BANK0_DORMANT_WAKE_INTF2_SET (*(volatile uint32_t *)0x4002a2f8)
#define IO_BANK0_DORMANT_WAKE_INTF3_SET (*(volatile uint32_t *)0x4002a2fc)
#define IO_BANK0_DORMANT_WAKE_INTF4_SET (*(volatile uint32_t *)0x4002a300)
#define IO_BANK0_DORMANT_WAKE_INTF5_SET (*(volatile uint32_t *)0x4002a304)
#define IO_BANK0_DORMANT_WAKE_INTS0_SET (*(volatile uint32_t *)0x4002a308)
#define IO_BANK0_DORMANT_WAKE_INTS1_SET (*(volatile uint32_t *)0x4002a30c)
#define IO_BANK0_DORMANT_WAKE_INTS2_SET (*(volatile uint32_t *)0x4002a310)
#define IO_BANK0_DORMANT_WAKE_INTS3_SET (*(volatile uint32_t *)0x4002a314)
#define IO_BANK0_DORMANT_WAKE_INTS4_SET (*(volatile uint32_t *)0x4002a318)
#define IO_BANK0_DORMANT_WAKE_INTS5_SET (*(volatile uint32_t *)0x4002a31c)
#define IO_BANK0_GPIO0_STATUS_CLR (*(volatile uint32_t *)0x4002b000)
#define IO_BANK0_GPIO0_CTRL_CLR (*(volatile uint32_t *)0x4002b004)
#define IO_BANK0_GPIO1_STATUS_CLR (*(volatile uint32_t *)0x4002b008)
#define IO_BANK0_GPIO1_CTRL_CLR (*(volatile uint32_t *)0x4002b00c)
#define IO_BANK0_GPIO2_STATUS_CLR (*(volatile uint32_t *)0x4002b010)
#define IO_BANK0_GPIO2_CTRL_CLR (*(volatile uint32_t *)0x4002b014)
#define IO_BANK0_GPIO3_STATUS_CLR (*(volatile uint32_t *)0x4002b018)
#define IO_BANK0_GPIO3_CTRL_CLR (*(volatile uint32_t *)0x4002b01c)
#define IO_BANK0_GPIO4_STATUS_CLR (*(volatile uint32_t *)0x4002b020)
#define IO_BANK0_GPIO4_CTRL_CLR (*(volatile uint32_t *)0x4002b024)
#define IO_BANK0_GPIO5_STATUS_CLR (*(volatile uint32_t *)0x4002b028)
#define IO_BANK0_GPIO5_CTRL_CLR (*(volatile uint32_t *)0x4002b02c)
#define IO_BANK0_GPIO6_STATUS_CLR (*(volatile uint32_t *)0x4002b030)
#define IO_BANK0_GPIO6_CTRL_CLR (*(volatile uint32_t *)0x4002b034)
#define IO_BANK0_GPIO7_STATUS_CLR (*(volatile uint32_t *)0x4002b038)
#define IO_BANK0_GPIO7_CTRL_CLR (*(volatile uint32_t *)0x4002b03c)
#define IO_BANK0_GPIO8_STATUS_CLR (*(volatile uint32_t *)0x4002b040)
#define IO_BANK0_GPIO8_CTRL_CLR (*(volatile uint32_t *)0x4002b044)
#define IO_BANK0_GPIO9_STATUS_CLR (*(volatile uint32_t *)0x4002b048)
#define IO_BANK0_GPIO9_CTRL_CLR (*(volatile uint32_t *)0x4002b04c)
#define IO_BANK0_GPIO10_STATUS_CLR (*(volatile uint32_t *)0x4002b050)
#define IO_BANK0_GPIO10_CTRL_CLR (*(volatile uint32_t *)0x4002b054)
#define IO_BANK0_GPIO11_STATUS_CLR (*(volatile uint32_t *)0x4002b058)
#define IO_BANK0_GPIO11_CTRL_CLR (*(volatile uint32_t *)0x4002b05c)
#define IO_BANK0_GPIO12_STATUS_CLR (*(volatile uint32_t *)0x4002b060)
#define IO_BANK0_GPIO12_CTRL_CLR (*(volatile uint32_t *)0x4002b064)
#define IO_BANK0_GPIO13_STATUS_CLR (*(volatile uint32_t *)0x4002b068)
#define IO_BANK0_GPIO13_CTRL_CLR (*(volatile uint32_t *)0x4002b06c)
#define IO_BANK0_GPIO14_STATUS_CLR (*(volatile uint32_t *)0x4002b070)
#define IO_BANK0_GPIO14_CTRL_CLR (*(volatile uint32_t *)0x4002b074)
#define IO_BANK0_GPIO15_STATUS_CLR (*(volatile uint32_t *)0x4002b078)
#define IO_BANK0_GPIO15_CTRL_CLR (*(volatile uint32_t *)0x4002b07c)
#define IO_BANK0_GPIO16_STATUS_CLR (*(volatile uint32_t *)0x4002b080)
#define IO_BANK0_GPIO16_CTRL_CLR (*(volatile uint32_t *)0x4002b084)
#define IO_BANK0_GPIO17_STATUS_CLR (*(volatile uint32_t *)0x4002b088)
#define IO_BANK0_GPIO17_CTRL_CLR (*(volatile uint32_t *)0x4002b08c)
#define IO_BANK0_GPIO18_STATUS_CLR (*(volatile uint32_t *)0x4002b090)
#define IO_BANK0_GPIO18_CTRL_CLR (*(volatile uint32_t *)0x4002b094)
#define IO_BANK0_GPIO19_STATUS_CLR (*(volatile uint32_t *)0x4002b098)
#define IO_BANK0_GPIO19_CTRL_CLR (*(volatile uint32_t *)0x4002b09c)
#define IO_BANK0_GPIO20_STATUS_CLR (*(volatile uint32_t *)0x4002b0a0)
#define IO_BANK0_GPIO20_CTRL_CLR (*(volatile uint32_t *)0x4002b0a4)
#define IO_BANK0_GPIO21_STATUS_CLR (*(volatile uint32_t *)0x4002b0a8)
#define IO_BANK0_GPIO21_CTRL_CLR (*(volatile uint32_t *)0x4002b0ac)
#define IO_BANK0_GPIO22_STATUS_CLR (*(volatile uint32_t *)0x4002b0b0)
#define IO_BANK0_GPIO22_CTRL_CLR (*(volatile uint32_t *)0x4002b0b4)
#define IO_BANK0_GPIO23_STATUS_CLR (*(volatile uint32_t *)0x4002b0b8)
#define IO_BANK0_GPIO23_CTRL_CLR (*(volatile uint32_t *)0x4002b0bc)
#define IO_BANK0_GPIO24_STATUS_CLR (*(volatile uint32_t *)0x4002b0c0)
#define IO_BANK0_GPIO24_CTRL_CLR (*(volatile uint32_t *)0x4002b0c4)
#define IO_BANK0_GPIO25_STATUS_CLR (*(volatile uint32_t *)0x4002b0c8)
#define IO_BANK0_GPIO25_CTRL_CLR (*(volatile uint32_t *)0x4002b0cc)
#define IO_BANK0_GPIO26_STATUS_CLR (*(volatile uint32_t *)0x4002b0d0)
#define IO_BANK0_GPIO26_CTRL_CLR (*(volatile uint32_t *)0x4002b0d4)
#define IO_BANK0_GPIO27_STATUS_CLR (*(volatile uint32_t *)0x4002b0d8)
#define IO_BANK0_GPIO27_CTRL_CLR (*(volatile uint32_t *)0x4002b0dc)
#define IO_BANK0_GPIO28_STATUS_CLR (*(volatile uint32_t *)0x4002b0e0)
#define IO_BANK0_GPIO28_CTRL_CLR (*(volatile uint32_t *)0x4002b0e4)
#define IO_BANK0_GPIO29_STATUS_CLR (*(volatile uint32_t *)0x4002b0e8)
#define IO_BANK0_GPIO29_CTRL_CLR (*(volatile uint32_t *)0x4002b0ec)
#define IO_BANK0_GPIO30_STATUS_CLR (*(volatile uint32_t *)0x4002b0f0)
#define IO_BANK0_GPIO30_CTRL_CLR (*(volatile uint32_t *)0x4002b0f4)
#define IO_BANK0_GPIO31_STATUS_CLR (*(volatile uint32_t *)0x4002b0f8)
#define IO_BANK0_GPIO31_CTRL_CLR (*(volatile uint32_t *)0x4002b0fc)
#define IO_BANK0_GPIO32_STATUS_CLR (*(volatile uint32_t *)0x4002b100)
#define IO_BANK0_GPIO32_CTRL_CLR (*(volatile uint32_t *)0x4002b104)
#define IO_BANK0_GPIO33_STATUS_CLR (*(volatile uint32_t *)0x4002b108)
#define IO_BANK0_GPIO33_CTRL_CLR (*(volatile uint32_t *)0x4002b10c)
#define IO_BANK0_GPIO34_STATUS_CLR (*(volatile uint32_t *)0x4002b110)
#define IO_BANK0_GPIO34_CTRL_CLR (*(volatile uint32_t *)0x4002b114)
#define IO_BANK0_GPIO35_STATUS_CLR (*(volatile uint32_t *)0x4002b118)
#define IO_BANK0_GPIO35_CTRL_CLR (*(volatile uint32_t *)0x4002b11c)
#define IO_BANK0_GPIO36_STATUS_CLR (*(volatile uint32_t *)0x4002b120)
#define IO_BANK0_GPIO36_CTRL_CLR (*(volatile uint32_t *)0x4002b124)
#define IO_BANK0_GPIO37_STATUS_CLR (*(volatile uint32_t *)0x4002b128)
#define IO_BANK0_GPIO37_CTRL_CLR (*(volatile uint32_t *)0x4002b12c)
#define IO_BANK0_GPIO38_STATUS_CLR (*(volatile uint32_t *)0x4002b130)
#define IO_BANK0_GPIO38_CTRL_CLR (*(volatile uint32_t *)0x4002b134)
#define IO_BANK0_GPIO39_STATUS_CLR (*(volatile uint32_t *)0x4002b138)
#define IO_BANK0_GPIO39_CTRL_CLR (*(volatile uint32_t *)0x4002b13c)
#define IO_BANK0_GPIO40_STATUS_CLR (*(volatile uint32_t *)0x4002b140)
#define IO_BANK0_GPIO40_CTRL_CLR (*(volatile uint32_t *)0x4002b144)
#define IO_BANK0_GPIO41_STATUS_CLR (*(volatile uint32_t *)0x4002b148)
#define IO_BANK0_GPIO41_CTRL_CLR (*(volatile uint32_t *)0x4002b14c)
#define IO_BANK0_GPIO42_STATUS_CLR (*(volatile uint32_t *)0x4002b150)
#define IO_BANK0_GPIO42_CTRL_CLR (*(volatile uint32_t *)0x4002b154)
#define IO_BANK0_GPIO43_STATUS_CLR (*(volatile uint32_t *)0x4002b158)
#define IO_BANK0_GPIO43_CTRL_CLR (*(volatile uint32_t *)0x4002b15c)
#define IO_BANK0_GPIO44_STATUS_CLR (*(volatile uint32_t *)0x4002b160)
#define IO_BANK0_GPIO44_CTRL_CLR (*(volatile uint32_t *)0x4002b164)
#define IO_BANK0_GPIO45_STATUS_CLR (*(volatile uint32_t *)0x4002b168)
#define IO_BANK0_GPIO45_CTRL_CLR (*(volatile uint32_t *)0x4002b16c)
#define IO_BANK0_GPIO46_STATUS_CLR (*(volatile uint32_t *)0x4002b170)
#define IO_BANK0_GPIO46_CTRL_CLR (*(volatile uint32_t *)0x4002b174)
#define IO_BANK0_GPIO47_STATUS_CLR (*(volatile uint32_t *)0x4002b178)
#define IO_BANK0_GPIO47_CTRL_CLR (*(volatile uint32_t *)0x4002b17c)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_CLR (*(volatile uint32_t *)0x4002b200)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_CLR (*(volatile uint32_t *)0x4002b204)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_CLR (*(volatile uint32_t *)0x4002b208)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_CLR (*(volatile uint32_t *)0x4002b20c)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_CLR (*(volatile uint32_t *)0x4002b210)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_CLR (*(volatile uint32_t *)0x4002b214)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_CLR (*(volatile uint32_t *)0x4002b218)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_CLR (*(volatile uint32_t *)0x4002b21c)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_CLR (*(volatile uint32_t *)0x4002b220)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_CLR (*(volatile uint32_t *)0x4002b224)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_CLR (*(volatile uint32_t *)0x4002b228)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_CLR (*(volatile uint32_t *)0x4002b22c)
#define IO_BANK0_INTR0_CLR (*(volatile uint32_t *)0x4002b230)
#define IO_BANK0_INTR1_CLR (*(volatile uint32_t *)0x4002b234)
#define IO_BANK0_INTR2_CLR (*(volatile uint32_t *)0x4002b238)
#define IO_BANK0_INTR3_CLR (*(volatile uint32_t *)0x4002b23c)
#define IO_BANK0_INTR4_CLR (*(volatile uint32_t *)0x4002b240)
#define IO_BANK0_INTR5_CLR (*(volatile uint32_t *)0x4002b244)
#define IO_BANK0_PROC0_INTE0_CLR (*(volatile uint32_t *)0x4002b248)
#define IO_BANK0_PROC0_INTE1_CLR (*(volatile uint32_t *)0x4002b24c)
#define IO_BANK0_PROC0_INTE2_CLR (*(volatile uint32_t *)0x4002b250)
#define IO_BANK0_PROC0_INTE3_CLR (*(volatile uint32_t *)0x4002b254)
#define IO_BANK0_PROC0_INTE4_CLR (*(volatile uint32_t *)0x4002b258)
#define IO_BANK0_PROC0_INTE5_CLR (*(volatile uint32_t *)0x4002b25c)
#define IO_BANK0_PROC0_INTF0_CLR (*(volatile uint32_t *)0x4002b260)
#define IO_BANK0_PROC0_INTF1_CLR (*(volatile uint32_t *)0x4002b264)
#define IO_BANK0_PROC0_INTF2_CLR (*(volatile uint32_t *)0x4002b268)
#define IO_BANK0_PROC0_INTF3_CLR (*(volatile uint32_t *)0x4002b26c)
#define IO_BANK0_PROC0_INTF4_CLR (*(volatile uint32_t *)0x4002b270)
#define IO_BANK0_PROC0_INTF5_CLR (*(volatile uint32_t *)0x4002b274)
#define IO_BANK0_PROC0_INTS0_CLR (*(volatile uint32_t *)0x4002b278)
#define IO_BANK0_PROC0_INTS1_CLR (*(volatile uint32_t *)0x4002b27c)
#define IO_BANK0_PROC0_INTS2_CLR (*(volatile uint32_t *)0x4002b280)
#define IO_BANK0_PROC0_INTS3_CLR (*(volatile uint32_t *)0x4002b284)
#define IO_BANK0_PROC0_INTS4_CLR (*(volatile uint32_t *)0x4002b288)
#define IO_BANK0_PROC0_INTS5_CLR (*(volatile uint32_t *)0x4002b28c)
#define IO_BANK0_PROC1_INTE0_CLR (*(volatile uint32_t *)0x4002b290)
#define IO_BANK0_PROC1_INTE1_CLR (*(volatile uint32_t *)0x4002b294)
#define IO_BANK0_PROC1_INTE2_CLR (*(volatile uint32_t *)0x4002b298)
#define IO_BANK0_PROC1_INTE3_CLR (*(volatile uint32_t *)0x4002b29c)
#define IO_BANK0_PROC1_INTE4_CLR (*(volatile uint32_t *)0x4002b2a0)
#define IO_BANK0_PROC1_INTE5_CLR (*(volatile uint32_t *)0x4002b2a4)
#define IO_BANK0_PROC1_INTF0_CLR (*(volatile uint32_t *)0x4002b2a8)
#define IO_BANK0_PROC1_INTF1_CLR (*(volatile uint32_t *)0x4002b2ac)
#define IO_BANK0_PROC1_INTF2_CLR (*(volatile uint32_t *)0x4002b2b0)
#define IO_BANK0_PROC1_INTF3_CLR (*(volatile uint32_t *)0x4002b2b4)
#define IO_BANK0_PROC1_INTF4_CLR (*(volatile uint32_t *)0x4002b2b8)
#define IO_BANK0_PROC1_INTF5_CLR (*(volatile uint32_t *)0x4002b2bc)
#define IO_BANK0_PROC1_INTS0_CLR (*(volatile uint32_t *)0x4002b2c0)
#define IO_BANK0_PROC1_INTS1_CLR (*(volatile uint32_t *)0x4002b2c4)
#define IO_BANK0_PROC1_INTS2_CLR (*(volatile uint32_t *)0x4002b2c8)
#define IO_BANK0_PROC1_INTS3_CLR (*(volatile uint32_t *)0x4002b2cc)
#define IO_BANK0_PROC1_INTS4_CLR (*(volatile uint32_t *)0x4002b2d0)
#define IO_BANK0_PROC1_INTS5_CLR (*(volatile uint32_t *)0x4002b2d4)
#define IO_BANK0_DORMANT_WAKE_INTE0_CLR (*(volatile uint32_t *)0x4002b2d8)
#define IO_BANK0_DORMANT_WAKE_INTE1_CLR (*(volatile uint32_t *)0x4002b2dc)
#define IO_BANK0_DORMANT_WAKE_INTE2_CLR (*(volatile uint32_t *)0x4002b2e0)
#define IO_BANK0_DORMANT_WAKE_INTE3_CLR (*(volatile uint32_t *)0x4002b2e4)
#define IO_BANK0_DORMANT_WAKE_INTE4_CLR (*(volatile uint32_t *)0x4002b2e8)
#define IO_BANK0_DORMANT_WAKE_INTE5_CLR (*(volatile uint32_t *)0x4002b2ec)
#define IO_BANK0_DORMANT_WAKE_INTF0_CLR (*(volatile uint32_t *)0x4002b2f0)
#define IO_BANK0_DORMANT_WAKE_INTF1_CLR (*(volatile uint32_t *)0x4002b2f4)
#define IO_BANK0_DORMANT_WAKE_INTF2_CLR (*(volatile uint32_t *)0x4002b2f8)
#define IO_BANK0_DORMANT_WAKE_INTF3_CLR (*(volatile uint32_t *)0x4002b2fc)
#define IO_BANK0_DORMANT_WAKE_INTF4_CLR (*(volatile uint32_t *)0x4002b300)
#define IO_BANK0_DORMANT_WAKE_INTF5_CLR (*(volatile uint32_t *)0x4002b304)
#define IO_BANK0_DORMANT_WAKE_INTS0_CLR (*(volatile uint32_t *)0x4002b308)
#define IO_BANK0_DORMANT_WAKE_INTS1_CLR (*(volatile uint32_t *)0x4002b30c)
#define IO_BANK0_DORMANT_WAKE_INTS2_CLR (*(volatile uint32_t *)0x4002b310)
#define IO_BANK0_DORMANT_WAKE_INTS3_CLR (*(volatile uint32_t *)0x4002b314)
#define IO_BANK0_DORMANT_WAKE_INTS4_CLR (*(volatile uint32_t *)0x4002b318)
#define IO_BANK0_DORMANT_WAKE_INTS5_CLR (*(volatile uint32_t *)0x4002b31c)

/*GPIO0_STATUS Register macros*/

#define IO_BANK0_GPIO0_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO0_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO0_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO0_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO0_STATUS_INFROMPAD_MASK IO_BANK0_GPIO0_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO0_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO0_STATUS_OETOPAD_MASK IO_BANK0_GPIO0_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO0_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO0_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO0_STATUS_OUTTOPAD(ALL1)

/*GPIO0_CTRL Register macros*/

#define IO_BANK0_GPIO0_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO0_CTRL_IRQOVER_MASK IO_BANK0_GPIO0_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO0_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO0_CTRL_INOVER_MASK IO_BANK0_GPIO0_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO0_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO0_CTRL_OEOVER_MASK IO_BANK0_GPIO0_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO0_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO0_CTRL_OUTOVER_MASK IO_BANK0_GPIO0_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO0_CTRL_FUNCSEL_MASK IO_BANK0_GPIO0_CTRL_FUNCSEL(ALL1)

/*GPIO1_STATUS Register macros*/

#define IO_BANK0_GPIO1_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO1_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO1_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO1_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO1_STATUS_INFROMPAD_MASK IO_BANK0_GPIO1_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO1_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO1_STATUS_OETOPAD_MASK IO_BANK0_GPIO1_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO1_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO1_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO1_STATUS_OUTTOPAD(ALL1)

/*GPIO1_CTRL Register macros*/

#define IO_BANK0_GPIO1_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO1_CTRL_IRQOVER_MASK IO_BANK0_GPIO1_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO1_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO1_CTRL_INOVER_MASK IO_BANK0_GPIO1_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO1_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO1_CTRL_OEOVER_MASK IO_BANK0_GPIO1_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO1_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO1_CTRL_OUTOVER_MASK IO_BANK0_GPIO1_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO1_CTRL_FUNCSEL_MASK IO_BANK0_GPIO1_CTRL_FUNCSEL(ALL1)

/*GPIO2_STATUS Register macros*/

#define IO_BANK0_GPIO2_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO2_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO2_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO2_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO2_STATUS_INFROMPAD_MASK IO_BANK0_GPIO2_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO2_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO2_STATUS_OETOPAD_MASK IO_BANK0_GPIO2_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO2_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO2_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO2_STATUS_OUTTOPAD(ALL1)

/*GPIO2_CTRL Register macros*/

#define IO_BANK0_GPIO2_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO2_CTRL_IRQOVER_MASK IO_BANK0_GPIO2_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO2_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO2_CTRL_INOVER_MASK IO_BANK0_GPIO2_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO2_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO2_CTRL_OEOVER_MASK IO_BANK0_GPIO2_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO2_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO2_CTRL_OUTOVER_MASK IO_BANK0_GPIO2_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO2_CTRL_FUNCSEL_MASK IO_BANK0_GPIO2_CTRL_FUNCSEL(ALL1)

/*GPIO3_STATUS Register macros*/

#define IO_BANK0_GPIO3_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO3_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO3_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO3_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO3_STATUS_INFROMPAD_MASK IO_BANK0_GPIO3_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO3_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO3_STATUS_OETOPAD_MASK IO_BANK0_GPIO3_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO3_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO3_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO3_STATUS_OUTTOPAD(ALL1)

/*GPIO3_CTRL Register macros*/

#define IO_BANK0_GPIO3_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO3_CTRL_IRQOVER_MASK IO_BANK0_GPIO3_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO3_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO3_CTRL_INOVER_MASK IO_BANK0_GPIO3_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO3_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO3_CTRL_OEOVER_MASK IO_BANK0_GPIO3_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO3_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO3_CTRL_OUTOVER_MASK IO_BANK0_GPIO3_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO3_CTRL_FUNCSEL_MASK IO_BANK0_GPIO3_CTRL_FUNCSEL(ALL1)

/*GPIO4_STATUS Register macros*/

#define IO_BANK0_GPIO4_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO4_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO4_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO4_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO4_STATUS_INFROMPAD_MASK IO_BANK0_GPIO4_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO4_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO4_STATUS_OETOPAD_MASK IO_BANK0_GPIO4_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO4_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO4_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO4_STATUS_OUTTOPAD(ALL1)

/*GPIO4_CTRL Register macros*/

#define IO_BANK0_GPIO4_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO4_CTRL_IRQOVER_MASK IO_BANK0_GPIO4_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO4_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO4_CTRL_INOVER_MASK IO_BANK0_GPIO4_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO4_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO4_CTRL_OEOVER_MASK IO_BANK0_GPIO4_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO4_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO4_CTRL_OUTOVER_MASK IO_BANK0_GPIO4_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO4_CTRL_FUNCSEL_MASK IO_BANK0_GPIO4_CTRL_FUNCSEL(ALL1)

/*GPIO5_STATUS Register macros*/

#define IO_BANK0_GPIO5_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO5_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO5_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO5_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO5_STATUS_INFROMPAD_MASK IO_BANK0_GPIO5_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO5_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO5_STATUS_OETOPAD_MASK IO_BANK0_GPIO5_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO5_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO5_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO5_STATUS_OUTTOPAD(ALL1)

/*GPIO5_CTRL Register macros*/

#define IO_BANK0_GPIO5_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO5_CTRL_IRQOVER_MASK IO_BANK0_GPIO5_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO5_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO5_CTRL_INOVER_MASK IO_BANK0_GPIO5_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO5_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO5_CTRL_OEOVER_MASK IO_BANK0_GPIO5_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO5_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO5_CTRL_OUTOVER_MASK IO_BANK0_GPIO5_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO5_CTRL_FUNCSEL_MASK IO_BANK0_GPIO5_CTRL_FUNCSEL(ALL1)

/*GPIO6_STATUS Register macros*/

#define IO_BANK0_GPIO6_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO6_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO6_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO6_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO6_STATUS_INFROMPAD_MASK IO_BANK0_GPIO6_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO6_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO6_STATUS_OETOPAD_MASK IO_BANK0_GPIO6_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO6_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO6_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO6_STATUS_OUTTOPAD(ALL1)

/*GPIO6_CTRL Register macros*/

#define IO_BANK0_GPIO6_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO6_CTRL_IRQOVER_MASK IO_BANK0_GPIO6_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO6_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO6_CTRL_INOVER_MASK IO_BANK0_GPIO6_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO6_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO6_CTRL_OEOVER_MASK IO_BANK0_GPIO6_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO6_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO6_CTRL_OUTOVER_MASK IO_BANK0_GPIO6_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO6_CTRL_FUNCSEL_MASK IO_BANK0_GPIO6_CTRL_FUNCSEL(ALL1)

/*GPIO7_STATUS Register macros*/

#define IO_BANK0_GPIO7_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO7_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO7_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO7_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO7_STATUS_INFROMPAD_MASK IO_BANK0_GPIO7_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO7_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO7_STATUS_OETOPAD_MASK IO_BANK0_GPIO7_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO7_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO7_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO7_STATUS_OUTTOPAD(ALL1)

/*GPIO7_CTRL Register macros*/

#define IO_BANK0_GPIO7_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO7_CTRL_IRQOVER_MASK IO_BANK0_GPIO7_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO7_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO7_CTRL_INOVER_MASK IO_BANK0_GPIO7_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO7_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO7_CTRL_OEOVER_MASK IO_BANK0_GPIO7_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO7_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO7_CTRL_OUTOVER_MASK IO_BANK0_GPIO7_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO7_CTRL_FUNCSEL_MASK IO_BANK0_GPIO7_CTRL_FUNCSEL(ALL1)

/*GPIO8_STATUS Register macros*/

#define IO_BANK0_GPIO8_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO8_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO8_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO8_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO8_STATUS_INFROMPAD_MASK IO_BANK0_GPIO8_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO8_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO8_STATUS_OETOPAD_MASK IO_BANK0_GPIO8_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO8_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO8_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO8_STATUS_OUTTOPAD(ALL1)

/*GPIO8_CTRL Register macros*/

#define IO_BANK0_GPIO8_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO8_CTRL_IRQOVER_MASK IO_BANK0_GPIO8_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO8_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO8_CTRL_INOVER_MASK IO_BANK0_GPIO8_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO8_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO8_CTRL_OEOVER_MASK IO_BANK0_GPIO8_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO8_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO8_CTRL_OUTOVER_MASK IO_BANK0_GPIO8_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO8_CTRL_FUNCSEL_MASK IO_BANK0_GPIO8_CTRL_FUNCSEL(ALL1)

/*GPIO9_STATUS Register macros*/

#define IO_BANK0_GPIO9_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO9_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO9_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO9_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO9_STATUS_INFROMPAD_MASK IO_BANK0_GPIO9_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO9_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO9_STATUS_OETOPAD_MASK IO_BANK0_GPIO9_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO9_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO9_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO9_STATUS_OUTTOPAD(ALL1)

/*GPIO9_CTRL Register macros*/

#define IO_BANK0_GPIO9_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO9_CTRL_IRQOVER_MASK IO_BANK0_GPIO9_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO9_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO9_CTRL_INOVER_MASK IO_BANK0_GPIO9_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO9_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO9_CTRL_OEOVER_MASK IO_BANK0_GPIO9_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO9_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO9_CTRL_OUTOVER_MASK IO_BANK0_GPIO9_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO9_CTRL_FUNCSEL_MASK IO_BANK0_GPIO9_CTRL_FUNCSEL(ALL1)

/*GPIO10_STATUS Register macros*/

#define IO_BANK0_GPIO10_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO10_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO10_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO10_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO10_STATUS_INFROMPAD_MASK IO_BANK0_GPIO10_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO10_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO10_STATUS_OETOPAD_MASK IO_BANK0_GPIO10_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO10_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO10_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO10_STATUS_OUTTOPAD(ALL1)

/*GPIO10_CTRL Register macros*/

#define IO_BANK0_GPIO10_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO10_CTRL_IRQOVER_MASK IO_BANK0_GPIO10_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO10_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO10_CTRL_INOVER_MASK IO_BANK0_GPIO10_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO10_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO10_CTRL_OEOVER_MASK IO_BANK0_GPIO10_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO10_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO10_CTRL_OUTOVER_MASK IO_BANK0_GPIO10_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO10_CTRL_FUNCSEL_MASK IO_BANK0_GPIO10_CTRL_FUNCSEL(ALL1)

/*GPIO11_STATUS Register macros*/

#define IO_BANK0_GPIO11_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO11_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO11_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO11_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO11_STATUS_INFROMPAD_MASK IO_BANK0_GPIO11_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO11_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO11_STATUS_OETOPAD_MASK IO_BANK0_GPIO11_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO11_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO11_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO11_STATUS_OUTTOPAD(ALL1)

/*GPIO11_CTRL Register macros*/

#define IO_BANK0_GPIO11_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO11_CTRL_IRQOVER_MASK IO_BANK0_GPIO11_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO11_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO11_CTRL_INOVER_MASK IO_BANK0_GPIO11_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO11_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO11_CTRL_OEOVER_MASK IO_BANK0_GPIO11_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO11_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO11_CTRL_OUTOVER_MASK IO_BANK0_GPIO11_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO11_CTRL_FUNCSEL_MASK IO_BANK0_GPIO11_CTRL_FUNCSEL(ALL1)

/*GPIO12_STATUS Register macros*/

#define IO_BANK0_GPIO12_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO12_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO12_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO12_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO12_STATUS_INFROMPAD_MASK IO_BANK0_GPIO12_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO12_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO12_STATUS_OETOPAD_MASK IO_BANK0_GPIO12_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO12_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO12_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO12_STATUS_OUTTOPAD(ALL1)

/*GPIO12_CTRL Register macros*/

#define IO_BANK0_GPIO12_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO12_CTRL_IRQOVER_MASK IO_BANK0_GPIO12_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO12_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO12_CTRL_INOVER_MASK IO_BANK0_GPIO12_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO12_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO12_CTRL_OEOVER_MASK IO_BANK0_GPIO12_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO12_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO12_CTRL_OUTOVER_MASK IO_BANK0_GPIO12_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO12_CTRL_FUNCSEL_MASK IO_BANK0_GPIO12_CTRL_FUNCSEL(ALL1)

/*GPIO13_STATUS Register macros*/

#define IO_BANK0_GPIO13_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO13_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO13_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO13_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO13_STATUS_INFROMPAD_MASK IO_BANK0_GPIO13_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO13_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO13_STATUS_OETOPAD_MASK IO_BANK0_GPIO13_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO13_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO13_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO13_STATUS_OUTTOPAD(ALL1)

/*GPIO13_CTRL Register macros*/

#define IO_BANK0_GPIO13_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO13_CTRL_IRQOVER_MASK IO_BANK0_GPIO13_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO13_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO13_CTRL_INOVER_MASK IO_BANK0_GPIO13_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO13_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO13_CTRL_OEOVER_MASK IO_BANK0_GPIO13_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO13_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO13_CTRL_OUTOVER_MASK IO_BANK0_GPIO13_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO13_CTRL_FUNCSEL_MASK IO_BANK0_GPIO13_CTRL_FUNCSEL(ALL1)

/*GPIO14_STATUS Register macros*/

#define IO_BANK0_GPIO14_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO14_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO14_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO14_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO14_STATUS_INFROMPAD_MASK IO_BANK0_GPIO14_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO14_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO14_STATUS_OETOPAD_MASK IO_BANK0_GPIO14_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO14_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO14_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO14_STATUS_OUTTOPAD(ALL1)

/*GPIO14_CTRL Register macros*/

#define IO_BANK0_GPIO14_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO14_CTRL_IRQOVER_MASK IO_BANK0_GPIO14_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO14_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO14_CTRL_INOVER_MASK IO_BANK0_GPIO14_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO14_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO14_CTRL_OEOVER_MASK IO_BANK0_GPIO14_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO14_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO14_CTRL_OUTOVER_MASK IO_BANK0_GPIO14_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO14_CTRL_FUNCSEL_MASK IO_BANK0_GPIO14_CTRL_FUNCSEL(ALL1)

/*GPIO15_STATUS Register macros*/

#define IO_BANK0_GPIO15_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO15_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO15_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO15_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO15_STATUS_INFROMPAD_MASK IO_BANK0_GPIO15_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO15_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO15_STATUS_OETOPAD_MASK IO_BANK0_GPIO15_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO15_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO15_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO15_STATUS_OUTTOPAD(ALL1)

/*GPIO15_CTRL Register macros*/

#define IO_BANK0_GPIO15_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO15_CTRL_IRQOVER_MASK IO_BANK0_GPIO15_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO15_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO15_CTRL_INOVER_MASK IO_BANK0_GPIO15_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO15_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO15_CTRL_OEOVER_MASK IO_BANK0_GPIO15_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO15_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO15_CTRL_OUTOVER_MASK IO_BANK0_GPIO15_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO15_CTRL_FUNCSEL_MASK IO_BANK0_GPIO15_CTRL_FUNCSEL(ALL1)

/*GPIO16_STATUS Register macros*/

#define IO_BANK0_GPIO16_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO16_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO16_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO16_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO16_STATUS_INFROMPAD_MASK IO_BANK0_GPIO16_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO16_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO16_STATUS_OETOPAD_MASK IO_BANK0_GPIO16_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO16_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO16_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO16_STATUS_OUTTOPAD(ALL1)

/*GPIO16_CTRL Register macros*/

#define IO_BANK0_GPIO16_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO16_CTRL_IRQOVER_MASK IO_BANK0_GPIO16_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO16_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO16_CTRL_INOVER_MASK IO_BANK0_GPIO16_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO16_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO16_CTRL_OEOVER_MASK IO_BANK0_GPIO16_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO16_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO16_CTRL_OUTOVER_MASK IO_BANK0_GPIO16_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO16_CTRL_FUNCSEL_MASK IO_BANK0_GPIO16_CTRL_FUNCSEL(ALL1)

/*GPIO17_STATUS Register macros*/

#define IO_BANK0_GPIO17_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO17_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO17_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO17_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO17_STATUS_INFROMPAD_MASK IO_BANK0_GPIO17_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO17_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO17_STATUS_OETOPAD_MASK IO_BANK0_GPIO17_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO17_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO17_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO17_STATUS_OUTTOPAD(ALL1)

/*GPIO17_CTRL Register macros*/

#define IO_BANK0_GPIO17_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO17_CTRL_IRQOVER_MASK IO_BANK0_GPIO17_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO17_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO17_CTRL_INOVER_MASK IO_BANK0_GPIO17_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO17_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO17_CTRL_OEOVER_MASK IO_BANK0_GPIO17_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO17_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO17_CTRL_OUTOVER_MASK IO_BANK0_GPIO17_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO17_CTRL_FUNCSEL_MASK IO_BANK0_GPIO17_CTRL_FUNCSEL(ALL1)

/*GPIO18_STATUS Register macros*/

#define IO_BANK0_GPIO18_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO18_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO18_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO18_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO18_STATUS_INFROMPAD_MASK IO_BANK0_GPIO18_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO18_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO18_STATUS_OETOPAD_MASK IO_BANK0_GPIO18_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO18_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO18_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO18_STATUS_OUTTOPAD(ALL1)

/*GPIO18_CTRL Register macros*/

#define IO_BANK0_GPIO18_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO18_CTRL_IRQOVER_MASK IO_BANK0_GPIO18_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO18_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO18_CTRL_INOVER_MASK IO_BANK0_GPIO18_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO18_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO18_CTRL_OEOVER_MASK IO_BANK0_GPIO18_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO18_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO18_CTRL_OUTOVER_MASK IO_BANK0_GPIO18_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO18_CTRL_FUNCSEL_MASK IO_BANK0_GPIO18_CTRL_FUNCSEL(ALL1)

/*GPIO19_STATUS Register macros*/

#define IO_BANK0_GPIO19_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO19_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO19_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO19_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO19_STATUS_INFROMPAD_MASK IO_BANK0_GPIO19_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO19_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO19_STATUS_OETOPAD_MASK IO_BANK0_GPIO19_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO19_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO19_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO19_STATUS_OUTTOPAD(ALL1)

/*GPIO19_CTRL Register macros*/

#define IO_BANK0_GPIO19_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO19_CTRL_IRQOVER_MASK IO_BANK0_GPIO19_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO19_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO19_CTRL_INOVER_MASK IO_BANK0_GPIO19_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO19_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO19_CTRL_OEOVER_MASK IO_BANK0_GPIO19_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO19_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO19_CTRL_OUTOVER_MASK IO_BANK0_GPIO19_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO19_CTRL_FUNCSEL_MASK IO_BANK0_GPIO19_CTRL_FUNCSEL(ALL1)

/*GPIO20_STATUS Register macros*/

#define IO_BANK0_GPIO20_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO20_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO20_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO20_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO20_STATUS_INFROMPAD_MASK IO_BANK0_GPIO20_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO20_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO20_STATUS_OETOPAD_MASK IO_BANK0_GPIO20_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO20_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO20_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO20_STATUS_OUTTOPAD(ALL1)

/*GPIO20_CTRL Register macros*/

#define IO_BANK0_GPIO20_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO20_CTRL_IRQOVER_MASK IO_BANK0_GPIO20_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO20_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO20_CTRL_INOVER_MASK IO_BANK0_GPIO20_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO20_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO20_CTRL_OEOVER_MASK IO_BANK0_GPIO20_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO20_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO20_CTRL_OUTOVER_MASK IO_BANK0_GPIO20_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO20_CTRL_FUNCSEL_MASK IO_BANK0_GPIO20_CTRL_FUNCSEL(ALL1)

/*GPIO21_STATUS Register macros*/

#define IO_BANK0_GPIO21_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO21_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO21_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO21_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO21_STATUS_INFROMPAD_MASK IO_BANK0_GPIO21_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO21_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO21_STATUS_OETOPAD_MASK IO_BANK0_GPIO21_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO21_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO21_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO21_STATUS_OUTTOPAD(ALL1)

/*GPIO21_CTRL Register macros*/

#define IO_BANK0_GPIO21_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO21_CTRL_IRQOVER_MASK IO_BANK0_GPIO21_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO21_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO21_CTRL_INOVER_MASK IO_BANK0_GPIO21_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO21_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO21_CTRL_OEOVER_MASK IO_BANK0_GPIO21_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO21_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO21_CTRL_OUTOVER_MASK IO_BANK0_GPIO21_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO21_CTRL_FUNCSEL_MASK IO_BANK0_GPIO21_CTRL_FUNCSEL(ALL1)

/*GPIO22_STATUS Register macros*/

#define IO_BANK0_GPIO22_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO22_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO22_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO22_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO22_STATUS_INFROMPAD_MASK IO_BANK0_GPIO22_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO22_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO22_STATUS_OETOPAD_MASK IO_BANK0_GPIO22_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO22_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO22_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO22_STATUS_OUTTOPAD(ALL1)

/*GPIO22_CTRL Register macros*/

#define IO_BANK0_GPIO22_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO22_CTRL_IRQOVER_MASK IO_BANK0_GPIO22_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO22_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO22_CTRL_INOVER_MASK IO_BANK0_GPIO22_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO22_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO22_CTRL_OEOVER_MASK IO_BANK0_GPIO22_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO22_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO22_CTRL_OUTOVER_MASK IO_BANK0_GPIO22_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO22_CTRL_FUNCSEL_MASK IO_BANK0_GPIO22_CTRL_FUNCSEL(ALL1)

/*GPIO23_STATUS Register macros*/

#define IO_BANK0_GPIO23_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO23_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO23_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO23_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO23_STATUS_INFROMPAD_MASK IO_BANK0_GPIO23_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO23_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO23_STATUS_OETOPAD_MASK IO_BANK0_GPIO23_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO23_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO23_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO23_STATUS_OUTTOPAD(ALL1)

/*GPIO23_CTRL Register macros*/

#define IO_BANK0_GPIO23_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO23_CTRL_IRQOVER_MASK IO_BANK0_GPIO23_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO23_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO23_CTRL_INOVER_MASK IO_BANK0_GPIO23_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO23_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO23_CTRL_OEOVER_MASK IO_BANK0_GPIO23_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO23_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO23_CTRL_OUTOVER_MASK IO_BANK0_GPIO23_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO23_CTRL_FUNCSEL_MASK IO_BANK0_GPIO23_CTRL_FUNCSEL(ALL1)

/*GPIO24_STATUS Register macros*/

#define IO_BANK0_GPIO24_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO24_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO24_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO24_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO24_STATUS_INFROMPAD_MASK IO_BANK0_GPIO24_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO24_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO24_STATUS_OETOPAD_MASK IO_BANK0_GPIO24_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO24_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO24_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO24_STATUS_OUTTOPAD(ALL1)

/*GPIO24_CTRL Register macros*/

#define IO_BANK0_GPIO24_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO24_CTRL_IRQOVER_MASK IO_BANK0_GPIO24_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO24_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO24_CTRL_INOVER_MASK IO_BANK0_GPIO24_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO24_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO24_CTRL_OEOVER_MASK IO_BANK0_GPIO24_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO24_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO24_CTRL_OUTOVER_MASK IO_BANK0_GPIO24_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO24_CTRL_FUNCSEL_MASK IO_BANK0_GPIO24_CTRL_FUNCSEL(ALL1)

/*GPIO25_STATUS Register macros*/

#define IO_BANK0_GPIO25_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO25_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO25_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO25_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO25_STATUS_INFROMPAD_MASK IO_BANK0_GPIO25_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO25_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO25_STATUS_OETOPAD_MASK IO_BANK0_GPIO25_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO25_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO25_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO25_STATUS_OUTTOPAD(ALL1)

/*GPIO25_CTRL Register macros*/

#define IO_BANK0_GPIO25_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO25_CTRL_IRQOVER_MASK IO_BANK0_GPIO25_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO25_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO25_CTRL_INOVER_MASK IO_BANK0_GPIO25_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO25_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO25_CTRL_OEOVER_MASK IO_BANK0_GPIO25_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO25_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO25_CTRL_OUTOVER_MASK IO_BANK0_GPIO25_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO25_CTRL_FUNCSEL_MASK IO_BANK0_GPIO25_CTRL_FUNCSEL(ALL1)

/*GPIO26_STATUS Register macros*/

#define IO_BANK0_GPIO26_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO26_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO26_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO26_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO26_STATUS_INFROMPAD_MASK IO_BANK0_GPIO26_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO26_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO26_STATUS_OETOPAD_MASK IO_BANK0_GPIO26_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO26_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO26_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO26_STATUS_OUTTOPAD(ALL1)

/*GPIO26_CTRL Register macros*/

#define IO_BANK0_GPIO26_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO26_CTRL_IRQOVER_MASK IO_BANK0_GPIO26_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO26_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO26_CTRL_INOVER_MASK IO_BANK0_GPIO26_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO26_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO26_CTRL_OEOVER_MASK IO_BANK0_GPIO26_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO26_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO26_CTRL_OUTOVER_MASK IO_BANK0_GPIO26_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO26_CTRL_FUNCSEL_MASK IO_BANK0_GPIO26_CTRL_FUNCSEL(ALL1)

/*GPIO27_STATUS Register macros*/

#define IO_BANK0_GPIO27_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO27_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO27_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO27_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO27_STATUS_INFROMPAD_MASK IO_BANK0_GPIO27_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO27_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO27_STATUS_OETOPAD_MASK IO_BANK0_GPIO27_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO27_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO27_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO27_STATUS_OUTTOPAD(ALL1)

/*GPIO27_CTRL Register macros*/

#define IO_BANK0_GPIO27_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO27_CTRL_IRQOVER_MASK IO_BANK0_GPIO27_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO27_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO27_CTRL_INOVER_MASK IO_BANK0_GPIO27_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO27_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO27_CTRL_OEOVER_MASK IO_BANK0_GPIO27_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO27_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO27_CTRL_OUTOVER_MASK IO_BANK0_GPIO27_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO27_CTRL_FUNCSEL_MASK IO_BANK0_GPIO27_CTRL_FUNCSEL(ALL1)

/*GPIO28_STATUS Register macros*/

#define IO_BANK0_GPIO28_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO28_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO28_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO28_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO28_STATUS_INFROMPAD_MASK IO_BANK0_GPIO28_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO28_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO28_STATUS_OETOPAD_MASK IO_BANK0_GPIO28_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO28_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO28_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO28_STATUS_OUTTOPAD(ALL1)

/*GPIO28_CTRL Register macros*/

#define IO_BANK0_GPIO28_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO28_CTRL_IRQOVER_MASK IO_BANK0_GPIO28_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO28_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO28_CTRL_INOVER_MASK IO_BANK0_GPIO28_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO28_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO28_CTRL_OEOVER_MASK IO_BANK0_GPIO28_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO28_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO28_CTRL_OUTOVER_MASK IO_BANK0_GPIO28_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO28_CTRL_FUNCSEL_MASK IO_BANK0_GPIO28_CTRL_FUNCSEL(ALL1)

/*GPIO29_STATUS Register macros*/

#define IO_BANK0_GPIO29_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO29_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO29_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO29_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO29_STATUS_INFROMPAD_MASK IO_BANK0_GPIO29_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO29_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO29_STATUS_OETOPAD_MASK IO_BANK0_GPIO29_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO29_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO29_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO29_STATUS_OUTTOPAD(ALL1)

/*GPIO29_CTRL Register macros*/

#define IO_BANK0_GPIO29_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO29_CTRL_IRQOVER_MASK IO_BANK0_GPIO29_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO29_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO29_CTRL_INOVER_MASK IO_BANK0_GPIO29_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO29_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO29_CTRL_OEOVER_MASK IO_BANK0_GPIO29_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO29_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO29_CTRL_OUTOVER_MASK IO_BANK0_GPIO29_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO29_CTRL_FUNCSEL_MASK IO_BANK0_GPIO29_CTRL_FUNCSEL(ALL1)

/*GPIO30_STATUS Register macros*/

#define IO_BANK0_GPIO30_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO30_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO30_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO30_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO30_STATUS_INFROMPAD_MASK IO_BANK0_GPIO30_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO30_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO30_STATUS_OETOPAD_MASK IO_BANK0_GPIO30_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO30_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO30_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO30_STATUS_OUTTOPAD(ALL1)

/*GPIO30_CTRL Register macros*/

#define IO_BANK0_GPIO30_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO30_CTRL_IRQOVER_MASK IO_BANK0_GPIO30_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO30_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO30_CTRL_INOVER_MASK IO_BANK0_GPIO30_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO30_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO30_CTRL_OEOVER_MASK IO_BANK0_GPIO30_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO30_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO30_CTRL_OUTOVER_MASK IO_BANK0_GPIO30_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO30_CTRL_FUNCSEL_MASK IO_BANK0_GPIO30_CTRL_FUNCSEL(ALL1)

/*GPIO31_STATUS Register macros*/

#define IO_BANK0_GPIO31_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO31_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO31_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO31_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO31_STATUS_INFROMPAD_MASK IO_BANK0_GPIO31_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO31_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO31_STATUS_OETOPAD_MASK IO_BANK0_GPIO31_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO31_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO31_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO31_STATUS_OUTTOPAD(ALL1)

/*GPIO31_CTRL Register macros*/

#define IO_BANK0_GPIO31_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO31_CTRL_IRQOVER_MASK IO_BANK0_GPIO31_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO31_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO31_CTRL_INOVER_MASK IO_BANK0_GPIO31_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO31_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO31_CTRL_OEOVER_MASK IO_BANK0_GPIO31_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO31_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO31_CTRL_OUTOVER_MASK IO_BANK0_GPIO31_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO31_CTRL_FUNCSEL_MASK IO_BANK0_GPIO31_CTRL_FUNCSEL(ALL1)

/*GPIO32_STATUS Register macros*/

#define IO_BANK0_GPIO32_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO32_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO32_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO32_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO32_STATUS_INFROMPAD_MASK IO_BANK0_GPIO32_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO32_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO32_STATUS_OETOPAD_MASK IO_BANK0_GPIO32_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO32_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO32_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO32_STATUS_OUTTOPAD(ALL1)

/*GPIO32_CTRL Register macros*/

#define IO_BANK0_GPIO32_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO32_CTRL_IRQOVER_MASK IO_BANK0_GPIO32_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO32_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO32_CTRL_INOVER_MASK IO_BANK0_GPIO32_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO32_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO32_CTRL_OEOVER_MASK IO_BANK0_GPIO32_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO32_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO32_CTRL_OUTOVER_MASK IO_BANK0_GPIO32_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO32_CTRL_FUNCSEL_MASK IO_BANK0_GPIO32_CTRL_FUNCSEL(ALL1)

/*GPIO33_STATUS Register macros*/

#define IO_BANK0_GPIO33_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO33_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO33_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO33_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO33_STATUS_INFROMPAD_MASK IO_BANK0_GPIO33_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO33_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO33_STATUS_OETOPAD_MASK IO_BANK0_GPIO33_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO33_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO33_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO33_STATUS_OUTTOPAD(ALL1)

/*GPIO33_CTRL Register macros*/

#define IO_BANK0_GPIO33_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO33_CTRL_IRQOVER_MASK IO_BANK0_GPIO33_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO33_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO33_CTRL_INOVER_MASK IO_BANK0_GPIO33_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO33_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO33_CTRL_OEOVER_MASK IO_BANK0_GPIO33_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO33_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO33_CTRL_OUTOVER_MASK IO_BANK0_GPIO33_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO33_CTRL_FUNCSEL_MASK IO_BANK0_GPIO33_CTRL_FUNCSEL(ALL1)

/*GPIO34_STATUS Register macros*/

#define IO_BANK0_GPIO34_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO34_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO34_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO34_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO34_STATUS_INFROMPAD_MASK IO_BANK0_GPIO34_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO34_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO34_STATUS_OETOPAD_MASK IO_BANK0_GPIO34_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO34_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO34_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO34_STATUS_OUTTOPAD(ALL1)

/*GPIO34_CTRL Register macros*/

#define IO_BANK0_GPIO34_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO34_CTRL_IRQOVER_MASK IO_BANK0_GPIO34_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO34_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO34_CTRL_INOVER_MASK IO_BANK0_GPIO34_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO34_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO34_CTRL_OEOVER_MASK IO_BANK0_GPIO34_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO34_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO34_CTRL_OUTOVER_MASK IO_BANK0_GPIO34_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO34_CTRL_FUNCSEL_MASK IO_BANK0_GPIO34_CTRL_FUNCSEL(ALL1)

/*GPIO35_STATUS Register macros*/

#define IO_BANK0_GPIO35_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO35_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO35_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO35_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO35_STATUS_INFROMPAD_MASK IO_BANK0_GPIO35_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO35_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO35_STATUS_OETOPAD_MASK IO_BANK0_GPIO35_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO35_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO35_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO35_STATUS_OUTTOPAD(ALL1)

/*GPIO35_CTRL Register macros*/

#define IO_BANK0_GPIO35_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO35_CTRL_IRQOVER_MASK IO_BANK0_GPIO35_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO35_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO35_CTRL_INOVER_MASK IO_BANK0_GPIO35_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO35_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO35_CTRL_OEOVER_MASK IO_BANK0_GPIO35_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO35_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO35_CTRL_OUTOVER_MASK IO_BANK0_GPIO35_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO35_CTRL_FUNCSEL_MASK IO_BANK0_GPIO35_CTRL_FUNCSEL(ALL1)

/*GPIO36_STATUS Register macros*/

#define IO_BANK0_GPIO36_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO36_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO36_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO36_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO36_STATUS_INFROMPAD_MASK IO_BANK0_GPIO36_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO36_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO36_STATUS_OETOPAD_MASK IO_BANK0_GPIO36_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO36_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO36_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO36_STATUS_OUTTOPAD(ALL1)

/*GPIO36_CTRL Register macros*/

#define IO_BANK0_GPIO36_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO36_CTRL_IRQOVER_MASK IO_BANK0_GPIO36_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO36_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO36_CTRL_INOVER_MASK IO_BANK0_GPIO36_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO36_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO36_CTRL_OEOVER_MASK IO_BANK0_GPIO36_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO36_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO36_CTRL_OUTOVER_MASK IO_BANK0_GPIO36_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO36_CTRL_FUNCSEL_MASK IO_BANK0_GPIO36_CTRL_FUNCSEL(ALL1)

/*GPIO37_STATUS Register macros*/

#define IO_BANK0_GPIO37_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO37_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO37_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO37_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO37_STATUS_INFROMPAD_MASK IO_BANK0_GPIO37_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO37_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO37_STATUS_OETOPAD_MASK IO_BANK0_GPIO37_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO37_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO37_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO37_STATUS_OUTTOPAD(ALL1)

/*GPIO37_CTRL Register macros*/

#define IO_BANK0_GPIO37_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO37_CTRL_IRQOVER_MASK IO_BANK0_GPIO37_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO37_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO37_CTRL_INOVER_MASK IO_BANK0_GPIO37_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO37_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO37_CTRL_OEOVER_MASK IO_BANK0_GPIO37_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO37_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO37_CTRL_OUTOVER_MASK IO_BANK0_GPIO37_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO37_CTRL_FUNCSEL_MASK IO_BANK0_GPIO37_CTRL_FUNCSEL(ALL1)

/*GPIO38_STATUS Register macros*/

#define IO_BANK0_GPIO38_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO38_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO38_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO38_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO38_STATUS_INFROMPAD_MASK IO_BANK0_GPIO38_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO38_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO38_STATUS_OETOPAD_MASK IO_BANK0_GPIO38_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO38_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO38_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO38_STATUS_OUTTOPAD(ALL1)

/*GPIO38_CTRL Register macros*/

#define IO_BANK0_GPIO38_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO38_CTRL_IRQOVER_MASK IO_BANK0_GPIO38_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO38_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO38_CTRL_INOVER_MASK IO_BANK0_GPIO38_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO38_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO38_CTRL_OEOVER_MASK IO_BANK0_GPIO38_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO38_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO38_CTRL_OUTOVER_MASK IO_BANK0_GPIO38_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO38_CTRL_FUNCSEL_MASK IO_BANK0_GPIO38_CTRL_FUNCSEL(ALL1)

/*GPIO39_STATUS Register macros*/

#define IO_BANK0_GPIO39_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO39_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO39_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO39_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO39_STATUS_INFROMPAD_MASK IO_BANK0_GPIO39_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO39_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO39_STATUS_OETOPAD_MASK IO_BANK0_GPIO39_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO39_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO39_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO39_STATUS_OUTTOPAD(ALL1)

/*GPIO39_CTRL Register macros*/

#define IO_BANK0_GPIO39_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO39_CTRL_IRQOVER_MASK IO_BANK0_GPIO39_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO39_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO39_CTRL_INOVER_MASK IO_BANK0_GPIO39_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO39_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO39_CTRL_OEOVER_MASK IO_BANK0_GPIO39_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO39_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO39_CTRL_OUTOVER_MASK IO_BANK0_GPIO39_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO39_CTRL_FUNCSEL_MASK IO_BANK0_GPIO39_CTRL_FUNCSEL(ALL1)

/*GPIO40_STATUS Register macros*/

#define IO_BANK0_GPIO40_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO40_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO40_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO40_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO40_STATUS_INFROMPAD_MASK IO_BANK0_GPIO40_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO40_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO40_STATUS_OETOPAD_MASK IO_BANK0_GPIO40_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO40_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO40_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO40_STATUS_OUTTOPAD(ALL1)

/*GPIO40_CTRL Register macros*/

#define IO_BANK0_GPIO40_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO40_CTRL_IRQOVER_MASK IO_BANK0_GPIO40_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO40_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO40_CTRL_INOVER_MASK IO_BANK0_GPIO40_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO40_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO40_CTRL_OEOVER_MASK IO_BANK0_GPIO40_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO40_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO40_CTRL_OUTOVER_MASK IO_BANK0_GPIO40_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO40_CTRL_FUNCSEL_MASK IO_BANK0_GPIO40_CTRL_FUNCSEL(ALL1)

/*GPIO41_STATUS Register macros*/

#define IO_BANK0_GPIO41_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO41_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO41_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO41_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO41_STATUS_INFROMPAD_MASK IO_BANK0_GPIO41_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO41_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO41_STATUS_OETOPAD_MASK IO_BANK0_GPIO41_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO41_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO41_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO41_STATUS_OUTTOPAD(ALL1)

/*GPIO41_CTRL Register macros*/

#define IO_BANK0_GPIO41_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO41_CTRL_IRQOVER_MASK IO_BANK0_GPIO41_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO41_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO41_CTRL_INOVER_MASK IO_BANK0_GPIO41_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO41_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO41_CTRL_OEOVER_MASK IO_BANK0_GPIO41_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO41_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO41_CTRL_OUTOVER_MASK IO_BANK0_GPIO41_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO41_CTRL_FUNCSEL_MASK IO_BANK0_GPIO41_CTRL_FUNCSEL(ALL1)

/*GPIO42_STATUS Register macros*/

#define IO_BANK0_GPIO42_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO42_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO42_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO42_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO42_STATUS_INFROMPAD_MASK IO_BANK0_GPIO42_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO42_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO42_STATUS_OETOPAD_MASK IO_BANK0_GPIO42_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO42_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO42_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO42_STATUS_OUTTOPAD(ALL1)

/*GPIO42_CTRL Register macros*/

#define IO_BANK0_GPIO42_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO42_CTRL_IRQOVER_MASK IO_BANK0_GPIO42_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO42_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO42_CTRL_INOVER_MASK IO_BANK0_GPIO42_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO42_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO42_CTRL_OEOVER_MASK IO_BANK0_GPIO42_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO42_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO42_CTRL_OUTOVER_MASK IO_BANK0_GPIO42_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO42_CTRL_FUNCSEL_MASK IO_BANK0_GPIO42_CTRL_FUNCSEL(ALL1)

/*GPIO43_STATUS Register macros*/

#define IO_BANK0_GPIO43_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO43_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO43_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO43_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO43_STATUS_INFROMPAD_MASK IO_BANK0_GPIO43_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO43_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO43_STATUS_OETOPAD_MASK IO_BANK0_GPIO43_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO43_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO43_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO43_STATUS_OUTTOPAD(ALL1)

/*GPIO43_CTRL Register macros*/

#define IO_BANK0_GPIO43_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO43_CTRL_IRQOVER_MASK IO_BANK0_GPIO43_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO43_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO43_CTRL_INOVER_MASK IO_BANK0_GPIO43_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO43_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO43_CTRL_OEOVER_MASK IO_BANK0_GPIO43_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO43_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO43_CTRL_OUTOVER_MASK IO_BANK0_GPIO43_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO43_CTRL_FUNCSEL_MASK IO_BANK0_GPIO43_CTRL_FUNCSEL(ALL1)

/*GPIO44_STATUS Register macros*/

#define IO_BANK0_GPIO44_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO44_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO44_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO44_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO44_STATUS_INFROMPAD_MASK IO_BANK0_GPIO44_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO44_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO44_STATUS_OETOPAD_MASK IO_BANK0_GPIO44_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO44_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO44_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO44_STATUS_OUTTOPAD(ALL1)

/*GPIO44_CTRL Register macros*/

#define IO_BANK0_GPIO44_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO44_CTRL_IRQOVER_MASK IO_BANK0_GPIO44_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO44_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO44_CTRL_INOVER_MASK IO_BANK0_GPIO44_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO44_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO44_CTRL_OEOVER_MASK IO_BANK0_GPIO44_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO44_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO44_CTRL_OUTOVER_MASK IO_BANK0_GPIO44_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO44_CTRL_FUNCSEL_MASK IO_BANK0_GPIO44_CTRL_FUNCSEL(ALL1)

/*GPIO45_STATUS Register macros*/

#define IO_BANK0_GPIO45_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO45_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO45_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO45_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO45_STATUS_INFROMPAD_MASK IO_BANK0_GPIO45_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO45_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO45_STATUS_OETOPAD_MASK IO_BANK0_GPIO45_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO45_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO45_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO45_STATUS_OUTTOPAD(ALL1)

/*GPIO45_CTRL Register macros*/

#define IO_BANK0_GPIO45_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO45_CTRL_IRQOVER_MASK IO_BANK0_GPIO45_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO45_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO45_CTRL_INOVER_MASK IO_BANK0_GPIO45_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO45_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO45_CTRL_OEOVER_MASK IO_BANK0_GPIO45_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO45_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO45_CTRL_OUTOVER_MASK IO_BANK0_GPIO45_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO45_CTRL_FUNCSEL_MASK IO_BANK0_GPIO45_CTRL_FUNCSEL(ALL1)

/*GPIO46_STATUS Register macros*/

#define IO_BANK0_GPIO46_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO46_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO46_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO46_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO46_STATUS_INFROMPAD_MASK IO_BANK0_GPIO46_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO46_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO46_STATUS_OETOPAD_MASK IO_BANK0_GPIO46_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO46_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO46_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO46_STATUS_OUTTOPAD(ALL1)

/*GPIO46_CTRL Register macros*/

#define IO_BANK0_GPIO46_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO46_CTRL_IRQOVER_MASK IO_BANK0_GPIO46_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO46_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO46_CTRL_INOVER_MASK IO_BANK0_GPIO46_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO46_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO46_CTRL_OEOVER_MASK IO_BANK0_GPIO46_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO46_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO46_CTRL_OUTOVER_MASK IO_BANK0_GPIO46_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO46_CTRL_FUNCSEL_MASK IO_BANK0_GPIO46_CTRL_FUNCSEL(ALL1)

/*GPIO47_STATUS Register macros*/

#define IO_BANK0_GPIO47_STATUS_IRQTOPROC(v) (((v)&0x1)<<26)
#define IO_BANK0_GPIO47_STATUS_IRQTOPROC_MASK IO_BANK0_GPIO47_STATUS_IRQTOPROC(ALL1)
#define IO_BANK0_GPIO47_STATUS_INFROMPAD(v) (((v)&0x1)<<17)
#define IO_BANK0_GPIO47_STATUS_INFROMPAD_MASK IO_BANK0_GPIO47_STATUS_INFROMPAD(ALL1)
#define IO_BANK0_GPIO47_STATUS_OETOPAD(v) (((v)&0x1)<<13)
#define IO_BANK0_GPIO47_STATUS_OETOPAD_MASK IO_BANK0_GPIO47_STATUS_OETOPAD(ALL1)
#define IO_BANK0_GPIO47_STATUS_OUTTOPAD(v) (((v)&0x1)<<9)
#define IO_BANK0_GPIO47_STATUS_OUTTOPAD_MASK IO_BANK0_GPIO47_STATUS_OUTTOPAD(ALL1)

/*GPIO47_CTRL Register macros*/

#define IO_BANK0_GPIO47_CTRL_IRQOVER(v) (((v)&0x3)<<28)
#define IO_BANK0_GPIO47_CTRL_IRQOVER_MASK IO_BANK0_GPIO47_CTRL_IRQOVER(ALL1)
#define IO_BANK0_GPIO47_CTRL_INOVER(v) (((v)&0x3)<<16)
#define IO_BANK0_GPIO47_CTRL_INOVER_MASK IO_BANK0_GPIO47_CTRL_INOVER(ALL1)
#define IO_BANK0_GPIO47_CTRL_OEOVER(v) (((v)&0x3)<<14)
#define IO_BANK0_GPIO47_CTRL_OEOVER_MASK IO_BANK0_GPIO47_CTRL_OEOVER(ALL1)
#define IO_BANK0_GPIO47_CTRL_OUTOVER(v) (((v)&0x3)<<12)
#define IO_BANK0_GPIO47_CTRL_OUTOVER_MASK IO_BANK0_GPIO47_CTRL_OUTOVER(ALL1)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL(v) (((v)&0x1f)<<0)
#define IO_BANK0_GPIO47_CTRL_FUNCSEL_MASK IO_BANK0_GPIO47_CTRL_FUNCSEL(ALL1)

/*IRQSUMMARY_PROC0_SECURE0 Register macros*/

#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31(v) (((v)&0x1)<<31)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30(v) (((v)&0x1)<<30)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29(v) (((v)&0x1)<<29)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28(v) (((v)&0x1)<<28)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27(v) (((v)&0x1)<<27)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26(v) (((v)&0x1)<<26)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25(v) (((v)&0x1)<<25)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24(v) (((v)&0x1)<<24)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23(v) (((v)&0x1)<<23)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22(v) (((v)&0x1)<<22)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21(v) (((v)&0x1)<<21)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20(v) (((v)&0x1)<<20)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19(v) (((v)&0x1)<<19)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18(v) (((v)&0x1)<<18)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17(v) (((v)&0x1)<<17)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16(v) (((v)&0x1)<<16)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0(ALL1)

/*IRQSUMMARY_PROC0_SECURE1 Register macros*/

#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32_MASK IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32(ALL1)

/*IRQSUMMARY_PROC0_NONSECURE0 Register macros*/

#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31(v) (((v)&0x1)<<31)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30(v) (((v)&0x1)<<30)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29(v) (((v)&0x1)<<29)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28(v) (((v)&0x1)<<28)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27(v) (((v)&0x1)<<27)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26(v) (((v)&0x1)<<26)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25(v) (((v)&0x1)<<25)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24(v) (((v)&0x1)<<24)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23(v) (((v)&0x1)<<23)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22(v) (((v)&0x1)<<22)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21(v) (((v)&0x1)<<21)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20(v) (((v)&0x1)<<20)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19(v) (((v)&0x1)<<19)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18(v) (((v)&0x1)<<18)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17(v) (((v)&0x1)<<17)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16(v) (((v)&0x1)<<16)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0(ALL1)

/*IRQSUMMARY_PROC0_NONSECURE1 Register macros*/

#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32_MASK IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32(ALL1)

/*IRQSUMMARY_PROC1_SECURE0 Register macros*/

#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31(v) (((v)&0x1)<<31)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30(v) (((v)&0x1)<<30)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29(v) (((v)&0x1)<<29)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28(v) (((v)&0x1)<<28)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27(v) (((v)&0x1)<<27)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26(v) (((v)&0x1)<<26)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25(v) (((v)&0x1)<<25)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24(v) (((v)&0x1)<<24)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23(v) (((v)&0x1)<<23)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22(v) (((v)&0x1)<<22)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21(v) (((v)&0x1)<<21)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20(v) (((v)&0x1)<<20)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19(v) (((v)&0x1)<<19)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18(v) (((v)&0x1)<<18)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17(v) (((v)&0x1)<<17)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16(v) (((v)&0x1)<<16)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0(ALL1)

/*IRQSUMMARY_PROC1_SECURE1 Register macros*/

#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32_MASK IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32(ALL1)

/*IRQSUMMARY_PROC1_NONSECURE0 Register macros*/

#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31(v) (((v)&0x1)<<31)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30(v) (((v)&0x1)<<30)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29(v) (((v)&0x1)<<29)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28(v) (((v)&0x1)<<28)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27(v) (((v)&0x1)<<27)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26(v) (((v)&0x1)<<26)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25(v) (((v)&0x1)<<25)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24(v) (((v)&0x1)<<24)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23(v) (((v)&0x1)<<23)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22(v) (((v)&0x1)<<22)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21(v) (((v)&0x1)<<21)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20(v) (((v)&0x1)<<20)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19(v) (((v)&0x1)<<19)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18(v) (((v)&0x1)<<18)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17(v) (((v)&0x1)<<17)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16(v) (((v)&0x1)<<16)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0(ALL1)

/*IRQSUMMARY_PROC1_NONSECURE1 Register macros*/

#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33(ALL1)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32_MASK IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32(ALL1)

/*IRQSUMMARY_DORMANT_WAKE_SECURE0 Register macros*/

#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31(v) (((v)&0x1)<<31)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30(v) (((v)&0x1)<<30)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29(v) (((v)&0x1)<<29)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28(v) (((v)&0x1)<<28)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27(v) (((v)&0x1)<<27)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26(v) (((v)&0x1)<<26)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25(v) (((v)&0x1)<<25)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24(v) (((v)&0x1)<<24)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23(v) (((v)&0x1)<<23)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22(v) (((v)&0x1)<<22)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21(v) (((v)&0x1)<<21)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20(v) (((v)&0x1)<<20)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19(v) (((v)&0x1)<<19)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18(v) (((v)&0x1)<<18)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17(v) (((v)&0x1)<<17)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16(v) (((v)&0x1)<<16)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0(ALL1)

/*IRQSUMMARY_DORMANT_WAKE_SECURE1 Register macros*/

#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32(ALL1)

/*IRQSUMMARY_DORMANT_WAKE_NONSECURE0 Register macros*/

#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31(v) (((v)&0x1)<<31)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30(v) (((v)&0x1)<<30)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29(v) (((v)&0x1)<<29)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28(v) (((v)&0x1)<<28)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27(v) (((v)&0x1)<<27)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26(v) (((v)&0x1)<<26)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25(v) (((v)&0x1)<<25)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24(v) (((v)&0x1)<<24)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23(v) (((v)&0x1)<<23)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22(v) (((v)&0x1)<<22)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21(v) (((v)&0x1)<<21)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20(v) (((v)&0x1)<<20)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19(v) (((v)&0x1)<<19)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18(v) (((v)&0x1)<<18)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17(v) (((v)&0x1)<<17)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16(v) (((v)&0x1)<<16)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0(ALL1)

/*IRQSUMMARY_DORMANT_WAKE_NONSECURE1 Register macros*/

#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47(v) (((v)&0x1)<<15)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46(v) (((v)&0x1)<<14)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45(v) (((v)&0x1)<<13)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44(v) (((v)&0x1)<<12)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43(v) (((v)&0x1)<<11)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42(v) (((v)&0x1)<<10)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41(v) (((v)&0x1)<<9)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40(v) (((v)&0x1)<<8)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39(v) (((v)&0x1)<<7)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38(v) (((v)&0x1)<<6)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37(v) (((v)&0x1)<<5)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36(v) (((v)&0x1)<<4)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35(v) (((v)&0x1)<<3)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34(v) (((v)&0x1)<<2)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33(v) (((v)&0x1)<<1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33(ALL1)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32(v) (((v)&0x1)<<0)
#define IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32_MASK IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32(ALL1)

/*INTR0 Register macros*/

#define IO_BANK0_INTR0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_INTR0_GPIO7_EDGE_HIGH_MASK IO_BANK0_INTR0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_INTR0_GPIO7_EDGE_LOW_MASK IO_BANK0_INTR0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_INTR0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_INTR0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_INTR0_GPIO7_LEVEL_LOW_MASK IO_BANK0_INTR0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_INTR0_GPIO6_EDGE_HIGH_MASK IO_BANK0_INTR0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_INTR0_GPIO6_EDGE_LOW_MASK IO_BANK0_INTR0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_INTR0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_INTR0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_INTR0_GPIO6_LEVEL_LOW_MASK IO_BANK0_INTR0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_INTR0_GPIO5_EDGE_HIGH_MASK IO_BANK0_INTR0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_INTR0_GPIO5_EDGE_LOW_MASK IO_BANK0_INTR0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_INTR0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_INTR0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_INTR0_GPIO5_LEVEL_LOW_MASK IO_BANK0_INTR0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_INTR0_GPIO4_EDGE_HIGH_MASK IO_BANK0_INTR0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_INTR0_GPIO4_EDGE_LOW_MASK IO_BANK0_INTR0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_INTR0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_INTR0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_INTR0_GPIO4_LEVEL_LOW_MASK IO_BANK0_INTR0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_INTR0_GPIO3_EDGE_HIGH_MASK IO_BANK0_INTR0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_INTR0_GPIO3_EDGE_LOW_MASK IO_BANK0_INTR0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_INTR0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_INTR0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_INTR0_GPIO3_LEVEL_LOW_MASK IO_BANK0_INTR0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_INTR0_GPIO2_EDGE_HIGH_MASK IO_BANK0_INTR0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_INTR0_GPIO2_EDGE_LOW_MASK IO_BANK0_INTR0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_INTR0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_INTR0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_INTR0_GPIO2_LEVEL_LOW_MASK IO_BANK0_INTR0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_INTR0_GPIO1_EDGE_HIGH_MASK IO_BANK0_INTR0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_INTR0_GPIO1_EDGE_LOW_MASK IO_BANK0_INTR0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_INTR0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_INTR0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_INTR0_GPIO1_LEVEL_LOW_MASK IO_BANK0_INTR0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_INTR0_GPIO0_EDGE_HIGH_MASK IO_BANK0_INTR0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_INTR0_GPIO0_EDGE_LOW_MASK IO_BANK0_INTR0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_INTR0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_INTR0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_INTR0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_INTR0_GPIO0_LEVEL_LOW_MASK IO_BANK0_INTR0_GPIO0_LEVEL_LOW(ALL1)

/*INTR1 Register macros*/

#define IO_BANK0_INTR1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_INTR1_GPIO15_EDGE_HIGH_MASK IO_BANK0_INTR1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_INTR1_GPIO15_EDGE_LOW_MASK IO_BANK0_INTR1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_INTR1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_INTR1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_INTR1_GPIO15_LEVEL_LOW_MASK IO_BANK0_INTR1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_INTR1_GPIO14_EDGE_HIGH_MASK IO_BANK0_INTR1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_INTR1_GPIO14_EDGE_LOW_MASK IO_BANK0_INTR1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_INTR1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_INTR1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_INTR1_GPIO14_LEVEL_LOW_MASK IO_BANK0_INTR1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_INTR1_GPIO13_EDGE_HIGH_MASK IO_BANK0_INTR1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_INTR1_GPIO13_EDGE_LOW_MASK IO_BANK0_INTR1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_INTR1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_INTR1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_INTR1_GPIO13_LEVEL_LOW_MASK IO_BANK0_INTR1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_INTR1_GPIO12_EDGE_HIGH_MASK IO_BANK0_INTR1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_INTR1_GPIO12_EDGE_LOW_MASK IO_BANK0_INTR1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_INTR1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_INTR1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_INTR1_GPIO12_LEVEL_LOW_MASK IO_BANK0_INTR1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_INTR1_GPIO11_EDGE_HIGH_MASK IO_BANK0_INTR1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_INTR1_GPIO11_EDGE_LOW_MASK IO_BANK0_INTR1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_INTR1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_INTR1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_INTR1_GPIO11_LEVEL_LOW_MASK IO_BANK0_INTR1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_INTR1_GPIO10_EDGE_HIGH_MASK IO_BANK0_INTR1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_INTR1_GPIO10_EDGE_LOW_MASK IO_BANK0_INTR1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_INTR1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_INTR1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_INTR1_GPIO10_LEVEL_LOW_MASK IO_BANK0_INTR1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_INTR1_GPIO9_EDGE_HIGH_MASK IO_BANK0_INTR1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_INTR1_GPIO9_EDGE_LOW_MASK IO_BANK0_INTR1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_INTR1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_INTR1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_INTR1_GPIO9_LEVEL_LOW_MASK IO_BANK0_INTR1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_INTR1_GPIO8_EDGE_HIGH_MASK IO_BANK0_INTR1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_INTR1_GPIO8_EDGE_LOW_MASK IO_BANK0_INTR1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_INTR1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_INTR1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_INTR1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_INTR1_GPIO8_LEVEL_LOW_MASK IO_BANK0_INTR1_GPIO8_LEVEL_LOW(ALL1)

/*INTR2 Register macros*/

#define IO_BANK0_INTR2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_INTR2_GPIO23_EDGE_HIGH_MASK IO_BANK0_INTR2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_INTR2_GPIO23_EDGE_LOW_MASK IO_BANK0_INTR2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_INTR2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_INTR2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_INTR2_GPIO23_LEVEL_LOW_MASK IO_BANK0_INTR2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_INTR2_GPIO22_EDGE_HIGH_MASK IO_BANK0_INTR2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_INTR2_GPIO22_EDGE_LOW_MASK IO_BANK0_INTR2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_INTR2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_INTR2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_INTR2_GPIO22_LEVEL_LOW_MASK IO_BANK0_INTR2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_INTR2_GPIO21_EDGE_HIGH_MASK IO_BANK0_INTR2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_INTR2_GPIO21_EDGE_LOW_MASK IO_BANK0_INTR2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_INTR2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_INTR2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_INTR2_GPIO21_LEVEL_LOW_MASK IO_BANK0_INTR2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_INTR2_GPIO20_EDGE_HIGH_MASK IO_BANK0_INTR2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_INTR2_GPIO20_EDGE_LOW_MASK IO_BANK0_INTR2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_INTR2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_INTR2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_INTR2_GPIO20_LEVEL_LOW_MASK IO_BANK0_INTR2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_INTR2_GPIO19_EDGE_HIGH_MASK IO_BANK0_INTR2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_INTR2_GPIO19_EDGE_LOW_MASK IO_BANK0_INTR2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_INTR2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_INTR2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_INTR2_GPIO19_LEVEL_LOW_MASK IO_BANK0_INTR2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_INTR2_GPIO18_EDGE_HIGH_MASK IO_BANK0_INTR2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_INTR2_GPIO18_EDGE_LOW_MASK IO_BANK0_INTR2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_INTR2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_INTR2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_INTR2_GPIO18_LEVEL_LOW_MASK IO_BANK0_INTR2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_INTR2_GPIO17_EDGE_HIGH_MASK IO_BANK0_INTR2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_INTR2_GPIO17_EDGE_LOW_MASK IO_BANK0_INTR2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_INTR2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_INTR2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_INTR2_GPIO17_LEVEL_LOW_MASK IO_BANK0_INTR2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_INTR2_GPIO16_EDGE_HIGH_MASK IO_BANK0_INTR2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_INTR2_GPIO16_EDGE_LOW_MASK IO_BANK0_INTR2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_INTR2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_INTR2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_INTR2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_INTR2_GPIO16_LEVEL_LOW_MASK IO_BANK0_INTR2_GPIO16_LEVEL_LOW(ALL1)

/*INTR3 Register macros*/

#define IO_BANK0_INTR3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_INTR3_GPIO31_EDGE_HIGH_MASK IO_BANK0_INTR3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_INTR3_GPIO31_EDGE_LOW_MASK IO_BANK0_INTR3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_INTR3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_INTR3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_INTR3_GPIO31_LEVEL_LOW_MASK IO_BANK0_INTR3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_INTR3_GPIO30_EDGE_HIGH_MASK IO_BANK0_INTR3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_INTR3_GPIO30_EDGE_LOW_MASK IO_BANK0_INTR3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_INTR3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_INTR3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_INTR3_GPIO30_LEVEL_LOW_MASK IO_BANK0_INTR3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_INTR3_GPIO29_EDGE_HIGH_MASK IO_BANK0_INTR3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_INTR3_GPIO29_EDGE_LOW_MASK IO_BANK0_INTR3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_INTR3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_INTR3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_INTR3_GPIO29_LEVEL_LOW_MASK IO_BANK0_INTR3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_INTR3_GPIO28_EDGE_HIGH_MASK IO_BANK0_INTR3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_INTR3_GPIO28_EDGE_LOW_MASK IO_BANK0_INTR3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_INTR3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_INTR3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_INTR3_GPIO28_LEVEL_LOW_MASK IO_BANK0_INTR3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_INTR3_GPIO27_EDGE_HIGH_MASK IO_BANK0_INTR3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_INTR3_GPIO27_EDGE_LOW_MASK IO_BANK0_INTR3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_INTR3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_INTR3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_INTR3_GPIO27_LEVEL_LOW_MASK IO_BANK0_INTR3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_INTR3_GPIO26_EDGE_HIGH_MASK IO_BANK0_INTR3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_INTR3_GPIO26_EDGE_LOW_MASK IO_BANK0_INTR3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_INTR3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_INTR3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_INTR3_GPIO26_LEVEL_LOW_MASK IO_BANK0_INTR3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_INTR3_GPIO25_EDGE_HIGH_MASK IO_BANK0_INTR3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_INTR3_GPIO25_EDGE_LOW_MASK IO_BANK0_INTR3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_INTR3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_INTR3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_INTR3_GPIO25_LEVEL_LOW_MASK IO_BANK0_INTR3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_INTR3_GPIO24_EDGE_HIGH_MASK IO_BANK0_INTR3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_INTR3_GPIO24_EDGE_LOW_MASK IO_BANK0_INTR3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_INTR3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_INTR3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_INTR3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_INTR3_GPIO24_LEVEL_LOW_MASK IO_BANK0_INTR3_GPIO24_LEVEL_LOW(ALL1)

/*INTR4 Register macros*/

#define IO_BANK0_INTR4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_INTR4_GPIO39_EDGE_HIGH_MASK IO_BANK0_INTR4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_INTR4_GPIO39_EDGE_LOW_MASK IO_BANK0_INTR4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_INTR4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_INTR4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_INTR4_GPIO39_LEVEL_LOW_MASK IO_BANK0_INTR4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_INTR4_GPIO38_EDGE_HIGH_MASK IO_BANK0_INTR4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_INTR4_GPIO38_EDGE_LOW_MASK IO_BANK0_INTR4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_INTR4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_INTR4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_INTR4_GPIO38_LEVEL_LOW_MASK IO_BANK0_INTR4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_INTR4_GPIO37_EDGE_HIGH_MASK IO_BANK0_INTR4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_INTR4_GPIO37_EDGE_LOW_MASK IO_BANK0_INTR4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_INTR4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_INTR4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_INTR4_GPIO37_LEVEL_LOW_MASK IO_BANK0_INTR4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_INTR4_GPIO36_EDGE_HIGH_MASK IO_BANK0_INTR4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_INTR4_GPIO36_EDGE_LOW_MASK IO_BANK0_INTR4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_INTR4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_INTR4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_INTR4_GPIO36_LEVEL_LOW_MASK IO_BANK0_INTR4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_INTR4_GPIO35_EDGE_HIGH_MASK IO_BANK0_INTR4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_INTR4_GPIO35_EDGE_LOW_MASK IO_BANK0_INTR4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_INTR4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_INTR4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_INTR4_GPIO35_LEVEL_LOW_MASK IO_BANK0_INTR4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_INTR4_GPIO34_EDGE_HIGH_MASK IO_BANK0_INTR4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_INTR4_GPIO34_EDGE_LOW_MASK IO_BANK0_INTR4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_INTR4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_INTR4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_INTR4_GPIO34_LEVEL_LOW_MASK IO_BANK0_INTR4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_INTR4_GPIO33_EDGE_HIGH_MASK IO_BANK0_INTR4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_INTR4_GPIO33_EDGE_LOW_MASK IO_BANK0_INTR4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_INTR4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_INTR4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_INTR4_GPIO33_LEVEL_LOW_MASK IO_BANK0_INTR4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_INTR4_GPIO32_EDGE_HIGH_MASK IO_BANK0_INTR4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_INTR4_GPIO32_EDGE_LOW_MASK IO_BANK0_INTR4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_INTR4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_INTR4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_INTR4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_INTR4_GPIO32_LEVEL_LOW_MASK IO_BANK0_INTR4_GPIO32_LEVEL_LOW(ALL1)

/*INTR5 Register macros*/

#define IO_BANK0_INTR5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_INTR5_GPIO47_EDGE_HIGH_MASK IO_BANK0_INTR5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_INTR5_GPIO47_EDGE_LOW_MASK IO_BANK0_INTR5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_INTR5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_INTR5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_INTR5_GPIO47_LEVEL_LOW_MASK IO_BANK0_INTR5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_INTR5_GPIO46_EDGE_HIGH_MASK IO_BANK0_INTR5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_INTR5_GPIO46_EDGE_LOW_MASK IO_BANK0_INTR5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_INTR5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_INTR5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_INTR5_GPIO46_LEVEL_LOW_MASK IO_BANK0_INTR5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_INTR5_GPIO45_EDGE_HIGH_MASK IO_BANK0_INTR5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_INTR5_GPIO45_EDGE_LOW_MASK IO_BANK0_INTR5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_INTR5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_INTR5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_INTR5_GPIO45_LEVEL_LOW_MASK IO_BANK0_INTR5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_INTR5_GPIO44_EDGE_HIGH_MASK IO_BANK0_INTR5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_INTR5_GPIO44_EDGE_LOW_MASK IO_BANK0_INTR5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_INTR5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_INTR5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_INTR5_GPIO44_LEVEL_LOW_MASK IO_BANK0_INTR5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_INTR5_GPIO43_EDGE_HIGH_MASK IO_BANK0_INTR5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_INTR5_GPIO43_EDGE_LOW_MASK IO_BANK0_INTR5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_INTR5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_INTR5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_INTR5_GPIO43_LEVEL_LOW_MASK IO_BANK0_INTR5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_INTR5_GPIO42_EDGE_HIGH_MASK IO_BANK0_INTR5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_INTR5_GPIO42_EDGE_LOW_MASK IO_BANK0_INTR5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_INTR5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_INTR5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_INTR5_GPIO42_LEVEL_LOW_MASK IO_BANK0_INTR5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_INTR5_GPIO41_EDGE_HIGH_MASK IO_BANK0_INTR5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_INTR5_GPIO41_EDGE_LOW_MASK IO_BANK0_INTR5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_INTR5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_INTR5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_INTR5_GPIO41_LEVEL_LOW_MASK IO_BANK0_INTR5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_INTR5_GPIO40_EDGE_HIGH_MASK IO_BANK0_INTR5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_INTR5_GPIO40_EDGE_LOW_MASK IO_BANK0_INTR5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_INTR5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_INTR5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_INTR5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_INTR5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_INTR5_GPIO40_LEVEL_LOW_MASK IO_BANK0_INTR5_GPIO40_LEVEL_LOW(ALL1)

/*PROC0_INTE0 Register macros*/

#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW(ALL1)

/*PROC0_INTE1 Register macros*/

#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW(ALL1)

/*PROC0_INTE2 Register macros*/

#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW(ALL1)

/*PROC0_INTE3 Register macros*/

#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW(ALL1)

/*PROC0_INTE4 Register macros*/

#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW(ALL1)

/*PROC0_INTE5 Register macros*/

#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW_MASK IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW(ALL1)

/*PROC0_INTF0 Register macros*/

#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW(ALL1)

/*PROC0_INTF1 Register macros*/

#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW(ALL1)

/*PROC0_INTF2 Register macros*/

#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW(ALL1)

/*PROC0_INTF3 Register macros*/

#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW(ALL1)

/*PROC0_INTF4 Register macros*/

#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW(ALL1)

/*PROC0_INTF5 Register macros*/

#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW_MASK IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW(ALL1)

/*PROC0_INTS0 Register macros*/

#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW(ALL1)

/*PROC0_INTS1 Register macros*/

#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW(ALL1)

/*PROC0_INTS2 Register macros*/

#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW(ALL1)

/*PROC0_INTS3 Register macros*/

#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW(ALL1)

/*PROC0_INTS4 Register macros*/

#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW(ALL1)

/*PROC0_INTS5 Register macros*/

#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW_MASK IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW(ALL1)

/*PROC1_INTE0 Register macros*/

#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW(ALL1)

/*PROC1_INTE1 Register macros*/

#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW(ALL1)

/*PROC1_INTE2 Register macros*/

#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW(ALL1)

/*PROC1_INTE3 Register macros*/

#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW(ALL1)

/*PROC1_INTE4 Register macros*/

#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW(ALL1)

/*PROC1_INTE5 Register macros*/

#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW_MASK IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW(ALL1)

/*PROC1_INTF0 Register macros*/

#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW(ALL1)

/*PROC1_INTF1 Register macros*/

#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW(ALL1)

/*PROC1_INTF2 Register macros*/

#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW(ALL1)

/*PROC1_INTF3 Register macros*/

#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW(ALL1)

/*PROC1_INTF4 Register macros*/

#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW(ALL1)

/*PROC1_INTF5 Register macros*/

#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW_MASK IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW(ALL1)

/*PROC1_INTS0 Register macros*/

#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW(ALL1)

/*PROC1_INTS1 Register macros*/

#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW(ALL1)

/*PROC1_INTS2 Register macros*/

#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW(ALL1)

/*PROC1_INTS3 Register macros*/

#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW(ALL1)

/*PROC1_INTS4 Register macros*/

#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW(ALL1)

/*PROC1_INTS5 Register macros*/

#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW_MASK IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTE0 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTE1 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTE2 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTE3 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTE4 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTE5 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTF0 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTF1 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTF2 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTF3 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTF4 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTF5 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTS0 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTS1 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTS2 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTS3 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTS4 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW(ALL1)

/*DORMANT_WAKE_INTS5 Register macros*/

#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH(v) (((v)&0x1)<<31)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW(v) (((v)&0x1)<<30)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH(v) (((v)&0x1)<<29)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW(v) (((v)&0x1)<<28)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH(v) (((v)&0x1)<<27)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW(v) (((v)&0x1)<<26)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH(v) (((v)&0x1)<<25)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW(v) (((v)&0x1)<<24)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH(v) (((v)&0x1)<<23)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW(v) (((v)&0x1)<<22)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH(v) (((v)&0x1)<<21)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW(v) (((v)&0x1)<<20)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH(v) (((v)&0x1)<<19)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW(v) (((v)&0x1)<<18)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH(v) (((v)&0x1)<<17)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW(v) (((v)&0x1)<<16)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH(v) (((v)&0x1)<<15)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW(v) (((v)&0x1)<<14)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH(v) (((v)&0x1)<<13)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW(v) (((v)&0x1)<<12)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH(v) (((v)&0x1)<<11)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW(v) (((v)&0x1)<<10)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH(v) (((v)&0x1)<<9)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW(v) (((v)&0x1)<<8)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH(v) (((v)&0x1)<<7)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW(v) (((v)&0x1)<<6)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH(v) (((v)&0x1)<<5)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW(v) (((v)&0x1)<<4)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH(v) (((v)&0x1)<<3)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW(v) (((v)&0x1)<<2)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH(v) (((v)&0x1)<<1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH(ALL1)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW(v) (((v)&0x1)<<0)
#define IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW_MASK IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW(ALL1)

#endif

