# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7k325tffg900-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.cache/wt [current_project]
set_property parent.project_path C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5.v
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.v
}
read_vhdl -library xil_defaultlib {
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/ipbus_addr_decode.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clock_div.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_reg.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_ram.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_peephole_ram.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/trans_arb.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/stretcher.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/emac_hostbus_decl.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/slaves.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd
  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/demo_kc705_basex/top_kc705_basex.vhd
}
read_edif C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.ngc
read_edif C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5.ngc
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/constrs_1/kc705_basex.xdc
set_property used_in_implementation false [get_files C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/constrs_1/kc705_basex.xdc]


synth_design -top top -part xc7k325tffg900-2


write_checkpoint -force -noxdef top.dcp

catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
