#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Aug 20 20:38:47 2017
# Process ID: 8788
# Current directory: C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1
# Command line: vivado.exe -log Final_Project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Final_Project.tcl
# Log file: C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1/Final_Project.vds
# Journal file: C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Final_Project.tcl -notrace
Command: synth_design -top Final_Project -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 282.793 ; gain = 72.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Final_Project' [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-8788-LaptopDiewo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-8788-LaptopDiewo/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'inst' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:38]
WARNING: [Synth 8-3848] Net VGA_HS in module/entity Final_Project does not have driver. [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:29]
WARNING: [Synth 8-3848] Net VGA_VS in module/entity Final_Project does not have driver. [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:30]
WARNING: [Synth 8-3848] Net VGA_R in module/entity Final_Project does not have driver. [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:31]
WARNING: [Synth 8-3848] Net VGA_G in module/entity Final_Project does not have driver. [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:32]
WARNING: [Synth 8-3848] Net VGA_B in module/entity Final_Project does not have driver. [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:33]
INFO: [Synth 8-256] done synthesizing module 'Final_Project' (2#1) [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:23]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_HS
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_VS
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design Final_Project has unconnected port SW
WARNING: [Synth 8-3331] design Final_Project has unconnected port PS2_CLK
WARNING: [Synth 8-3331] design Final_Project has unconnected port PS2_DATA
WARNING: [Synth 8-3331] design Final_Project has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 319.254 ; gain = 108.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 319.254 ; gain = 108.906
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'inst' [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/new/Final_Project.v:38]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-8788-LaptopDiewo/dcp/clk_wiz_0_in_context.xdc] for cell 'inst'
Finished Parsing XDC File [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-8788-LaptopDiewo/dcp/clk_wiz_0_in_context.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
Finished Parsing XDC File [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 540.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 540.410 ; gain = 330.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 540.410 ; gain = 330.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-8788-LaptopDiewo/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1/.Xil/Vivado-8788-LaptopDiewo/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 540.410 ; gain = 330.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 540.410 ; gain = 330.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_HS
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_VS
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_R[3]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_G[3]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_B[3]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design Final_Project has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design Final_Project has unconnected port SW
WARNING: [Synth 8-3331] design Final_Project has unconnected port PS2_CLK
WARNING: [Synth 8-3331] design Final_Project has unconnected port PS2_DATA
WARNING: [Synth 8-3331] design Final_Project has unconnected port rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 540.410 ; gain = 330.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/clk_out1' to pin 'inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 571.375 ; gain = 361.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 571.375 ; gain = 361.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 581.000 ; gain = 370.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 581.000 ; gain = 370.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 581.000 ; gain = 370.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 581.000 ; gain = 370.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 581.000 ; gain = 370.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 581.000 ; gain = 370.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 581.000 ; gain = 370.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |OBUFT     |    14|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 581.000 ; gain = 370.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 581.000 ; gain = 149.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 581.000 ; gain = 370.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 597.172 ; gain = 386.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/synth_1/Final_Project.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 597.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 20 20:39:47 2017...
