<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/UIUC/2017_Spring/ECE_396/beamforming/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/I2S_Controller.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/i2s_rx.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/pll1.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/top.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_left.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_right.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/zcr.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/squares.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/ste.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/submean2.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_submean.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/rising_edge_det.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/clkdiv.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/char_cntrl.v
(VERI-1482) Analyzing Verilog file D:/UIUC/2017_Spring/ECE_396/beamforming/beam_forming.v
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/top.v(1,8-1,11) (VERI-1018) compiling module top
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/top.v(1,1-159,10) (VERI-9000) elaborating module 'top'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/I2S_Controller.v(1,1-82,10) (VERI-9000) elaborating module 'I2S_Controller_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/I2S_Controller.v(1,1-82,10) (VERI-9000) elaborating module 'I2S_Controller_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759,1-1764,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/pll1.v(8,1-99,10) (VERI-9000) elaborating module 'pll1_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/clkdiv.v(1,1-37,10) (VERI-9000) elaborating module 'clk_div_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_left.v(8,1-66,10) (VERI-9000) elaborating module 'fifo_left_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/char_cntrl.v(1,1-60,10) (VERI-9000) elaborating module 'char_cntrl_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_right.v(8,1-91,10) (VERI-9000) elaborating module 'fifo_right_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/zcr.v(1,1-74,10) (VERI-9000) elaborating module 'zcr_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/ste.v(1,1-71,10) (VERI-9000) elaborating module 'ste_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/submean2.v(1,1-55,10) (VERI-9000) elaborating module 'submean2_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/beam_forming.v(1,1-176,10) (VERI-9000) elaborating module 'beam_forming_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/i2s_rx.v(9,1-180,10) (VERI-9000) elaborating module 'i2s_rx_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/i2s_rx.v(9,1-180,10) (VERI-9000) elaborating module 'i2s_rx_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_3'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/squares.v(8,1-186,10) (VERI-9000) elaborating module 'squares_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_submean.v(8,1-66,10) (VERI-9000) elaborating module 'fifo_submean_uniq_1'
INFO - D:/UIUC/2017_Spring/ECE_396/beamforming/rising_edge_det.v(1,1-21,10) (VERI-9000) elaborating module 'rising_edge_det_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_1'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_2'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_3'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_4'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_5'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_6'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_7'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_8'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_9'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_10'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_11'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_12'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_13'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_14'
INFO - C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1037,1-1049,10) (VERI-9000) elaborating module 'ROM128X1A_uniq_15'
WARNING - D:/UIUC/2017_Spring/ECE_396/beamforming/top.v(120,97-120,106) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port RdEn
WARNING - D:/UIUC/2017_Spring/ECE_396/beamforming/top.v(138,3-138,17) (VERI-1330) actual bit length 1 differs from formal bit length 31 for port ste
WARNING - D:/UIUC/2017_Spring/ECE_396/beamforming/ste.v(59,52-59,66) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port OutClockEn
WARNING - D:/UIUC/2017_Spring/ECE_396/beamforming/submean2.v(28,1-29,71) (VERI-1927) port AlmostEmpty remains unconnected for this instance
WARNING - D:/UIUC/2017_Spring/ECE_396/beamforming/submean2.v(28,70-28,78) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port WrEn
Done: design load finished with (0) errors, and (5) warnings

</PRE></BODY></HTML>