{
  "design": {
    "design_info": {
      "boundary_crc": "0xB9D33E669DA3E84C",
      "device": "xczu3cg-sfvc784-1-e",
      "name": "nutshell",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "axi_interconnect_1": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "axi_interconnect_2": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "axi_protocol_convert_0": "",
      "axi_protocol_convert_1": "",
      "system_ila_0": "",
      "util_vector_logic_0": "",
      "NutShell_0": ""
    },
    "interface_ports": {
      "AXI_DMA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "16"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "AXI_MEM": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "AXI_MMIO": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      }
    },
    "ports": {
      "coreclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "corerstn"
          },
          "CLK_DOMAIN": {
            "value": "nutshell_coreclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "corerstn": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "intrs": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "uncoreclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "AXI_DMA:AXI_MEM:AXI_MMIO",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "uncorerstn"
          },
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "uncorerstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "nutshell_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "nutshell_auto_cc_0"
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "nutshell_axi_interconnect_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "nutshell_auto_cc_1"
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_2": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "nutshell_axi_interconnect_2_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "nutshell_auto_cc_2"
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_2_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_2": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_2_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_2_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "nutshell_axi_protocol_convert_0_0",
        "parameters": {
          "MI_PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SI_PROTOCOL": {
            "value": "AXI4"
          }
        }
      },
      "axi_protocol_convert_1": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "nutshell_axi_protocol_convert_1_0"
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "nutshell_system_ila_0_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "1"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "nutshell_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "NutShell_0": {
        "vlnv": "xilinx.com:module_ref:NutShell:1.0",
        "xci_name": "nutshell_NutShell_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "NutShell",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "io_frontend": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "io_frontend",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "nutshell_coreclk",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "RUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "io_frontend_awid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "io_frontend_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "io_frontend_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "io_frontend_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "io_frontend_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "io_frontend_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "io_frontend_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "io_frontend_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "io_frontend_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "io_frontend_awuser",
                "direction": "I"
              },
              "AWVALID": {
                "physical_name": "io_frontend_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "io_frontend_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "io_frontend_wdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "io_frontend_wstrb",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "io_frontend_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "io_frontend_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "io_frontend_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "io_frontend_bid",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "io_frontend_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "io_frontend_buser",
                "direction": "O"
              },
              "BVALID": {
                "physical_name": "io_frontend_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "io_frontend_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "io_frontend_arid",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "io_frontend_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "io_frontend_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "io_frontend_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "io_frontend_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "io_frontend_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "io_frontend_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "io_frontend_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "io_frontend_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "io_frontend_aruser",
                "direction": "I"
              },
              "ARVALID": {
                "physical_name": "io_frontend_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "io_frontend_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "io_frontend_rid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "io_frontend_rdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "io_frontend_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "io_frontend_rlast",
                "direction": "O"
              },
              "RUSER": {
                "physical_name": "io_frontend_ruser",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "io_frontend_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "io_frontend_rready",
                "direction": "I"
              }
            }
          },
          "io_mem": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "io_mem",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "nutshell_coreclk",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "io_mem_awid",
                "direction": "O"
              },
              "AWADDR": {
                "physical_name": "io_mem_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "io_mem_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "io_mem_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "io_mem_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "io_mem_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "io_mem_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "io_mem_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "io_mem_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "io_mem_awuser",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "io_mem_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "io_mem_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "io_mem_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "io_mem_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "io_mem_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "io_mem_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "io_mem_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "io_mem_bid",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "io_mem_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "io_mem_buser",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "io_mem_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "io_mem_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "io_mem_arid",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "io_mem_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "io_mem_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "io_mem_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "io_mem_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "io_mem_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "io_mem_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "io_mem_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "io_mem_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "io_mem_aruser",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "io_mem_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "io_mem_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "io_mem_rid",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "io_mem_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "io_mem_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "io_mem_rlast",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "io_mem_ruser",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "io_mem_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "io_mem_rready",
                "direction": "O"
              }
            }
          },
          "io_mmio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "io_mmio",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "nutshell_coreclk",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "io_mmio_awid",
                "direction": "O"
              },
              "AWADDR": {
                "physical_name": "io_mmio_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "io_mmio_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "io_mmio_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "io_mmio_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "io_mmio_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "io_mmio_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "io_mmio_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "io_mmio_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "io_mmio_awuser",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "io_mmio_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "io_mmio_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "io_mmio_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "io_mmio_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "io_mmio_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "io_mmio_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "io_mmio_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "io_mmio_bid",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "io_mmio_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "io_mmio_buser",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "io_mmio_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "io_mmio_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "io_mmio_arid",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "io_mmio_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "io_mmio_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "io_mmio_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "io_mmio_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "io_mmio_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "io_mmio_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "io_mmio_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "io_mmio_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "io_mmio_aruser",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "io_mmio_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "io_mmio_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "io_mmio_rid",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "io_mmio_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "io_mmio_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "io_mmio_rlast",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "io_mmio_ruser",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "io_mmio_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "io_mmio_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "io_frontend:io_mem:io_mmio",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "nutshell_coreclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "io_meip": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "io_ila_WBUpc": {
            "direction": "O",
            "left": "38",
            "right": "0"
          },
          "io_ila_WBUvalid": {
            "direction": "O"
          },
          "io_ila_WBUrfWen": {
            "direction": "O"
          },
          "io_ila_WBUrfDest": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "io_ila_WBUrfData": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "io_ila_InstrCnt": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "io_mem": {
              "range": "4G",
              "width": "32"
            },
            "io_mmio": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "M_AXI_DMA_1": {
        "interface_ports": [
          "AXI_DMA",
          "axi_protocol_convert_0/S_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "AXI_MMIO",
          "axi_interconnect_1/M00_AXI"
        ]
      },
      "axi_clock_converter_0_M_AXI": {
        "interface_ports": [
          "AXI_MEM",
          "axi_interconnect_2/M00_AXI"
        ]
      },
      "NutShell_0_io_mmio": {
        "interface_ports": [
          "NutShell_0/io_mmio",
          "axi_interconnect_1/S00_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "NutShell_0/io_frontend",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "axi_protocol_convert_1/M_AXI"
        ]
      },
      "NutShell_0_io_mem": {
        "interface_ports": [
          "NutShell_0/io_mem",
          "axi_interconnect_2/S00_AXI"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/M_AXI",
          "axi_protocol_convert_1/S_AXI"
        ]
      }
    },
    "nets": {
      "NutShell_0_io_ila_InstrCnt": {
        "ports": [
          "NutShell_0/io_ila_InstrCnt",
          "system_ila_0/probe5"
        ]
      },
      "NutShell_0_io_ila_WBUpc": {
        "ports": [
          "NutShell_0/io_ila_WBUpc",
          "system_ila_0/probe0"
        ]
      },
      "NutShell_0_io_ila_WBUrfData": {
        "ports": [
          "NutShell_0/io_ila_WBUrfData",
          "system_ila_0/probe4"
        ]
      },
      "NutShell_0_io_ila_WBUrfDest": {
        "ports": [
          "NutShell_0/io_ila_WBUrfDest",
          "system_ila_0/probe3"
        ]
      },
      "NutShell_0_io_ila_WBUrfWen": {
        "ports": [
          "NutShell_0/io_ila_WBUrfWen",
          "system_ila_0/probe2"
        ]
      },
      "NutShell_0_io_ila_WBUvalid": {
        "ports": [
          "NutShell_0/io_ila_WBUvalid",
          "system_ila_0/probe1"
        ]
      },
      "c_shift_ram_0_Q": {
        "ports": [
          "corerstn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_2/ARESETN",
          "axi_interconnect_2/S00_ARESETN",
          "util_vector_logic_0/Op1"
        ]
      },
      "coreclk_1": {
        "ports": [
          "coreclk",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_interconnect_2/ACLK",
          "axi_interconnect_2/S00_ACLK",
          "system_ila_0/clk",
          "NutShell_0/clock"
        ]
      },
      "intrs_1": {
        "ports": [
          "intrs",
          "NutShell_0/io_meip"
        ]
      },
      "uncoreclk_1": {
        "ports": [
          "uncoreclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/M00_ACLK",
          "axi_interconnect_2/M00_ACLK",
          "axi_protocol_convert_0/aclk",
          "axi_protocol_convert_1/aclk"
        ]
      },
      "uncorerstn_2": {
        "ports": [
          "uncorerstn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/M00_ARESETN",
          "axi_interconnect_2/M00_ARESETN",
          "axi_protocol_convert_0/aresetn",
          "axi_protocol_convert_1/aresetn"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "NutShell_0/reset"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "AXI_DMA": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_NutShell_0_reg0": {
                "address_block": "/NutShell_0/io_frontend/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        },
        "memory_maps": {
          "AXI_MEM": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          },
          "AXI_MMIO": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/NutShell_0": {
        "address_spaces": {
          "io_mem": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_AXI_MEM_Reg": {
                "address_block": "/AXI_MEM/Reg",
                "offset": "0x80000000",
                "range": "2G"
              }
            }
          },
          "io_mmio": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_AXI_MMIO_Reg": {
                "address_block": "/AXI_MMIO/Reg",
                "offset": "0x40000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}