Loading verilog file '/home/lp19.20/Desktop/npu64v1cpy_v2/netlist/dp.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/lp19.20/Desktop/npu64v1cpy_v2/netlist/dp.v
Verilog netlist reader completed successfully.
Current design is now '/home/lp19.20/Desktop/npu64v1cpy_v2/netlist/dp.db:dp'
Loaded 1 design.
Current design is 'dp'.
dp
