//------------------------------------------------------------------------------
//-- Copyright (c) 2016 Qualcomm Datacenter Technologies, Inc.
//-- All Rights Reserved.
//-- Confidential and Proprietary - Qualcomm Datacenter Technologies, Inc.
//--
//-- Copyright (c) 2013 Qualcomm Technologies, Inc.
//-- All Rights Reserved.
//-- Confidential and Proprietary - Qualcomm Technologies, Inc.
//--
//-- All data and information contained in or disclosed by this document are
//-- confidential and proprietary information of Qualcomm Technologies Incorporated, and
//-- all rights therein are expressly reserved. By accepting this material,
//-- the recipient agrees that this material and the information contained
//-- therein are held in confidence and in trust and will not be used,
//-- copied, reproduced in whole or in part, nor its contents revealed in
//-- any manner to others without the express written permission of QUALCOMM
//-- Technology Incorporated.
//--
//-- This technology was exported from the United States in accordance with
//-- the Export Administration Regulations. Diversion contrary to U.S. law
//-- prohibited.
//------------------------------------------------------------------------------

#ifndef _AARCH64_MACROS_H
//------------------------------------------------------------------------------
//-- Category: Cmds
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: AT S1E0R
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S1E0R AArch64 address  1/0/c7/c8/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS1E0R'

//------------------------------------------------------------------------------
//-- Register: AT S1E0W
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S1E0W AArch64 address  1/0/c7/c8/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS1E0W'

//------------------------------------------------------------------------------
//-- Register: AT S1E1R
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S1E1R AArch64 address  1/0/c7/c8/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS1E1R'

//------------------------------------------------------------------------------
//-- Register: AT S1E1W
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S1E1W AArch64 address  1/0/c7/c8/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS1E1W'

//------------------------------------------------------------------------------
//-- Register: AT S1E2R
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S1E2R AArch64 address  1/4/c7/c8/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS1E2R'

//------------------------------------------------------------------------------
//-- Register: AT S1E2W
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S1E2W AArch64 address  1/4/c7/c8/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS1E2W'

//------------------------------------------------------------------------------
//-- Register: AT S1E3R
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S1E3R AArch64 address  1/6/c7/c8/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS1E3R'

//------------------------------------------------------------------------------
//-- Register: AT S1E3W
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S1E3W AArch64 address  1/6/c7/c8/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS1E3W'

//------------------------------------------------------------------------------
//-- Register: AT S12E0R
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S12E0R AArch64 address  1/4/c7/c8/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS12E0R'

//------------------------------------------------------------------------------
//-- Register: AT S12E0W
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S12E0W AArch64 address  1/4/c7/c8/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS12E0W'

//------------------------------------------------------------------------------
//-- Register: AT S12E1R
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S12E1R AArch64 address  1/4/c7/c8/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS12E1R'

//------------------------------------------------------------------------------
//-- Register: AT S12E1W
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AT S12E1W AArch64 address  1/4/c7/c8/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ATS12E1W'

//------------------------------------------------------------------------------
//-- Register: BP RSW
//--     Type: Command - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BP RSW AArch64 address  1/0/c11/c4/0
//------------------------------------------------------------------------------

#define BPRSW SYS #0, c11, c4, #0

//------------------------------------------------------------------------------
//-- Register: BP WSW
//--     Type: Command - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BP WSW AArch64 address  1/0/c11/c4/1
//------------------------------------------------------------------------------

#define BPWSW SYS #0, c11, c4, #1

//------------------------------------------------------------------------------
//-- Register: CLREX
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CLREX'

//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c1/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c2/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c3/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c4/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c5/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c6/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c7/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c8/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c9/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c10/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c11/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c12/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c13/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c14/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register CLREX AArch64 address  0/3/c3/c15/2
//--   Same as: CLREX
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: DAIFClr_A
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_A AArch64 address  0/3/c4/c4/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_A'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_AF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_AF AArch64 address  0/3/c4/c5/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_AF'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_AI
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_AI AArch64 address  0/3/c4/c6/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_AI'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_AIF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_AIF AArch64 address  0/3/c4/c7/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_AIF'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_D
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_D AArch64 address  0/3/c4/c8/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_D'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_DA
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_DA AArch64 address  0/3/c4/c12/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_DA'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_DAF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_DAF AArch64 address  0/3/c4/c13/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_DAF'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_DAI
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_DAI AArch64 address  0/3/c4/c14/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_DAI'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_DAIF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_DAIF AArch64 address  0/3/c4/c15/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_DAIF'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_DF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_DF AArch64 address  0/3/c4/c9/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_DF'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_DI
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_DI AArch64 address  0/3/c4/c10/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_DI'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_DIF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_DIF AArch64 address  0/3/c4/c11/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_DIF'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_F
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_F AArch64 address  0/3/c4/c1/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_F'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_I
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_I AArch64 address  0/3/c4/c2/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_I'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_IF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_IF AArch64 address  0/3/c4/c3/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_IF'

//------------------------------------------------------------------------------
//-- Register: DAIFClr_none
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFClr_none AArch64 address  0/3/c4/c0/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFClr_none'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_A
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_A AArch64 address  0/3/c4/c4/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_A'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_AF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_AF AArch64 address  0/3/c4/c5/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_AF'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_AI
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_AI AArch64 address  0/3/c4/c6/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_AI'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_AIF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_AIF AArch64 address  0/3/c4/c7/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_AIF'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_D
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_D AArch64 address  0/3/c4/c8/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_D'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_DA
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_DA AArch64 address  0/3/c4/c12/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_DA'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_DAF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_DAF AArch64 address  0/3/c4/c13/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_DAF'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_DAI
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_DAI AArch64 address  0/3/c4/c14/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_DAI'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_DAIF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_DAIF AArch64 address  0/3/c4/c15/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_DAIF'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_DF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_DF AArch64 address  0/3/c4/c9/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_DF'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_DI
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_DI AArch64 address  0/3/c4/c10/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_DI'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_DIF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_DIF AArch64 address  0/3/c4/c11/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_DIF'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_F
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_F AArch64 address  0/3/c4/c1/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_F'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_I
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_I AArch64 address  0/3/c4/c2/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_I'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_IF
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_IF AArch64 address  0/3/c4/c3/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_IF'

//------------------------------------------------------------------------------
//-- Register: DAIFSet_none
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIFSet_none AArch64 address  0/3/c4/c0/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIFSet_none'

//------------------------------------------------------------------------------
//-- Register: DC CISW
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC CISW AArch64 address  1/0/c7/c14/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCCISW'

//------------------------------------------------------------------------------
//-- Register: DC CIVAC
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC CIVAC AArch64 address  1/3/c7/c14/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCCIVAC'

//------------------------------------------------------------------------------
//-- Register: DC CSW
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC CSW AArch64 address  1/0/c7/c10/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCCSW'

//------------------------------------------------------------------------------
//-- Register: DC CVAC
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC CVAC AArch64 address  1/3/c7/c10/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCCVAC'

//------------------------------------------------------------------------------
//-- Register: DC CVAU
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC CVAU AArch64 address  1/3/c7/c11/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCCVAU'

//------------------------------------------------------------------------------
//-- Register: DC IALL
//--     Type: Command - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC IALL AArch64 address  1/0/c11/c2/1
//------------------------------------------------------------------------------

#define DCIALL SYS #0, c11, c2, #1

//------------------------------------------------------------------------------
//-- Register: DC ISW
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC ISW AArch64 address  1/0/c7/c6/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCISW'

//------------------------------------------------------------------------------
//-- Register: DC IVAC
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC IVAC AArch64 address  1/0/c7/c6/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCIVAC'

//------------------------------------------------------------------------------
//-- Register: DC RSW
//--     Type: Command - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC RSW AArch64 address  1/0/c11/c2/0
//------------------------------------------------------------------------------

#define DCRSW SYS #0, c11, c2, #0

//------------------------------------------------------------------------------
//-- Register: DC ZVA
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DC ZVA AArch64 address  1/3/c7/c4/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCZVA'

//------------------------------------------------------------------------------
//-- Register: DMB ISH
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB ISH AArch64 address  0/3/c3/c11/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBISH'

//------------------------------------------------------------------------------
//-- Register: DMB ISHLD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB ISHLD AArch64 address  0/3/c3/c9/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBISHLD'

//------------------------------------------------------------------------------
//-- Register: DMB ISHST
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB ISHST AArch64 address  0/3/c3/c10/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBISHST'

//------------------------------------------------------------------------------
//-- Register: DMB LD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB LD AArch64 address  0/3/c3/c13/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBLD'

//------------------------------------------------------------------------------
//-- Register: DMB NSH
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB NSH AArch64 address  0/3/c3/c7/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBNSH'

//------------------------------------------------------------------------------
//-- Register: DMB NSHLD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB NSHLD AArch64 address  0/3/c3/c5/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBNSHLD'

//------------------------------------------------------------------------------
//-- Register: DMB NSHST
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB NSHST AArch64 address  0/3/c3/c6/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBNSHST'

//------------------------------------------------------------------------------
//-- Register: DMB OSH
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB OSH AArch64 address  0/3/c3/c3/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBOSH'

//------------------------------------------------------------------------------
//-- Register: DMB OSHLD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB OSHLD AArch64 address  0/3/c3/c1/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBOSHLD'

//------------------------------------------------------------------------------
//-- Register: DMB OSHST
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB OSHST AArch64 address  0/3/c3/c2/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBOSHST'

//------------------------------------------------------------------------------
//-- Register: DMB ST
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB ST AArch64 address  0/3/c3/c14/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBST'

//------------------------------------------------------------------------------
//-- Register: DMB SYS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DMB SYS AArch64 address  0/3/c3/c0/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DMBSYS'

//------------------------------------------------------------------------------
//-- Register DMB SYS AArch64 address  0/3/c3/c4/5
//--   Same as: DMB SYS
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register DMB SYS AArch64 address  0/3/c3/c8/5
//--   Same as: DMB SYS
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register DMB SYS AArch64 address  0/3/c3/c12/5
//--   Same as: DMB SYS
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register DMB SYS AArch64 address  0/3/c3/c15/5
//--   Same as: DMB SYS
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: DSB ISH
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB ISH AArch64 address  0/3/c3/c11/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBISH'

//------------------------------------------------------------------------------
//-- Register: DSB ISHLD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB ISHLD AArch64 address  0/3/c3/c9/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBISHLD'

//------------------------------------------------------------------------------
//-- Register: DSB ISHST
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB ISHST AArch64 address  0/3/c3/c10/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBISHST'

//------------------------------------------------------------------------------
//-- Register: DSB LD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB LD AArch64 address  0/3/c3/c13/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBLD'

//------------------------------------------------------------------------------
//-- Register: DSB NSH
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB NSH AArch64 address  0/3/c3/c7/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBNSH'

//------------------------------------------------------------------------------
//-- Register: DSB NSHLD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB NSHLD AArch64 address  0/3/c3/c5/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBNSHLD'

//------------------------------------------------------------------------------
//-- Register: DSB NSHST
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB NSHST AArch64 address  0/3/c3/c6/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBNSHST'

//------------------------------------------------------------------------------
//-- Register: DSB OSH
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB OSH AArch64 address  0/3/c3/c3/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBOSH'

//------------------------------------------------------------------------------
//-- Register: DSB OSHLD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB OSHLD AArch64 address  0/3/c3/c1/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBOSHLD'

//------------------------------------------------------------------------------
//-- Register: DSB OSHST
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB OSHST AArch64 address  0/3/c3/c2/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBOSHST'

//------------------------------------------------------------------------------
//-- Register: DSB ST
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB ST AArch64 address  0/3/c3/c14/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBST'

//------------------------------------------------------------------------------
//-- Register: DSB SYS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSB SYS AArch64 address  0/3/c3/c0/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSBSYS'

//------------------------------------------------------------------------------
//-- Register DSB SYS AArch64 address  0/3/c3/c4/4
//--   Same as: DSB SYS
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register DSB SYS AArch64 address  0/3/c3/c8/4
//--   Same as: DSB SYS
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register DSB SYS AArch64 address  0/3/c3/c12/4
//--   Same as: DSB SYS
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register DSB SYS AArch64 address  0/3/c3/c15/4
//--   Same as: DSB SYS
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: IC IALLU
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register IC IALLU AArch64 address  1/0/c7/c5/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICIALLU'

//------------------------------------------------------------------------------
//-- Register: IC IALLUIS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register IC IALLUIS AArch64 address  1/0/c7/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICIALLUIS'

//------------------------------------------------------------------------------
//-- Register: IC IVAU
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register IC IVAU AArch64 address  1/3/c7/c5/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICIVAU'

//------------------------------------------------------------------------------
//-- Register: IC RSW
//--     Type: Command - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register IC RSW AArch64 address  1/0/c11/c0/0
//------------------------------------------------------------------------------

#define ICRSW SYS #0, c11, c0, #0

//------------------------------------------------------------------------------
//-- Register: ISB
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c0/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ISB'

//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c1/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c2/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c3/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c4/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c5/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c6/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c7/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c8/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c9/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c10/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c11/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c12/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c13/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c14/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register ISB AArch64 address  0/3/c3/c15/6
//--   Same as: ISB
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: NOP
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register NOP AArch64 address  0/3/c2/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'NOP'

//------------------------------------------------------------------------------
//-- Register: PANClear_Imm
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PANClear_Imm AArch64 address  0/0/c4/c0/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PANClear_Imm'

//------------------------------------------------------------------------------
//-- Register PANClear_Imm AArch64 address  0/0/c4/c2/4
//--   Same as: PANClear_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANClear_Imm AArch64 address  0/0/c4/c4/4
//--   Same as: PANClear_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANClear_Imm AArch64 address  0/0/c4/c6/4
//--   Same as: PANClear_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANClear_Imm AArch64 address  0/0/c4/c8/4
//--   Same as: PANClear_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANClear_Imm AArch64 address  0/0/c4/c10/4
//--   Same as: PANClear_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANClear_Imm AArch64 address  0/0/c4/c12/4
//--   Same as: PANClear_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANClear_Imm AArch64 address  0/0/c4/c14/4
//--   Same as: PANClear_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: PANSet_Imm
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PANSet_Imm AArch64 address  0/0/c4/c1/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PANSet_Imm'

//------------------------------------------------------------------------------
//-- Register PANSet_Imm AArch64 address  0/0/c4/c3/4
//--   Same as: PANSet_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANSet_Imm AArch64 address  0/0/c4/c5/4
//--   Same as: PANSet_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANSet_Imm AArch64 address  0/0/c4/c7/4
//--   Same as: PANSet_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANSet_Imm AArch64 address  0/0/c4/c9/4
//--   Same as: PANSet_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANSet_Imm AArch64 address  0/0/c4/c11/4
//--   Same as: PANSet_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANSet_Imm AArch64 address  0/0/c4/c13/4
//--   Same as: PANSet_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register PANSet_Imm AArch64 address  0/0/c4/c15/4
//--   Same as: PANSet_Imm
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: SEV
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SEV AArch64 address  0/3/c2/c0/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SEV'

//------------------------------------------------------------------------------
//-- Register: SEVL
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SEVL AArch64 address  0/3/c2/c0/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SEVL'

//------------------------------------------------------------------------------
//-- Register: SPSel_imm_EL0
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSel_imm_EL0 AArch64 address  0/0/c4/c0/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSel_imm_EL0'

//------------------------------------------------------------------------------
//-- Register SPSel_imm_EL0 AArch64 address  0/0/c4/c2/5
//--   Same as: SPSel_imm_EL0
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_EL0 AArch64 address  0/0/c4/c4/5
//--   Same as: SPSel_imm_EL0
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_EL0 AArch64 address  0/0/c4/c6/5
//--   Same as: SPSel_imm_EL0
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_EL0 AArch64 address  0/0/c4/c8/5
//--   Same as: SPSel_imm_EL0
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_EL0 AArch64 address  0/0/c4/c10/5
//--   Same as: SPSel_imm_EL0
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_EL0 AArch64 address  0/0/c4/c12/5
//--   Same as: SPSel_imm_EL0
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_EL0 AArch64 address  0/0/c4/c14/5
//--   Same as: SPSel_imm_EL0
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: SPSel_imm_ELx
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSel_imm_ELx AArch64 address  0/0/c4/c1/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSel_imm_ELx'

//------------------------------------------------------------------------------
//-- Register SPSel_imm_ELx AArch64 address  0/0/c4/c3/5
//--   Same as: SPSel_imm_ELx
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_ELx AArch64 address  0/0/c4/c5/5
//--   Same as: SPSel_imm_ELx
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_ELx AArch64 address  0/0/c4/c7/5
//--   Same as: SPSel_imm_ELx
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_ELx AArch64 address  0/0/c4/c9/5
//--   Same as: SPSel_imm_ELx
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_ELx AArch64 address  0/0/c4/c11/5
//--   Same as: SPSel_imm_ELx
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_ELx AArch64 address  0/0/c4/c13/5
//--   Same as: SPSel_imm_ELx
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register SPSel_imm_ELx AArch64 address  0/0/c4/c15/5
//--   Same as: SPSel_imm_ELx
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: TLBI ALLE1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI ALLE1 AArch64 address  1/4/c8/c7/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIALLE1'

//------------------------------------------------------------------------------
//-- Register: TLBI ALLE1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI ALLE1IS AArch64 address  1/4/c8/c3/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIALLE1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI ALLE2
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI ALLE2 AArch64 address  1/4/c8/c7/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIALLE2'

//------------------------------------------------------------------------------
//-- Register: TLBI ALLE2IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI ALLE2IS AArch64 address  1/4/c8/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIALLE2IS'

//------------------------------------------------------------------------------
//-- Register: TLBI ALLE3
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI ALLE3 AArch64 address  1/6/c8/c7/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIALLE3'

//------------------------------------------------------------------------------
//-- Register: TLBI ALLE3IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI ALLE3IS AArch64 address  1/6/c8/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIALLE3IS'

//------------------------------------------------------------------------------
//-- Register: TLBI ASIDE1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI ASIDE1 AArch64 address  1/0/c8/c7/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIASIDE1'

//------------------------------------------------------------------------------
//-- Register: TLBI ASIDE1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI ASIDE1IS AArch64 address  1/0/c8/c3/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIASIDE1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI IPAS2E1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI IPAS2E1 AArch64 address  1/4/c8/c4/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIIPAS2E1'

//------------------------------------------------------------------------------
//-- Register: TLBI IPAS2E1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI IPAS2E1IS AArch64 address  1/4/c8/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIIPAS2E1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI IPAS2LE1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI IPAS2LE1 AArch64 address  1/4/c8/c4/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIIPAS2LE1'

//------------------------------------------------------------------------------
//-- Register: TLBI IPAS2LE1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI IPAS2LE1IS AArch64 address  1/4/c8/c0/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIIPAS2LE1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VAAE1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAAE1 AArch64 address  1/0/c8/c7/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAAE1'

//------------------------------------------------------------------------------
//-- Register: TLBI VAAE1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAAE1IS AArch64 address  1/0/c8/c3/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAAE1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VAALE1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAALE1 AArch64 address  1/0/c8/c7/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAALE1'

//------------------------------------------------------------------------------
//-- Register: TLBI VAALE1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAALE1IS AArch64 address  1/0/c8/c3/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAALE1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VAE1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAE1 AArch64 address  1/0/c8/c7/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAE1'

//------------------------------------------------------------------------------
//-- Register: TLBI VAE1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAE1IS AArch64 address  1/0/c8/c3/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAE1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VAE2
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAE2 AArch64 address  1/4/c8/c7/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAE2'

//------------------------------------------------------------------------------
//-- Register: TLBI VAE2IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAE2IS AArch64 address  1/4/c8/c3/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAE2IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VAE3
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAE3 AArch64 address  1/6/c8/c7/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAE3'

//------------------------------------------------------------------------------
//-- Register: TLBI VAE3IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VAE3IS AArch64 address  1/6/c8/c3/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVAE3IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VALE1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VALE1 AArch64 address  1/0/c8/c7/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVALE1'

//------------------------------------------------------------------------------
//-- Register: TLBI VALE1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VALE1IS AArch64 address  1/0/c8/c3/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVALE1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VALE2
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VALE2 AArch64 address  1/4/c8/c7/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVALE2'

//------------------------------------------------------------------------------
//-- Register: TLBI VALE2IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VALE2IS AArch64 address  1/4/c8/c3/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVALE2IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VALE3
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VALE3 AArch64 address  1/6/c8/c7/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVALE3'

//------------------------------------------------------------------------------
//-- Register: TLBI VALE3IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VALE3IS AArch64 address  1/6/c8/c3/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVALE3IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VMALLE1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VMALLE1 AArch64 address  1/0/c8/c7/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVMALLE1'

//------------------------------------------------------------------------------
//-- Register: TLBI VMALLE1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VMALLE1IS AArch64 address  1/0/c8/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVMALLE1IS'

//------------------------------------------------------------------------------
//-- Register: TLBI VMALLS12E1
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VMALLS12E1 AArch64 address  1/4/c8/c7/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVMALLS12E1'

//------------------------------------------------------------------------------
//-- Register: TLBI VMALLS12E1IS
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBI VMALLS12E1IS AArch64 address  1/4/c8/c3/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TLBIVMALLS12E1IS'

//------------------------------------------------------------------------------
//-- Register: UTLB RSW
//--     Type: Command - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UTLB RSW AArch64 address  1/0/c11/c6/0
//------------------------------------------------------------------------------

#define UTLBRSW SYS #0, c11, c6, #0

//------------------------------------------------------------------------------
//-- Register: WFE
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register WFE AArch64 address  0/3/c2/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'WFE'

//------------------------------------------------------------------------------
//-- Register: WFI
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register WFI AArch64 address  0/3/c2/c0/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'WFI'

//------------------------------------------------------------------------------
//-- Register: YIELD
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register YIELD AArch64 address  0/3/c2/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'YIELD'

//------------------------------------------------------------------------------
//-- Category: CpuTimers
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: ACPTR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACPTR_EL1 AArch64 address  3/7/c15/c0/0
//------------------------------------------------------------------------------

#define ACPTR_EL1 S3_7_c15_c0_0

//------------------------------------------------------------------------------
//-- Register: ACPTR_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACPTR_EL3 AArch64 address  3/7/c15/c0/1
//------------------------------------------------------------------------------

#define ACPTR_EL3 S3_7_c15_c0_1

//------------------------------------------------------------------------------
//-- Register: ACTLR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACTLR_EL1 AArch64 address  3/0/c1/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ACTLR_EL1'

//------------------------------------------------------------------------------
//-- Register: ACTLR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACTLR_EL2 AArch64 address  3/4/c1/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ACTLR_EL2'

//------------------------------------------------------------------------------
//-- Register: ACTLR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACTLR_EL3 AArch64 address  3/6/c1/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ACTLR_EL3'

//------------------------------------------------------------------------------
//-- Register: AFSR0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AFSR0_EL1 AArch64 address  3/0/c5/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AFSR0_EL1'

//------------------------------------------------------------------------------
//-- Register: AFSR0_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AFSR0_EL2 AArch64 address  3/4/c5/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AFSR0_EL2'

//------------------------------------------------------------------------------
//-- Register: AFSR0_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AFSR0_EL3 AArch64 address  3/6/c5/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AFSR0_EL3'

//------------------------------------------------------------------------------
//-- Register: AFSR1_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AFSR1_EL1 AArch64 address  3/0/c5/c1/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AFSR1_EL1'

//------------------------------------------------------------------------------
//-- Register: AFSR1_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AFSR1_EL2 AArch64 address  3/4/c5/c1/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AFSR1_EL2'

//------------------------------------------------------------------------------
//-- Register: AFSR1_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AFSR1_EL3 AArch64 address  3/6/c5/c1/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AFSR1_EL3'

//------------------------------------------------------------------------------
//-- Register: AIDR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AIDR_EL1 AArch64 address  3/1/c0/c0/7 Offset: 0xcfc Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AIDR_EL1'

//------------------------------------------------------------------------------
//-- Register: AMAIR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AMAIR_EL1 AArch64 address  3/0/c10/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AMAIR_EL1'

//------------------------------------------------------------------------------
//-- Register: AMAIR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AMAIR_EL2 AArch64 address  3/4/c10/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AMAIR_EL2'

//------------------------------------------------------------------------------
//-- Register: AMAIR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AMAIR_EL3 AArch64 address  3/6/c10/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'AMAIR_EL3'

//------------------------------------------------------------------------------
//-- Register: BPCR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BPCR_EL1 AArch64 address  3/7/c15/c0/2
//------------------------------------------------------------------------------

#define BPCR_EL1 S3_7_c15_c0_2

//------------------------------------------------------------------------------
//-- Register: BPDR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BPDR_EL1 AArch64 address  3/2/c11/c1/0
//------------------------------------------------------------------------------

#define BPDR_EL1 S3_2_c11_c1_0

//------------------------------------------------------------------------------
//-- Register: BPTR0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BPTR0_EL1 AArch64 address  3/2/c11/c0/0
//------------------------------------------------------------------------------

#define BPTR0_EL1 S3_2_c11_c0_0

//------------------------------------------------------------------------------
//-- Register: BPTR1_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BPTR1_EL1 AArch64 address  3/2/c11/c0/1
//------------------------------------------------------------------------------

#define BPTR1_EL1 S3_2_c11_c0_1

//------------------------------------------------------------------------------
//-- Register: BPTR2_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BPTR2_EL1 AArch64 address  3/2/c11/c0/2
//------------------------------------------------------------------------------

#define BPTR2_EL1 S3_2_c11_c0_2

//------------------------------------------------------------------------------
//-- Register: BPUBTCR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BPUBTCR_EL1 AArch64 address  3/2/c11/c1/6
//------------------------------------------------------------------------------

#define BPUBTCR_EL1 S3_2_c11_c1_6

//------------------------------------------------------------------------------
//-- Register: BPUBTTR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register BPUBTTR_EL1 AArch64 address  3/2/c11/c1/7
//------------------------------------------------------------------------------

#define BPUBTTR_EL1 S3_2_c11_c1_7

//------------------------------------------------------------------------------
//-- Register: CCPR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CCPR_EL1 AArch64 address  3/1/c11/c7/0
//------------------------------------------------------------------------------

#define CCPR_EL1 S3_1_c11_c7_0

//------------------------------------------------------------------------------
//-- Register: CCPR_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CCPR_EL3 AArch64 address  3/1/c11/c7/1
//------------------------------------------------------------------------------

#define CCPR_EL3 S3_1_c11_c7_1

//------------------------------------------------------------------------------
//-- Register: CCSIDR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CCSIDR_EL1 AArch64 address  3/1/c0/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CCSIDR_EL1'

//------------------------------------------------------------------------------
//-- Register: CLIDR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CLIDR_EL1 AArch64 address  3/1/c0/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CLIDR_EL1'

//------------------------------------------------------------------------------
//-- Register: CONTEXTIDR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CONTEXTIDR_EL1 AArch64 address  3/0/c13/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CONTEXTIDR_EL1'

//------------------------------------------------------------------------------
//-- Register: CPACR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CPACR_EL1 AArch64 address  3/0/c1/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CPACR_EL1'

//------------------------------------------------------------------------------
//-- Register: CPMR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CPMR_EL1 AArch64 address  3/7/c15/c0/5 Offset: 0x0d0 Base: APB PSelImp
//------------------------------------------------------------------------------

#define CPMR_EL1 S3_7_c15_c0_5

//------------------------------------------------------------------------------
//-- Register CPMR_EL1 AArch64 address CPMRX Offset: 0x0d4 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: CPTR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CPTR_EL2 AArch64 address  3/4/c1/c1/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CPTR_EL2'

//------------------------------------------------------------------------------
//-- Register: CPTR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CPTR_EL3 AArch64 address  3/6/c1/c1/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CPTR_EL3'

//------------------------------------------------------------------------------
//-- Register: CSSELR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CSSELR_EL1 AArch64 address  3/2/c0/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CSSELR_EL1'

//------------------------------------------------------------------------------
//-- Register: CTR_EL0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CTR_EL0 AArch64 address  3/3/c0/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CTR_EL0'

//------------------------------------------------------------------------------
//-- Register: DAIF_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DAIF_EL0 AArch64 address  3/3/c4/c2/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DAIF_EL0'

//------------------------------------------------------------------------------
//-- Register: DCCR0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DCCR0_EL1 AArch64 address  3/1/c11/c4/6
//------------------------------------------------------------------------------

#define DCCR0_EL1 S3_1_c11_c4_6

//------------------------------------------------------------------------------
//-- Register: DCEAR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DCEAR_EL1 AArch64 address  3/1/c11/c5/5 Offset: 0x000 Base: APB PSelImp
//------------------------------------------------------------------------------

#define DCEAR_EL1 S3_1_c11_c5_5

//------------------------------------------------------------------------------
//-- Register DCEAR_EL1 AArch64 address DCEARX Offset: 0x004 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DCECR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DCECR_EL1 AArch64 address  3/1/c11/c5/0 Offset: 0x008 Base: APB PSelImp
//------------------------------------------------------------------------------

#define DCECR_EL1 S3_1_c11_c5_0

//------------------------------------------------------------------------------
//-- Register DCECR_EL1 AArch64 address DCECRX Offset: 0x00c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DCESRS_EL1
//--     Type: Register - Implementation Defined
//--   Access: Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DCESRS_EL1 AArch64 address  3/1/c11/c5/2 Offset: 0x018 Base: APB PSelImp
//------------------------------------------------------------------------------

#define DCESRS_EL1 S3_1_c11_c5_2

//------------------------------------------------------------------------------
//-- Register DCESRS_EL1 AArch64 address DCESRSX Offset: 0x01c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DCESR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DCESR_EL1 AArch64 address  3/1/c11/c5/1 Offset: 0x010 Base: APB PSelImp
//------------------------------------------------------------------------------

#define DCESR_EL1 S3_1_c11_c5_1

//------------------------------------------------------------------------------
//-- Register DCESR_EL1 AArch64 address DCESRX Offset: 0x014 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DCESYNR0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DCESYNR0_EL1 AArch64 address  3/1/c11/c5/3 Offset: 0x020 Base: APB PSelImp
//------------------------------------------------------------------------------

#define DCESYNR0_EL1 S3_1_c11_c5_3

//------------------------------------------------------------------------------
//-- Register: DCESYNR1_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DCESYNR1_EL1 AArch64 address  3/1/c11/c5/4 Offset: 0x028 Base: APB PSelImp
//------------------------------------------------------------------------------

#define DCESYNR1_EL1 S3_1_c11_c5_4

//------------------------------------------------------------------------------
//-- Register DCESYNR1_EL1 AArch64 address DCESYNR1X Offset: 0x02c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DCZID_EL0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DCZID_EL0 AArch64 address  3/3/c0/c0/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DCZID_EL0'

//------------------------------------------------------------------------------
//-- Register: DLR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DLR_EL0 AArch64 address  3/3/c4/c5/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DLR_EL0'

//------------------------------------------------------------------------------
//-- Register: DSCCR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSCCR_EL1 AArch64 address  3/6/c11/c1/1 Offset: 0x600 Base: APB PSelPM
//------------------------------------------------------------------------------

#define DSCCR_EL1 S3_6_c11_c1_1

//------------------------------------------------------------------------------
//-- Register DSCCR_EL1 AArch64 address DSCCRX Offset: 0x604 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DSPSR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DSPSR_EL0 AArch64 address  3/3/c4/c5/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DSPSR_EL0'

//------------------------------------------------------------------------------
//-- Register: ELMCR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ELMCR_EL1 AArch64 address  3/6/c11/c1/0
//------------------------------------------------------------------------------

#define ELMCR_EL1 S3_6_c11_c1_0

//------------------------------------------------------------------------------
//-- Register: ELR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ELR_EL1 AArch64 address  3/0/c4/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ELR_EL1'

//------------------------------------------------------------------------------
//-- Register: ELR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ELR_EL2 AArch64 address  3/4/c4/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ELR_EL2'

//------------------------------------------------------------------------------
//-- Register: ELR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ELR_EL3 AArch64 address  3/6/c4/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ELR_EL3'

//------------------------------------------------------------------------------
//-- Register: ESR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ESR_EL1 AArch64 address  3/0/c5/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ESR_EL1'

//------------------------------------------------------------------------------
//-- Register: ESR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ESR_EL2 AArch64 address  3/4/c5/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ESR_EL2'

//------------------------------------------------------------------------------
//-- Register: ESR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ESR_EL3 AArch64 address  3/6/c5/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ESR_EL3'

//------------------------------------------------------------------------------
//-- Register: FAR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register FAR_EL1 AArch64 address  3/0/c6/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'FAR_EL1'

//------------------------------------------------------------------------------
//-- Register: FAR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register FAR_EL2 AArch64 address  3/4/c6/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'FAR_EL2'

//------------------------------------------------------------------------------
//-- Register: FAR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register FAR_EL3 AArch64 address  3/6/c6/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'FAR_EL3'

//------------------------------------------------------------------------------
//-- Register: FASTPCCMDR_EL3
//--     Type: Register - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register FASTPCCMDR_EL3 AArch64 address  3/6/c11/c0/0 Offset: 0xc10 FASTPCCMDR Base: APB PSelDbg
//------------------------------------------------------------------------------

#define FASTPCCMDR_EL3 S3_6_c11_c0_0

//------------------------------------------------------------------------------
//-- Register FASTPCCMDR_EL3 AArch64 address FASTPCCMDRX Offset: 0xc14 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: FASTPCDATAR_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register FASTPCDATAR_EL3 AArch64 address  3/6/c11/c0/1 Offset: 0xc18 FASTPCDATAR Base: APB PSelDbg
//------------------------------------------------------------------------------

#define FASTPCDATAR_EL3 S3_6_c11_c0_1

//------------------------------------------------------------------------------
//-- Register FASTPCDATAR_EL3 AArch64 address FASTPCDATARX Offset: 0xc1c Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: FPCR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register FPCR AArch64 address  3/3/c4/c4/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'FPCR'

//------------------------------------------------------------------------------
//-- Register: FPSR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register FPSR AArch64 address  3/3/c4/c4/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'FPSR'

//------------------------------------------------------------------------------
//-- Register: HACR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register HACR_EL2 AArch64 address  3/4/c1/c1/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'HACR_EL2'

//------------------------------------------------------------------------------
//-- Register: HCR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register HCR_EL2 AArch64 address  3/4/c1/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'HCR_EL2'

//------------------------------------------------------------------------------
//-- Register: HPFAR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register HPFAR_EL2 AArch64 address  3/4/c6/c0/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'HPFAR_EL2'

//------------------------------------------------------------------------------
//-- Register: HSTR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register HSTR_EL2 AArch64 address  3/4/c1/c1/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'HSTR_EL2'

//------------------------------------------------------------------------------
//-- Register: ICEAR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICEAR_EL1 AArch64 address  3/1/c11/c1/5 Offset: 0x100 Base: APB PSelImp
//------------------------------------------------------------------------------

#define ICEAR_EL1 S3_1_c11_c1_5

//------------------------------------------------------------------------------
//-- Register ICEAR_EL1 AArch64 address ICEARX Offset: 0x104 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ICECR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICECR_EL1 AArch64 address  3/1/c11/c1/0 Offset: 0x110 Base: APB PSelImp
//------------------------------------------------------------------------------

#define ICECR_EL1 S3_1_c11_c1_0

//------------------------------------------------------------------------------
//-- Register ICECR_EL1 AArch64 address ICECRX Offset: 0x114 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ICESRS_EL1
//--     Type: Register - Implementation Defined
//--   Access: Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICESRS_EL1 AArch64 address  3/1/c11/c1/2 Offset: 0x120 Base: APB PSelImp
//------------------------------------------------------------------------------

#define ICESRS_EL1 S3_1_c11_c1_2

//------------------------------------------------------------------------------
//-- Register ICESRS_EL1 AArch64 address ICESRSX Offset: 0x124 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ICESR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICESR_EL1 AArch64 address  3/1/c11/c1/1 Offset: 0x118 Base: APB PSelImp
//------------------------------------------------------------------------------

#define ICESR_EL1 S3_1_c11_c1_1

//------------------------------------------------------------------------------
//-- Register ICESR_EL1 AArch64 address ICESRX Offset: 0x11c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ICESYNR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICESYNR_EL1 AArch64 address  3/1/c11/c1/3 Offset: 0x128 Base: APB PSelImp
//------------------------------------------------------------------------------

#define ICESYNR_EL1 S3_1_c11_c1_3

//------------------------------------------------------------------------------
//-- Register ICESYNR_EL1 AArch64 address ICESYNRX Offset: 0x12c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ID_AA64AFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64AFR0_EL1 AArch64 address  3/0/c0/c5/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64AFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64AFR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64AFR1_EL1 AArch64 address  3/0/c0/c5/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64AFR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64DFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64DFR0_EL1 AArch64 address  3/0/c0/c5/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64DFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64DFR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64DFR1_EL1 AArch64 address  3/0/c0/c5/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64DFR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64ISAR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64ISAR0_EL1 AArch64 address  3/0/c0/c6/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64ISAR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64ISAR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64ISAR1_EL1 AArch64 address  3/0/c0/c6/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64ISAR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64MMFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64MMFR0_EL1 AArch64 address  3/0/c0/c7/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64MMFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64MMFR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64MMFR1_EL1 AArch64 address  3/0/c0/c7/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64MMFR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64PFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64PFR0_EL1 AArch64 address  3/0/c0/c4/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64PFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AA64PFR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AA64PFR1_EL1 AArch64 address  3/0/c0/c4/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AA64PFR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_AFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_AFR0_EL1 AArch64 address  3/0/c0/c1/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_AFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_DFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_DFR0_EL1 AArch64 address  3/0/c0/c1/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_DFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_ISAR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_ISAR0_EL1 AArch64 address  3/0/c0/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_ISAR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_ISAR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_ISAR1_EL1 AArch64 address  3/0/c0/c2/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_ISAR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_ISAR2_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_ISAR2_EL1 AArch64 address  3/0/c0/c2/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_ISAR2_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_ISAR3_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_ISAR3_EL1 AArch64 address  3/0/c0/c2/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_ISAR3_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_ISAR4_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_ISAR4_EL1 AArch64 address  3/0/c0/c2/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_ISAR4_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_ISAR5_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_ISAR5_EL1 AArch64 address  3/0/c0/c2/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_ISAR5_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_MMFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_MMFR0_EL1 AArch64 address  3/0/c0/c1/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_MMFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_MMFR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_MMFR1_EL1 AArch64 address  3/0/c0/c1/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_MMFR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_MMFR2_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_MMFR2_EL1 AArch64 address  3/0/c0/c1/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_MMFR2_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_MMFR3_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_MMFR3_EL1 AArch64 address  3/0/c0/c1/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_MMFR3_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_MMFR4_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_MMFR4_EL1 AArch64 address  3/0/c0/c2/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_MMFR4_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_PFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_PFR0_EL1 AArch64 address  3/0/c0/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_PFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ID_PFR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ID_PFR1_EL1 AArch64 address  3/0/c0/c1/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ID_PFR1_EL1'

//------------------------------------------------------------------------------
//-- Register: IMPPDCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register IMPPDCR Universal address  Offset: 0x310 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: IMPPDSR
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register IMPPDSR Universal address  Offset: 0x314 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ISR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ISR_EL1 AArch64 address  3/0/c12/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ISR_EL1'

//------------------------------------------------------------------------------
//-- Register: L0ICRDR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L0ICRDR_EL1 AArch64 address  3/1/c11/c0/4
//------------------------------------------------------------------------------

#define L0ICRDR_EL1 S3_1_c11_c0_4

//------------------------------------------------------------------------------
//-- Register: L0ICRTR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L0ICRTR_EL1 AArch64 address  3/1/c11/c0/0
//------------------------------------------------------------------------------

#define L0ICRTR_EL1 S3_1_c11_c0_0

//------------------------------------------------------------------------------
//-- Register: L0ICSWDR0_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L0ICSWDR0_EL3 AArch64 address  3/1/c11/c8/0
//------------------------------------------------------------------------------

#define L0ICSWDR0_EL3 S3_1_c11_c8_0

//------------------------------------------------------------------------------
//-- Register: L0ICSWDR1_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L0ICSWDR1_EL3 AArch64 address  3/1/c11/c8/1
//------------------------------------------------------------------------------

#define L0ICSWDR1_EL3 S3_1_c11_c8_1

//------------------------------------------------------------------------------
//-- Register: L1DCRDR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1DCRDR_EL1 AArch64 address  3/1/c11/c6/4
//------------------------------------------------------------------------------

#define L1DCRDR_EL1 S3_1_c11_c6_4

//------------------------------------------------------------------------------
//-- Register: L1DCRTR0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1DCRTR0_EL1 AArch64 address  3/1/c11/c6/0
//------------------------------------------------------------------------------

#define L1DCRTR0_EL1 S3_1_c11_c6_0

//------------------------------------------------------------------------------
//-- Register: L1DCRTR1_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1DCRTR1_EL1 AArch64 address  3/1/c11/c6/1
//------------------------------------------------------------------------------

#define L1DCRTR1_EL1 S3_1_c11_c6_1

//------------------------------------------------------------------------------
//-- Register: L1DCSWDR0_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1DCSWDR0_EL3 AArch64 address  3/1/c11/c9/0
//------------------------------------------------------------------------------

#define L1DCSWDR0_EL3 S3_1_c11_c9_0

//------------------------------------------------------------------------------
//-- Register: L1DCSWDR1_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1DCSWDR1_EL3 AArch64 address  3/1/c11/c9/1
//------------------------------------------------------------------------------

#define L1DCSWDR1_EL3 S3_1_c11_c9_1

//------------------------------------------------------------------------------
//-- Register: L1ICRDR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1ICRDR_EL1 AArch64 address  3/1/c11/c2/4
//------------------------------------------------------------------------------

#define L1ICRDR_EL1 S3_1_c11_c2_4

//------------------------------------------------------------------------------
//-- Register: L1ICRTR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1ICRTR_EL1 AArch64 address  3/1/c11/c2/0
//------------------------------------------------------------------------------

#define L1ICRTR_EL1 S3_1_c11_c2_0

//------------------------------------------------------------------------------
//-- Register: L1ICSWDR0_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1ICSWDR0_EL3 AArch64 address  3/1/c11/c8/2
//------------------------------------------------------------------------------

#define L1ICSWDR0_EL3 S3_1_c11_c8_2

//------------------------------------------------------------------------------
//-- Register: L1ICSWDR1_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L1ICSWDR1_EL3 AArch64 address  3/1/c11/c8/3
//------------------------------------------------------------------------------

#define L1ICSWDR1_EL3 S3_1_c11_c8_3

//------------------------------------------------------------------------------
//-- Register: L2CPUSRDR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2CPUSRDR_EL1 AArch64 address  3/3/c15/c0/7
//------------------------------------------------------------------------------

#define L2CPUSRDR_EL1 S3_3_c15_c0_7

//------------------------------------------------------------------------------
//-- Register: L2CPUSRSELR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2CPUSRSELR_EL1 AArch64 address  3/3/c15/c0/6
//------------------------------------------------------------------------------

#define L2CPUSRSELR_EL1 S3_3_c15_c0_6

//------------------------------------------------------------------------------
//-- Register: MAIR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MAIR_EL1 AArch64 address  3/0/c10/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MAIR_EL1'

//------------------------------------------------------------------------------
//-- Register: MAIR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MAIR_EL2 AArch64 address  3/4/c10/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MAIR_EL2'

//------------------------------------------------------------------------------
//-- Register: MAIR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MAIR_EL3 AArch64 address  3/6/c10/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MAIR_EL3'

//------------------------------------------------------------------------------
//-- Register: MIDR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MIDR_EL1 AArch64 address  3/0/c0/c0/0 Offset: 0xD00 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MIDR_EL1'

//------------------------------------------------------------------------------
//-- Register: MPIDR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MPIDR_EL1 AArch64 address  3/0/c0/c0/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MPIDR_EL1'

//------------------------------------------------------------------------------
//-- Register: MVFR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MVFR0_EL1 AArch64 address  3/0/c0/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MVFR0_EL1'

//------------------------------------------------------------------------------
//-- Register: MVFR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MVFR1_EL1 AArch64 address  3/0/c0/c3/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MVFR1_EL1'

//------------------------------------------------------------------------------
//-- Register: MVFR2_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MVFR2_EL1 AArch64 address  3/0/c0/c3/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MVFR2_EL1'

//------------------------------------------------------------------------------
//-- Register: NZCV_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register NZCV_EL0 AArch64 address  3/3/c4/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'NZCV_EL0'

//------------------------------------------------------------------------------
//-- Register: PAN
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PAN AArch64 address  3/0/c4/c2/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PAN'

//------------------------------------------------------------------------------
//-- Register: PAR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PAR_EL1 AArch64 address  3/0/c7/c4/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PAR_EL1'

//------------------------------------------------------------------------------
//-- Register: PVR0F0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR0F0_EL1 AArch64 address  3/0/c15/c15/0
//------------------------------------------------------------------------------

#define PVR0F0_EL1 S3_0_c15_c15_0

//------------------------------------------------------------------------------
//-- Register: PVR0F1_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR0F1_EL1 AArch64 address  3/0/c15/c15/1
//------------------------------------------------------------------------------

#define PVR0F1_EL1 S3_0_c15_c15_1

//------------------------------------------------------------------------------
//-- Register: PVR0F2_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR0F2_EL1 AArch64 address  3/0/c15/c15/2
//------------------------------------------------------------------------------

#define PVR0F2_EL1 S3_0_c15_c15_2

//------------------------------------------------------------------------------
//-- Register: PVR0F3_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR0F3_EL1 AArch64 address  3/0/c15/c15/3
//------------------------------------------------------------------------------

#define PVR0F3_EL1 S3_0_c15_c15_3

//------------------------------------------------------------------------------
//-- Register: PVR0F4_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR0F4_EL1 AArch64 address  3/0/c15/c15/4
//------------------------------------------------------------------------------

#define PVR0F4_EL1 S3_0_c15_c15_4

//------------------------------------------------------------------------------
//-- Register: PVR1F0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR1F0_EL1 AArch64 address  3/1/c15/c15/0
//------------------------------------------------------------------------------

#define PVR1F0_EL1 S3_1_c15_c15_0

//------------------------------------------------------------------------------
//-- Register: PVR1F1_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR1F1_EL1 AArch64 address  3/1/c15/c15/1
//------------------------------------------------------------------------------

#define PVR1F1_EL1 S3_1_c15_c15_1

//------------------------------------------------------------------------------
//-- Register: PVR2F0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR2F0_EL1 AArch64 address  3/2/c15/c15/0
//------------------------------------------------------------------------------

#define PVR2F0_EL1 S3_2_c15_c15_0

//------------------------------------------------------------------------------
//-- Register: PVR2F1_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR2F1_EL1 AArch64 address  3/2/c15/c15/1
//------------------------------------------------------------------------------

#define PVR2F1_EL1 S3_2_c15_c15_1

//------------------------------------------------------------------------------
//-- Register: PVR2F2_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR2F2_EL1 AArch64 address  3/2/c15/c15/2
//------------------------------------------------------------------------------

#define PVR2F2_EL1 S3_2_c15_c15_2

//------------------------------------------------------------------------------
//-- Register: PVR2F3_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR2F3_EL1 AArch64 address  3/2/c15/c15/3
//------------------------------------------------------------------------------

#define PVR2F3_EL1 S3_2_c15_c15_3

//------------------------------------------------------------------------------
//-- Register: PVR2F7_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR2F7_EL1 AArch64 address  3/2/c15/c15/7
//------------------------------------------------------------------------------

#define PVR2F7_EL1 S3_2_c15_c15_7

//------------------------------------------------------------------------------
//-- Register: PVR7F6_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR7F6_EL0 AArch64 address  3/7/c15/c15/6
//------------------------------------------------------------------------------

#define PVR7F6_EL0 S3_7_c15_c15_6

//------------------------------------------------------------------------------
//-- Register: PVR7F7_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PVR7F7_EL0 AArch64 address  3/7/c15/c15/7
//------------------------------------------------------------------------------

#define PVR7F7_EL0 S3_7_c15_c15_7

//------------------------------------------------------------------------------
//-- Register: QOSIDR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QOSIDR_EL1 AArch64 address  3/6/c11/c2/0
//------------------------------------------------------------------------------

#define QOSIDR_EL1 S3_6_c11_c2_0

//------------------------------------------------------------------------------
//-- Register: QOSIDR_EL2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QOSIDR_EL2 AArch64 address  3/6/c11/c2/1
//------------------------------------------------------------------------------

#define QOSIDR_EL2 S3_6_c11_c2_1

//------------------------------------------------------------------------------
//-- Register: QOSIDR_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QOSIDR_EL3 AArch64 address  3/6/c11/c2/2
//------------------------------------------------------------------------------

#define QOSIDR_EL3 S3_6_c11_c2_2

//------------------------------------------------------------------------------
//-- Register: QOSIDVLR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QOSIDVLR_EL1 AArch64 address  3/6/c11/c2/3
//------------------------------------------------------------------------------

#define QOSIDVLR_EL1 S3_6_c11_c2_3

//------------------------------------------------------------------------------
//-- Register: QOSIDVOR_EL2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QOSIDVOR_EL2 AArch64 address  3/6/c11/c2/4
//------------------------------------------------------------------------------

#define QOSIDVOR_EL2 S3_6_c11_c2_4

//------------------------------------------------------------------------------
//-- Register: REVIDR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register REVIDR_EL1 AArch64 address  3/0/c0/c0/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'REVIDR_EL1'

//------------------------------------------------------------------------------
//-- Register: RMR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RMR_EL3 AArch64 address  3/6/c12/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RMR_EL3'

//------------------------------------------------------------------------------
//-- Register: ROCR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ROCR_EL1 AArch64 address  3/7/c15/c1/0
//------------------------------------------------------------------------------

#define ROCR_EL1 S3_7_c15_c1_0

//------------------------------------------------------------------------------
//-- Register: RVBAR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RVBAR_EL3 AArch64 address  3/6/c12/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RVBAR_EL3'

//------------------------------------------------------------------------------
//-- Register: SCR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SCR_EL3 AArch64 address  3/6/c1/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SCR_EL3'

//------------------------------------------------------------------------------
//-- Register: SCTLR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SCTLR_EL1 AArch64 address  3/0/c1/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SCTLR_EL1'

//------------------------------------------------------------------------------
//-- Register: SCTLR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SCTLR_EL2 AArch64 address  3/4/c1/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SCTLR_EL2'

//------------------------------------------------------------------------------
//-- Register: SCTLR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SCTLR_EL3 AArch64 address  3/6/c1/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SCTLR_EL3'

//------------------------------------------------------------------------------
//-- Register: SPSR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSR_EL1 AArch64 address  3/0/c4/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSR_EL1'

//------------------------------------------------------------------------------
//-- Register: SPSR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSR_EL2 AArch64 address  3/4/c4/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSR_EL2'

//------------------------------------------------------------------------------
//-- Register: SPSR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSR_EL3 AArch64 address  3/6/c4/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSR_EL3'

//------------------------------------------------------------------------------
//-- Register: SPSR_abt
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSR_abt AArch64 address  3/4/c4/c3/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSR_abt'

//------------------------------------------------------------------------------
//-- Register: SPSR_fiq
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSR_fiq AArch64 address  3/4/c4/c3/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSR_fiq'

//------------------------------------------------------------------------------
//-- Register: SPSR_irq
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSR_irq AArch64 address  3/4/c4/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSR_irq'

//------------------------------------------------------------------------------
//-- Register: SPSR_und
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSR_und AArch64 address  3/4/c4/c3/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSR_und'

//------------------------------------------------------------------------------
//-- Register: SPSel_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SPSel_EL1 AArch64 address  3/0/c4/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SPSel_EL1'

//------------------------------------------------------------------------------
//-- Register: SP_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SP_EL0 AArch64 address  3/0/c4/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SP_EL0'

//------------------------------------------------------------------------------
//-- Register: SP_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SP_EL1 AArch64 address  3/4/c4/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SP_EL1'

//------------------------------------------------------------------------------
//-- Register: SP_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SP_EL2 AArch64 address  3/6/c4/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'SP_EL2'

//------------------------------------------------------------------------------
//-- Register: TCR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TCR_EL1 AArch64 address  3/0/c2/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TCR_EL1'

//------------------------------------------------------------------------------
//-- Register: TCR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TCR_EL2 AArch64 address  3/4/c2/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TCR_EL2'

//------------------------------------------------------------------------------
//-- Register: TCR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TCR_EL3 AArch64 address  3/6/c2/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TCR_EL3'

//------------------------------------------------------------------------------
//-- Register: TLBCR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBCR_EL1 AArch64 address  3/2/c11/c2/7
//------------------------------------------------------------------------------

#define TLBCR_EL1 S3_2_c11_c2_7

//------------------------------------------------------------------------------
//-- Register: TLBRDR0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBRDR0_EL1 AArch64 address  3/2/c11/c2/4
//------------------------------------------------------------------------------

#define TLBRDR0_EL1 S3_2_c11_c2_4

//------------------------------------------------------------------------------
//-- Register: TLBRDR1_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBRDR1_EL1 AArch64 address  3/2/c11/c2/5
//------------------------------------------------------------------------------

#define TLBRDR1_EL1 S3_2_c11_c2_5

//------------------------------------------------------------------------------
//-- Register: TLBRTR0_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBRTR0_EL1 AArch64 address  3/2/c11/c2/0
//------------------------------------------------------------------------------

#define TLBRTR0_EL1 S3_2_c11_c2_0

//------------------------------------------------------------------------------
//-- Register: TLBRTR1_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TLBRTR1_EL1 AArch64 address  3/2/c11/c2/1
//------------------------------------------------------------------------------

#define TLBRTR1_EL1 S3_2_c11_c2_1

//------------------------------------------------------------------------------
//-- Register: TPIDRRO_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TPIDRRO_EL0 AArch64 address  3/3/c13/c0/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TPIDRRO_EL0'

//------------------------------------------------------------------------------
//-- Register: TPIDR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TPIDR_EL0 AArch64 address  3/3/c13/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TPIDR_EL0'

//------------------------------------------------------------------------------
//-- Register: TPIDR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TPIDR_EL1 AArch64 address  3/0/c13/c0/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TPIDR_EL1'

//------------------------------------------------------------------------------
//-- Register: TPIDR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TPIDR_EL2 AArch64 address  3/4/c13/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TPIDR_EL2'

//------------------------------------------------------------------------------
//-- Register: TPIDR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TPIDR_EL3 AArch64 address  3/6/c13/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TPIDR_EL3'

//------------------------------------------------------------------------------
//-- Register: TTBR0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TTBR0_EL1 AArch64 address  3/0/c2/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TTBR0_EL1'

//------------------------------------------------------------------------------
//-- Register: TTBR0_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TTBR0_EL2 AArch64 address  3/4/c2/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TTBR0_EL2'

//------------------------------------------------------------------------------
//-- Register: TTBR0_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TTBR0_EL3 AArch64 address  3/6/c2/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TTBR0_EL3'

//------------------------------------------------------------------------------
//-- Register: TTBR1_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TTBR1_EL1 AArch64 address  3/0/c2/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TTBR1_EL1'

//------------------------------------------------------------------------------
//-- Register: VAFSR0_EL2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register VAFSR0_EL2 AArch64 address  3/3/c11/c0/2
//------------------------------------------------------------------------------

#define VAFSR0_EL2 S3_3_c11_c0_2

//------------------------------------------------------------------------------
//-- Register: VBAR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register VBAR_EL1 AArch64 address  3/0/c12/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'VBAR_EL1'

//------------------------------------------------------------------------------
//-- Register: VBAR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register VBAR_EL2 AArch64 address  3/4/c12/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'VBAR_EL2'

//------------------------------------------------------------------------------
//-- Register: VBAR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register VBAR_EL3 AArch64 address  3/6/c12/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'VBAR_EL3'

//------------------------------------------------------------------------------
//-- Register: VMPIDR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register VMPIDR_EL2 AArch64 address  3/4/c0/c0/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'VMPIDR_EL2'

//------------------------------------------------------------------------------
//-- Register: VPIDR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register VPIDR_EL2 AArch64 address  3/4/c0/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'VPIDR_EL2'

//------------------------------------------------------------------------------
//-- Register: VTCR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register VTCR_EL2 AArch64 address  3/4/c2/c1/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'VTCR_EL2'

//------------------------------------------------------------------------------
//-- Register: VTTBR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register VTTBR_EL2 AArch64 address  3/4/c2/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'VTTBR_EL2'

//------------------------------------------------------------------------------
//-- Register: currentEL_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register currentEL_EL1 AArch64 address  3/0/c4/c2/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'currentEL_EL1'

//------------------------------------------------------------------------------
//-- Category: Dbg
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: DBGABWR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGABWR AArch64 address  3/4/c11/c0/0 Offset: 0xc00 Base: APB PSelDbg
//------------------------------------------------------------------------------

#define DBGABWR S3_4_c11_c0_0

//------------------------------------------------------------------------------
//-- Register DBGABWR AArch64 address DBGABWRX Offset: 0xc04 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGAUTHSTATUS_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGAUTHSTATUS_EL1 AArch64 address  2/0/c7/c14/6 Offset: 0xFB8 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGAUTHSTATUS_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBCR0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBCR0_EL1 AArch64 address  2/0/c0/c0/5 Offset: 0x408 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBCR0_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBCR1_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBCR1_EL1 AArch64 address  2/0/c0/c1/5 Offset: 0x418 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBCR1_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBCR2_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBCR2_EL1 AArch64 address  2/0/c0/c2/5 Offset: 0x428 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBCR2_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBCR3_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBCR3_EL1 AArch64 address  2/0/c0/c3/5 Offset: 0x438 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBCR3_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBCR4_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBCR4_EL1 AArch64 address  2/0/c0/c4/5 Offset: 0x448 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBCR4_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBCR5_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBCR5_EL1 AArch64 address  2/0/c0/c5/5 Offset: 0x458 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBCR5_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBCR6_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBCR6_EL1 AArch64 address  2/0/c0/c6/5 Offset: 0x468 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBCR6_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBCR7_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBCR7_EL1 AArch64 address  2/0/c0/c7/5 Offset: 0x478 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBCR7_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGBVR0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBVR0_EL1 AArch64 address  2/0/c0/c0/4 Offset: 0x400 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBVR0_EL1'

//------------------------------------------------------------------------------
//-- Register DBGBVR0_EL1 AArch64 address DBGBXVR0 Offset: 0x404 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGBVR1_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBVR1_EL1 AArch64 address  2/0/c0/c1/4 Offset: 0x410 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBVR1_EL1'

//------------------------------------------------------------------------------
//-- Register DBGBVR1_EL1 AArch64 address DBGBXVR1 Offset: 0x414 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGBVR2_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBVR2_EL1 AArch64 address  2/0/c0/c2/4 Offset: 0x420 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBVR2_EL1'

//------------------------------------------------------------------------------
//-- Register DBGBVR2_EL1 AArch64 address DBGBXVR2 Offset: 0x424 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGBVR3_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBVR3_EL1 AArch64 address  2/0/c0/c3/4 Offset: 0x430 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBVR3_EL1'

//------------------------------------------------------------------------------
//-- Register DBGBVR3_EL1 AArch64 address DBGBXVR3 Offset: 0x434 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGBVR4_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBVR4_EL1 AArch64 address  2/0/c0/c4/4 Offset: 0x440 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBVR4_EL1'

//------------------------------------------------------------------------------
//-- Register DBGBVR4_EL1 AArch64 address DBGBXVR4 Offset: 0x444 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGBVR5_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBVR5_EL1 AArch64 address  2/0/c0/c5/4 Offset: 0x450 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBVR5_EL1'

//------------------------------------------------------------------------------
//-- Register DBGBVR5_EL1 AArch64 address DBGBXVR5 Offset: 0x454 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGBVR6_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBVR6_EL1 AArch64 address  2/0/c0/c6/4 Offset: 0x460 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBVR6_EL1'

//------------------------------------------------------------------------------
//-- Register DBGBVR6_EL1 AArch64 address DBGBXVR6 Offset: 0x464 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGBVR7_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGBVR7_EL1 AArch64 address  2/0/c0/c7/4 Offset: 0x470 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGBVR7_EL1'

//------------------------------------------------------------------------------
//-- Register DBGBVR7_EL1 AArch64 address DBGBXVR7 Offset: 0x474 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGCLAIMCLR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGCLAIMCLR_EL1 AArch64 address  2/0/c7/c9/6 Offset: 0xFA4 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGCLAIMCLR_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGCLAIMSET_EL1
//--     Type: Register - Architected
//--   Access: Read/Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGCLAIMSET_EL1 AArch64 address  2/0/c7/c8/6 Offset: 0xFA0 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGCLAIMSET_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGDTRRX_EL0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGDTRRX_EL0 AArch64 address  2/3/c0/c5/0 Offset: 0x080 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGDTRRX_EL0'

//------------------------------------------------------------------------------
//-- Register: DBGDTRTX_EL0
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGDTRTX_EL0 AArch64 address  2/3/c0/c5/0 Offset: 0x08c Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGDTRTX_EL0'

//------------------------------------------------------------------------------
//-- Register: DBGDTR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGDTR_EL0 AArch64 address  2/3/c0/c4/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGDTR_EL0'

//------------------------------------------------------------------------------
//-- Register: DBGPRCR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGPRCR_EL1 AArch64 address  2/0/c1/c4/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGPRCR_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGUIER_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGUIER_EL1 AArch64 address  3/4/c11/c0/1 Offset: 0xc08 Base: APB PSelDbg
//------------------------------------------------------------------------------

#define DBGUIER_EL1 S3_4_c11_c0_1

//------------------------------------------------------------------------------
//-- Register DBGUIER_EL1 AArch64 address DBGUIERX Offset: 0xc0c Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGWCR0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGWCR0_EL1 AArch64 address  2/0/c0/c0/7 Offset: 0x808 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGWCR0_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGWCR1_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGWCR1_EL1 AArch64 address  2/0/c0/c1/7 Offset: 0x818 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGWCR1_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGWCR2_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGWCR2_EL1 AArch64 address  2/0/c0/c2/7 Offset: 0x828 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGWCR2_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGWCR3_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGWCR3_EL1 AArch64 address  2/0/c0/c3/7 Offset: 0x838 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGWCR3_EL1'

//------------------------------------------------------------------------------
//-- Register: DBGWVR0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGWVR0_EL1 AArch64 address  2/0/c0/c0/6 Offset: 0x800 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGWVR0_EL1'

//------------------------------------------------------------------------------
//-- Register DBGWVR0_EL1 AArch64 address DBGWXVR0 Offset: 0x804 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGWVR1_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGWVR1_EL1 AArch64 address  2/0/c0/c1/6 Offset: 0x810 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGWVR1_EL1'

//------------------------------------------------------------------------------
//-- Register DBGWVR1_EL1 AArch64 address DBGWXVR1 Offset: 0x814 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGWVR2_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGWVR2_EL1 AArch64 address  2/0/c0/c2/6 Offset: 0x820 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGWVR2_EL1'

//------------------------------------------------------------------------------
//-- Register DBGWVR2_EL1 AArch64 address DBGWXVR2 Offset: 0x824 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DBGWVR3_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DBGWVR3_EL1 AArch64 address  2/0/c0/c3/6 Offset: 0x830 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'DBGWVR3_EL1'

//------------------------------------------------------------------------------
//-- Register DBGWVR3_EL1 AArch64 address DBGWXVR3 Offset: 0x834 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDACR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDACR Universal address  Offset: 0x094 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDCIDR0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDCIDR0 Universal address  Offset: 0xFF0 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDCIDR1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDCIDR1 Universal address  Offset: 0xFF4 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDCIDR2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDCIDR2 Universal address  Offset: 0xFF8 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDCIDR3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDCIDR3 Universal address  Offset: 0xFFC Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDCIDSR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDCIDSR Universal address  Offset: 0x0A4 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDEVAFF0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDEVAFF0 Universal address  Offset: 0xFA8 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDEVAFF1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDEVAFF1 Universal address  Offset: 0xFAC Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDEVARCH
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDEVARCH Universal address  Offset: 0xFBC Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDEVID
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDEVID Universal address  Offset: 0xFC8 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDEVID1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDEVID1 Universal address  Offset: 0xFC4 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDEVID2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDEVID2 Universal address  Offset: 0xFC0 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDEVTYPE
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDEVTYPE Universal address  Offset: 0xFCC Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDFR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDFR Universal address  Offset: 0xD28 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDDFRX
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDDFRX AArch64 address  Offset: 0xD2C Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDECCR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDECCR Universal address  Offset: 0x098 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDECR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDECR Universal address  Offset: 0x024 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDESR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDESR Universal address  Offset: 0x020 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDITCTRL
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDITCTRL Universal address  Offset: 0xF00 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDITR
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDITR AArch64 address  Offset: 0x084 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDLAR
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDLAR Universal address  Offset: 0xFB0 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDLSR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDLSR Universal address  Offset: 0xFB4 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPCSRhi
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPCSRhi Universal address  Offset: 0x0AC Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPCSRlo
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPCSRlo Universal address  Offset: 0x0A0 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPFR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPFR Universal address  Offset: 0xD20 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPFRX
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPFRX AArch64 address  Offset: 0xD24 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPIDR0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPIDR0 Universal address  Offset: 0xFE0 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPIDR1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPIDR1 Universal address  Offset: 0xFE4 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPIDR2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPIDR2 Universal address  Offset: 0xFE8 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPIDR3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPIDR3 Universal address  Offset: 0xFEC Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPIDR4
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPIDR4 Universal address  Offset: 0xFD0 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPRCR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPRCR Universal address  Offset: 0x310 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDPRSR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDPRSR Universal address  Offset: 0x314 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDRCR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDRCR Universal address  Offset: 0x090 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDSCR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDSCR Universal address  Offset: 0x088 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDVIDSR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDVIDSR Universal address  Offset: 0x0A8 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDWAR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDWAR Universal address  Offset: 0x030 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: EDWARX
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register EDWARX Universal address  Offset: 0x034 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: MDCCINT_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MDCCINT_EL1 AArch64 address  2/0/c0/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MDCCINT_EL1'

//------------------------------------------------------------------------------
//-- Register: MDCCSR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MDCCSR_EL0 AArch64 address  2/3/c0/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MDCCSR_EL0'

//------------------------------------------------------------------------------
//-- Register: MDCR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MDCR_EL2 AArch64 address  3/4/c1/c1/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MDCR_EL2'

//------------------------------------------------------------------------------
//-- Register: MDCR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MDCR_EL3 AArch64 address  3/6/c1/c3/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MDCR_EL3'

//------------------------------------------------------------------------------
//-- Register: MDRAR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MDRAR_EL1 AArch64 address  2/0/c1/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MDRAR_EL1'

//------------------------------------------------------------------------------
//-- Register: MDSCR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register MDSCR_EL1 AArch64 address  2/0/c0/c2/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'MDSCR_EL1'

//------------------------------------------------------------------------------
//-- Register: OSDLR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register OSDLR_EL1 AArch64 address  2/0/c1/c3/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'OSDLR_EL1'

//------------------------------------------------------------------------------
//-- Register: OSDTRRX_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register OSDTRRX_EL1 AArch64 address  2/0/c0/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'OSDTRRX_EL1'

//------------------------------------------------------------------------------
//-- Register: OSDTRTX_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register OSDTRTX_EL1 AArch64 address  2/0/c0/c3/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'OSDTRTX_EL1'

//------------------------------------------------------------------------------
//-- Register: OSECCR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register OSECCR_EL1 AArch64 address  2/0/c0/c6/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'OSECCR_EL1'

//------------------------------------------------------------------------------
//-- Register: OSLAR_EL1
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register OSLAR_EL1 AArch64 address  2/0/c1/c0/4 Offset: 0x300 Base: APB PSelDbg
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'OSLAR_EL1'

//------------------------------------------------------------------------------
//-- Register: OSLSR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register OSLSR_EL1 AArch64 address  2/0/c1/c1/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'OSLSR_EL1'

//------------------------------------------------------------------------------
//-- Category: ImplementationOnly
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Category: L2Indirect
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: L2BCR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2BCR0 Universal address  [13:12]=2'b00 [10:8]=3'b000 [7:0]=8'h08
//------------------------------------------------------------------------------

#define L2BCR0_IA 0x008

//------------------------------------------------------------------------------
//-- Register: L2BCR1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2BCR1 Universal address  [13:12]=2'b00 [10:8]=3'b000 [7:0]=8'h09
//------------------------------------------------------------------------------

#define L2BCR1_IA 0x009

//------------------------------------------------------------------------------
//-- Register: L2CPMR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2CPMR Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h00  Offset: 0x2D0 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2CPMR_IA 0x500

//------------------------------------------------------------------------------
//-- Register L2CPMR Universal address L2CPMRX Offset: 0x2D4 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2CR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2CR0 Universal address  [13:12]=2'b00 [10:8]=3'b000 [7:0]=8'h00
//------------------------------------------------------------------------------

#define L2CR0_IA 0x000

//------------------------------------------------------------------------------
//-- Register: L2DCRDR
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2DCRDR Universal address  [13:12]=2'b00 [10:8]=3'b011 [7:0]=8'h00
//------------------------------------------------------------------------------

#define L2DCRDR_IA 0x300

//------------------------------------------------------------------------------
//-- Register: L2DCRTR0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2DCRTR0 Universal address  [13:12]=2'b00 [10:8]=3'b011 [7:0]=8'h02
//------------------------------------------------------------------------------

#define L2DCRTR0_IA 0x302

//------------------------------------------------------------------------------
//-- Register: L2DCRTR1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2DCRTR1 Universal address  [13:12]=2'b00 [10:8]=3'b011 [7:0]=8'h03
//------------------------------------------------------------------------------

#define L2DCRTR1_IA 0x303

//------------------------------------------------------------------------------
//-- Register: L2EAR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2EAR Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h0e  Offset: 0x200 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2EAR_IA 0x20E

//------------------------------------------------------------------------------
//-- Register L2EAR Universal address L2EARX Offset: 0x204 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2ECR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ECR0 Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h00  Offset: 0x208 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2ECR0_IA 0x200

//------------------------------------------------------------------------------
//-- Register L2ECR0 Universal address L2ECR0X Offset: 0x20c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2ECR1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ECR1 Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h01  Offset: 0x210 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2ECR1_IA 0x201

//------------------------------------------------------------------------------
//-- Register L2ECR1 Universal address L2ECR1X Offset: 0x214 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2ESR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ESR0 Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h04  Offset: 0x218 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2ESR0_IA 0x204

//------------------------------------------------------------------------------
//-- Register L2ESR0 Universal address L2ESR0X Offset: 0x21c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2ESRS0
//--     Type: Register - Implementation Defined
//--   Access: Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ESRS0 Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h05  Offset: 0x220 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2ESRS0_IA 0x205

//------------------------------------------------------------------------------
//-- Register L2ESRS0 Universal address L2ESRS0X Offset: 0x224 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2ESYNR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ESYNR0 Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h08  Offset: 0x228 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2ESYNR0_IA 0x208

//------------------------------------------------------------------------------
//-- Register L2ESYNR0 Universal address L2SYNR0X Offset: 0x22c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2ESYNR1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ESYNR1 Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h09  Offset: 0x230 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2ESYNR1_IA 0x209

//------------------------------------------------------------------------------
//-- Register L2ESYNR1 Universal address L2SYNR1X Offset: 0x234 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2ESYNR2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ESYNR2 Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h0a  Offset: 0x238 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2ESYNR2_IA 0x20A

//------------------------------------------------------------------------------
//-- Register L2ESYNR2 Universal address L2ESYNR2X Offset: 0x23c Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2ESYNR3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ESYNR3 Universal address  [13:12]=2'b00 [10:8]=3'b010 [7:0]=8'h0b  Offset: 0x240 Base: APB PSelImp
//------------------------------------------------------------------------------

#define L2ESYNR3_IA 0x20B

//------------------------------------------------------------------------------
//-- Register L2ESYNR3 Universal address L2ESYNR3X Offset: 0x244 Base: APB PSelImp
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2FASTPCCMDR
//--     Type: Register - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2FASTPCCMDR Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h08  Offset: 0xc20 L2FACTPCCMDR Base: APB PSelDbg
//------------------------------------------------------------------------------

#define L2FASTPCCMDR_IA 0x608

//------------------------------------------------------------------------------
//-- Register L2FASTPCCMDR Universal address L2FASTPCCMDRX Offset: 0xc24 Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2FASTPCDATAR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2FASTPCDATAR Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h09  Offset: 0xc28 L2FASTPCDATAR Base: APB PSelDbg
//------------------------------------------------------------------------------

#define L2FASTPCDATAR_IA 0x609

//------------------------------------------------------------------------------
//-- Register L2FASTPCDATAR Universal address L2FASTPCDATARX Offset: 0xc2c Base: APB PSelDbg
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2LKCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2LKCR Universal address  [13:12]=2'b00 [10:8]=3'b001 [7:0]=8'd0
//------------------------------------------------------------------------------

#define L2LKCR_IA 0x100

//------------------------------------------------------------------------------
//-- Register: L2SWDR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2SWDR0 Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h00
//------------------------------------------------------------------------------

#define L2SWDR0_IA 0x600

//------------------------------------------------------------------------------
//-- Register: L2SWDR1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2SWDR1 Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h01
//------------------------------------------------------------------------------

#define L2SWDR1_IA 0x601

//------------------------------------------------------------------------------
//-- Register: L2SWDR2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2SWDR2 Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h02
//------------------------------------------------------------------------------

#define L2SWDR2_IA 0x602

//------------------------------------------------------------------------------
//-- Register: L2SWDR3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2SWDR3 Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h03
//------------------------------------------------------------------------------

#define L2SWDR3_IA 0x603

//------------------------------------------------------------------------------
//-- Register: L2SWDR4
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2SWDR4 Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h04
//------------------------------------------------------------------------------

#define L2SWDR4_IA 0x604

//------------------------------------------------------------------------------
//-- Register: L2SWDR5
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2SWDR5 Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h05
//------------------------------------------------------------------------------

#define L2SWDR5_IA 0x605

//------------------------------------------------------------------------------
//-- Register: L2SWDR6
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2SWDR6 Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h06
//------------------------------------------------------------------------------

#define L2SWDR6_IA 0x606

//------------------------------------------------------------------------------
//-- Register: L2SWDR7
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2SWDR7 Universal address  [13:12]=2'b00 [10:8]=3'b110 [7:0]=8'h07
//------------------------------------------------------------------------------

#define L2SWDR7_IA 0x607

//------------------------------------------------------------------------------
//-- Register: L2VRF0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2VRF0 Universal address  [13:12]=2'b00 [10:8]=3'b111 [7:0]=8'h00
//------------------------------------------------------------------------------

#define L2VRF0_IA 0x700

//------------------------------------------------------------------------------
//-- Register: L2VRF2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2VRF2 Universal address  [13:12]=2'b00 [10:8]=3'b111 [7:0]=8'h02
//------------------------------------------------------------------------------

#define L2VRF2_IA 0x702

//------------------------------------------------------------------------------
//-- Category: L2Indirect-CPM
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: L2ACDDCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ACDDCR Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h88
//------------------------------------------------------------------------------

#define L2ACDDCR_IA 0x588

//------------------------------------------------------------------------------
//-- Register: L2ACDDIAGCTR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ACDDIAGCTR Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h87
//------------------------------------------------------------------------------

#define L2ACDDIAGCTR_IA 0x587

//------------------------------------------------------------------------------
//-- Register: L2ACDDVMFIFO
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ACDDVMFIFO Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h86
//------------------------------------------------------------------------------

#define L2ACDDVMFIFO_IA 0x586

//------------------------------------------------------------------------------
//-- Register: L2ACDDVMLC
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ACDDVMLC Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h85
//------------------------------------------------------------------------------

#define L2ACDDVMLC_IA 0x585

//------------------------------------------------------------------------------
//-- Register: L2ACDSR
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ACDSR Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h83
//------------------------------------------------------------------------------

#define L2ACDSR_IA 0x583

//------------------------------------------------------------------------------
//-- Register: L2CPMSPARE0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2CPMSPARE0 Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h91
//------------------------------------------------------------------------------

#define L2CPMSPARE0_IA 0x591

//------------------------------------------------------------------------------
//-- Register: L2NMOCFGR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2NMOCFGR Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h95
//------------------------------------------------------------------------------

#define L2NMOCFGR_IA 0x595

//------------------------------------------------------------------------------
//-- Register: L2NMOCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2NMOCR Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h94
//------------------------------------------------------------------------------

#define L2NMOCR_IA 0x594

//------------------------------------------------------------------------------
//-- Register: L2PSCSR
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PSCSR Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h92
//------------------------------------------------------------------------------

#define L2PSCSR_IA 0x592

//------------------------------------------------------------------------------
//-- Register: L2ZMCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2ZMCR Universal address  [13:12]=2'b00 [10:8]=3'b101 [7:0]=8'h90
//------------------------------------------------------------------------------

#define L2ZMCR_IA 0x590

//------------------------------------------------------------------------------
//-- Category: PerfMon
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: L2PMACTLR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMACTLR Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h0D  Offset: 0xb48 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMACTLR_IA 0x40D

//------------------------------------------------------------------------------
//-- Register: L2PMCCNTCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMCCNTCR Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h09  Offset: 0xb50 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMCCNTCR_IA 0x409

//------------------------------------------------------------------------------
//-- Register: L2PMCCNTR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMCCNTR Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h0A  Offset: 0xb54 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMCCNTR_IA 0x40A

//------------------------------------------------------------------------------
//-- Register L2PMCCNTR Universal address L2PMCCNTRX Offset: 0xb58 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2PMCCNTSR
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMCCNTSR Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h0C  Offset: 0xb5c Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMCCNTSR_IA 0x40C

//------------------------------------------------------------------------------
//-- Register: L2PMCNTENCLR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMCNTENCLR Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h03  Offset: 0xb28 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMCNTENCLR_IA 0x403

//------------------------------------------------------------------------------
//-- Register: L2PMCNTENSET
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMCNTENSET Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h04  Offset: 0xb2c Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMCNTENSET_IA 0x404

//------------------------------------------------------------------------------
//-- Register: L2PMCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMCR Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h00  Offset: 0xb20 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMCR_IA 0x400

//------------------------------------------------------------------------------
//-- Register L2PMCR Universal address L2PMCXR Offset: 0xb24 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTCR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTCR0 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h20  Offset: 0xb60 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTCR0_IA 0x420

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTCR1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTCR1 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h30  Offset: 0xb74 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTCR1_IA 0x430

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTCR2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTCR2 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h40  Offset: 0xb88 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTCR2_IA 0x440

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTCR3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTCR3 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h50  Offset: 0xb9c Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTCR3_IA 0x450

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTCR4
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTCR4 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h60  Offset: 0xbb0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTCR4_IA 0x460

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTCR5
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTCR5 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h70  Offset: 0xbc4 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTCR5_IA 0x470

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTCR6
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTCR6 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h80  Offset: 0xbd8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTCR6_IA 0x480

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTCR7
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTCR7 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h90  Offset: 0xbec Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTCR7_IA 0x490

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTR0 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h21  Offset: 0xb64 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTR0_IA 0x421

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTR1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTR1 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h31  Offset: 0xb78 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTR1_IA 0x431

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTR2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTR2 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h41  Offset: 0xb8c Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTR2_IA 0x441

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTR3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTR3 Universal address  [14:12]=2'b00 [10:8]=3'b100 [7:0]=8'h51  Offset: 0xba0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTR3_IA 0x451

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTR4
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTR4 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h61  Offset: 0xbb4 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTR4_IA 0x461

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTR5
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTR5 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h71  Offset: 0xbc8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTR5_IA 0x471

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTR6
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTR6 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h81  Offset: 0xbdc Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTR6_IA 0x481

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTR7
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTR7 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h91  Offset: 0xbf0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTR7_IA 0x491

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTSR0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTSR0 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h22  Offset: 0xb68 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTSR0_IA 0x422

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTSR1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTSR1 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h32  Offset: 0xb7c Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTSR1_IA 0x432

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTSR2
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTSR2 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h42  Offset: 0xb90 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTSR2_IA 0x442

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTSR3
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTSR3 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h52  Offset: 0xba4 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTSR3_IA 0x452

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTSR4
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTSR4 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h62  Offset: 0xbb8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTSR4_IA 0x462

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTSR5
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTSR5 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h72  Offset: 0xbcc Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTSR5_IA 0x472

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTSR6
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTSR6 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h82  Offset: 0xbe0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTSR6_IA 0x482

//------------------------------------------------------------------------------
//-- Register: L2PMEVCNTSR7
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVCNTSR7 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h92  Offset: 0xbf4 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVCNTSR7_IA 0x492

//------------------------------------------------------------------------------
//-- Register: L2PMEVFILTER0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVFILTER0 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h23  Offset: 0xb6c Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVFILTER0_IA 0x423

//------------------------------------------------------------------------------
//-- Register: L2PMEVFILTER1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVFILTER1 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h33  Offset: 0xb80 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVFILTER1_IA 0x433

//------------------------------------------------------------------------------
//-- Register: L2PMEVFILTER2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVFILTER2 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h43  Offset: 0xb94 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVFILTER2_IA 0x443

//------------------------------------------------------------------------------
//-- Register: L2PMEVFILTER3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVFILTER3 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h53  Offset: 0xba8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVFILTER3_IA 0x453

//------------------------------------------------------------------------------
//-- Register: L2PMEVFILTER4
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVFILTER4 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h63  Offset: 0xbbc Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVFILTER4_IA 0x463

//------------------------------------------------------------------------------
//-- Register: L2PMEVFILTER5
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVFILTER5 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h73  Offset: 0xbd0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVFILTER5_IA 0x473

//------------------------------------------------------------------------------
//-- Register: L2PMEVFILTER6
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVFILTER6 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h83  Offset: 0xbe4 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVFILTER6_IA 0x483

//------------------------------------------------------------------------------
//-- Register: L2PMEVFILTER7
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVFILTER7 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h93  Offset: 0xbf8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVFILTER7_IA 0x493

//------------------------------------------------------------------------------
//-- Register: L2PMEVTYPER0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVTYPER0 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h24  Offset: 0xb70 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVTYPER0_IA 0x424

//------------------------------------------------------------------------------
//-- Register: L2PMEVTYPER1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVTYPER1 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h34  Offset: 0xb84 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVTYPER1_IA 0x434

//------------------------------------------------------------------------------
//-- Register: L2PMEVTYPER2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVTYPER2 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h44  Offset: 0xb98 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVTYPER2_IA 0x444

//------------------------------------------------------------------------------
//-- Register: L2PMEVTYPER3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVTYPER3 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h54  Offset: 0xbac Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVTYPER3_IA 0x454

//------------------------------------------------------------------------------
//-- Register: L2PMEVTYPER4
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVTYPER4 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h64  Offset: 0xbc0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVTYPER4_IA 0x464

//------------------------------------------------------------------------------
//-- Register: L2PMEVTYPER5
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVTYPER5 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h74  Offset: 0xbd4 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVTYPER5_IA 0x474

//------------------------------------------------------------------------------
//-- Register: L2PMEVTYPER6
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVTYPER6 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h84  Offset: 0xbe8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVTYPER6_IA 0x484

//------------------------------------------------------------------------------
//-- Register: L2PMEVTYPER7
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMEVTYPER7 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h94  Offset: 0xbfc Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMEVTYPER7_IA 0x494

//------------------------------------------------------------------------------
//-- Register: L2PMINTENCLR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMINTENCLR Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h05  Offset: 0xb30 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMINTENCLR_IA 0x405

//------------------------------------------------------------------------------
//-- Register: L2PMINTENSET
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMINTENSET Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h06  Offset: 0xb34 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMINTENSET_IA 0x406

//------------------------------------------------------------------------------
//-- Register: L2PMOVSCLR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMOVSCLR Universal address  [13:12]=2'b00 [10:8]=4'b100 [7:0]=8'h07  Offset: 0xb38 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMOVSCLR_IA 0x407

//------------------------------------------------------------------------------
//-- Register: L2PMOVSSET
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMOVSSET Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h08  Offset: 0xb3c Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMOVSSET_IA 0x408

//------------------------------------------------------------------------------
//-- Register: L2PMRESR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMRESR Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h10  Offset: 0xb18 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMRESR_IA 0x410

//------------------------------------------------------------------------------
//-- Register L2PMRESR Universal address L2PMRESRX Offset: 0xb1c Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: L2PMRLDR0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMRLDR0 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=8'h01  Offset: 0xb40 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMRLDR0_IA 0x401

//------------------------------------------------------------------------------
//-- Register: L2PMRLDR1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register L2PMRLDR1 Universal address  [13:12]=2'b00 [10:8]=3'b100 [7:0]=7'h02  Offset: 0xb44 Base: APB PSelPM
//------------------------------------------------------------------------------

#define L2PMRLDR1_IA 0x402

//------------------------------------------------------------------------------
//-- Register: PMACTLR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMACTLR_EL0 AArch64 address  3/5/c11/c0/2 Offset: 0xb08 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMACTLR_EL0 S3_5_c11_c0_2

//------------------------------------------------------------------------------
//-- Register: PMAUTHSTATUS
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMAUTHSTATUS AArch64 address  Offset: 0xFB8 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMCCFILTR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCCFILTR_EL0 AArch64 address  3/3/c14/c15/7 Offset: 0x47c Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMCCFILTR_EL0'

//------------------------------------------------------------------------------
//-- Register: PMCCNTCR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCCNTCR_EL0 AArch64 address  3/5/c11/c0/0 Offset: 0xa7c Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMCCNTCR_EL0 S3_5_c11_c0_0

//------------------------------------------------------------------------------
//-- Register: PMCCNTR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCCNTR_EL0 AArch64 address  3/3/c9/c13/0 Offset: 0x0f8 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMCCNTR_EL0'

//------------------------------------------------------------------------------
//-- Register PMCCNTR_EL0 AArch64 address PMCCNTXR Offset: 0x0fc Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMCCNTSR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCCNTSR_EL0 AArch64 address  3/5/c11/c0/1 Offset: 0xafc Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMCCNTSR_EL0 S3_5_c11_c0_1

//------------------------------------------------------------------------------
//-- Register: PMCEID0_EL0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCEID0_EL0 AArch64 address  3/3/c9/c12/6 Offset: 0xe20 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMCEID0_EL0'

//------------------------------------------------------------------------------
//-- Register: PMCEID1_EL0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCEID1_EL0 AArch64 address  3/3/c9/c12/7 Offset: 0xe24 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMCEID1_EL0'

//------------------------------------------------------------------------------
//-- Register: PMCFGR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCFGR Universal address  Offset: 0xe00 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMCIDCPTR_EL1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCIDCPTR_EL1 AArch64 address  3/5/c11/c4/3 Offset: 0xDB0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMCIDCPTR_EL1 S3_5_c11_c4_3

//------------------------------------------------------------------------------
//-- Register: PMCIDR0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCIDR0 Universal address  Offset: 0xFF0 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMCIDR1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCIDR1 Universal address  Offset: 0xFF4 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMCIDR2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCIDR2 Universal address  Offset: 0xFF8 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMCIDR3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCIDR3 Universal address  Offset: 0xFFC Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMCNTENCLR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCNTENCLR_EL0 AArch64 address  3/3/c9/c12/2 Offset: 0xC20 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMCNTENCLR_EL0'

//------------------------------------------------------------------------------
//-- Register: PMCNTENSET_EL0
//--     Type: Register - Architected
//--   Access: Read/Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCNTENSET_EL0 AArch64 address  3/3/c9/c12/1 Offset: 0xc00 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMCNTENSET_EL0'

//------------------------------------------------------------------------------
//-- Register: PMCR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMCR_EL0 AArch64 address  3/3/c9/c12/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMCR_EL0'

//------------------------------------------------------------------------------
//-- Register PMCR_EL0 Universal address  Offset: 0xe04 Base: APB PSelPM
//--   Same as: PMCR_EL0
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//-- Register: PMDEVAFF0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMDEVAFF0 Universal address  Offset: 0xFA8 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMDEVAFF1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMDEVAFF1 Universal address  Offset: 0xFAC Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMDEVARCH
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMDEVARCH Universal address  Offset: 0xFBC Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMDEVTYPE
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMDEVTYPE Universal address  Offset: 0xFCC Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMEVCNTCR0_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTCR0_EL0 AArch64 address  3/5/c11/c1/0 Offset: 0xa00 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTCR0_EL0 S3_5_c11_c1_0

//------------------------------------------------------------------------------
//-- Register: PMEVCNTCR1_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTCR1_EL0 AArch64 address  3/5/c11/c1/1 Offset: 0xa04 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTCR1_EL0 S3_5_c11_c1_1

//------------------------------------------------------------------------------
//-- Register: PMEVCNTCR2_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTCR2_EL0 AArch64 address  3/5/c11/c1/2 Offset: 0xa08 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTCR2_EL0 S3_5_c11_c1_2

//------------------------------------------------------------------------------
//-- Register: PMEVCNTCR3_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTCR3_EL0 AArch64 address  3/5/c11/c1/3 Offset: 0xa0c Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTCR3_EL0 S3_5_c11_c1_3

//------------------------------------------------------------------------------
//-- Register: PMEVCNTCR4_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTCR4_EL0 AArch64 address  3/5/c11/c1/4 Offset: 0xa10 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTCR4_EL0 S3_5_c11_c1_4

//------------------------------------------------------------------------------
//-- Register: PMEVCNTCR5_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTCR5_EL0 AArch64 address  3/5/c11/c1/5 Offset: 0xa14 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTCR5_EL0 S3_5_c11_c1_5

//------------------------------------------------------------------------------
//-- Register: PMEVCNTCR6_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTCR6_EL0 AArch64 address  3/5/c11/c1/6 Offset: 0xa18 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTCR6_EL0 S3_5_c11_c1_6

//------------------------------------------------------------------------------
//-- Register: PMEVCNTCR7_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTCR7_EL0 AArch64 address  3/5/c11/c1/7 Offset: 0xa1c Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTCR7_EL0 S3_5_c11_c1_7

//------------------------------------------------------------------------------
//-- Register: PMEVCNTR0_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTR0_EL0 AArch64 address  3/3/c14/c8/0 Offset: 0x000 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVCNTR0_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVCNTR1_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTR1_EL0 AArch64 address  3/3/c14/c8/1 Offset: 0x008 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVCNTR1_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVCNTR2_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTR2_EL0 AArch64 address  3/3/c14/c8/2 Offset: 0x010 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVCNTR2_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVCNTR3_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTR3_EL0 AArch64 address  3/3/c14/c8/3 Offset: 0x018 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVCNTR3_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVCNTR4_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTR4_EL0 AArch64 address  3/3/c14/c8/4 Offset: 0x020 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVCNTR4_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVCNTR5_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTR5_EL0 AArch64 address  3/3/c14/c8/5 Offset: 0x028 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVCNTR5_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVCNTR6_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTR6_EL0 AArch64 address  3/3/c14/c8/6 Offset: 0x030 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVCNTR6_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVCNTR7_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTR7_EL0 AArch64 address  3/3/c14/c8/7 Offset: 0x038 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVCNTR7_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVCNTSR0_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTSR0_EL0 AArch64 address  3/5/c11/c2/0 Offset: 0xa80 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTSR0_EL0 S3_5_c11_c2_0

//------------------------------------------------------------------------------
//-- Register: PMEVCNTSR1_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTSR1_EL0 AArch64 address  3/5/c11/c2/1 Offset: 0xa84 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTSR1_EL0 S3_5_c11_c2_1

//------------------------------------------------------------------------------
//-- Register: PMEVCNTSR2_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTSR2_EL0 AArch64 address  3/5/c11/c2/2 Offset: 0xa88 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTSR2_EL0 S3_5_c11_c2_2

//------------------------------------------------------------------------------
//-- Register: PMEVCNTSR3_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTSR3_EL0 AArch64 address  3/5/c11/c2/3 Offset: 0xa8c Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTSR3_EL0 S3_5_c11_c2_3

//------------------------------------------------------------------------------
//-- Register: PMEVCNTSR4_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTSR4_EL0 AArch64 address  3/5/c11/c2/4 Offset: 0xa90 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTSR4_EL0 S3_5_c11_c2_4

//------------------------------------------------------------------------------
//-- Register: PMEVCNTSR5_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTSR5_EL0 AArch64 address  3/5/c11/c2/5 Offset: 0xa94 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTSR5_EL0 S3_5_c11_c2_5

//------------------------------------------------------------------------------
//-- Register: PMEVCNTSR6_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTSR6_EL0 AArch64 address  3/5/c11/c2/6 Offset: 0xa98 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTSR6_EL0 S3_5_c11_c2_6

//------------------------------------------------------------------------------
//-- Register: PMEVCNTSR7_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVCNTSR7_EL0 AArch64 address  3/5/c11/c2/7 Offset: 0xa9c Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMEVCNTSR7_EL0 S3_5_c11_c2_7

//------------------------------------------------------------------------------
//-- Register: PMEVTYPER0_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVTYPER0_EL0 AArch64 address  3/3/c14/c12/0 Offset: 0x400 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVTYPER0_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVTYPER1_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVTYPER1_EL0 AArch64 address  3/3/c14/c12/1 Offset: 0x404 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVTYPER1_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVTYPER2_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVTYPER2_EL0 AArch64 address  3/3/c14/c12/2 Offset: 0x408 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVTYPER2_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVTYPER3_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVTYPER3_EL0 AArch64 address  3/3/c14/c12/3 Offset: 0x40c Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVTYPER3_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVTYPER4_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVTYPER4_EL0 AArch64 address  3/3/c14/c12/4 Offset: 0x410 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVTYPER4_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVTYPER5_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVTYPER5_EL0 AArch64 address  3/3/c14/c12/5 Offset: 0x414 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVTYPER5_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVTYPER6_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVTYPER6_EL0 AArch64 address  3/3/c14/c12/6 Offset: 0x418 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVTYPER6_EL0'

//------------------------------------------------------------------------------
//-- Register: PMEVTYPER7_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMEVTYPER7_EL0 AArch64 address  3/3/c14/c12/7 Offset: 0x41c Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMEVTYPER7_EL0'

//------------------------------------------------------------------------------
//-- Register: PMINTENCLR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMINTENCLR_EL1 AArch64 address  3/0/c9/c14/2 Offset: 0xc60 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMINTENCLR_EL1'

//------------------------------------------------------------------------------
//-- Register: PMINTENSET_EL1
//--     Type: Register - Architected
//--   Access: Read/Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMINTENSET_EL1 AArch64 address  3/0/c9/c14/1 Offset: 0xc40 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMINTENSET_EL1'

//------------------------------------------------------------------------------
//-- Register: PMITCTRL
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMITCTRL Universal address  Offset: 0xF00 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMLAR
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMLAR Universal address  Offset: 0xFB0 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMLSR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMLSR Universal address  Offset: 0xFB4 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMOVSCLR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMOVSCLR_EL0 AArch64 address  3/3/c9/c12/3 Offset: 0xc80 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMOVSCLR_EL0'

//------------------------------------------------------------------------------
//-- Register: PMOVSSET_EL0
//--     Type: Register - Architected
//--   Access: Read/Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMOVSSET_EL0 AArch64 address  3/3/c9/c14/3 Offset: 0xcc0 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMOVSSET_EL0'

//------------------------------------------------------------------------------
//-- Register: PMPCCPTCR0_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMPCCPTCR0_EL0 AArch64 address  3/5/c11/c4/1 Offset: 0xDA8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMPCCPTCR0_EL0 S3_5_c11_c4_1

//------------------------------------------------------------------------------
//-- Register: PMPCCPTCR1_EL2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMPCCPTCR1_EL2 AArch64 address  3/5/c11/c4/2 Offset: 0xDAC Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMPCCPTCR1_EL2 S3_5_c11_c4_2

//------------------------------------------------------------------------------
//-- Register: PMPCCPTR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMPCCPTR_EL0 AArch64 address  3/5/c11/c4/0 Offset: 0xDA0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMPCCPTR_EL0 S3_5_c11_c4_0

//------------------------------------------------------------------------------
//-- Register PMPCCPTR_EL0 AArch64 address PMPCCPTRX Offset: 0xDA4 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMPIDR0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMPIDR0 Universal address  Offset: 0xFE0 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMPIDR1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMPIDR1 Universal address  Offset: 0xFE4 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMPIDR2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMPIDR2 Universal address  Offset: 0xFE8 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMPIDR3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMPIDR3 Universal address  Offset: 0xFEC Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMPIDR4
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMPIDR4 Universal address  Offset: 0xFD0 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBCR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBCR_EL0 AArch64 address  3/5/c11/c5/0 Offset: 0xdc0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBCR_EL0 S3_5_c11_c5_0

//------------------------------------------------------------------------------
//-- Register PMRBBCR_EL0 AArch64 address PMRBBCRX_EL0 Offset: 0xdc4 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBCR_EL2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBCR_EL2 AArch64 address  3/5/c11/c5/2 Offset: 0xdc8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBCR_EL2 S3_5_c11_c5_2

//------------------------------------------------------------------------------
//-- Register PMRBBCR_EL2 AArch64 address PMRBBCRX_EL2 Offset: 0xdcc Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBPCELNS_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBPCELNS_EL0 AArch64 address  3/5/c11/c6/2 Offset: 0xDB8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBPCELNS_EL0 S3_5_c11_c6_2

//------------------------------------------------------------------------------
//-- Register PMRBBPCELNS_EL0 AArch64 address PMRBBPCELNSX Offset: 0xDBC Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBPC_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBPC_EL0 AArch64 address  3/5/c11/c6/1 Offset: 0xDF8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBPC_EL0 S3_5_c11_c6_1

//------------------------------------------------------------------------------
//-- Register PMRBBPC_EL0 AArch64 address PMRBBPCX Offset: 0xDFC Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBPTR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBPTR_EL0 AArch64 address  3/5/c11/c5/4 Offset: 0xdd0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBPTR_EL0 S3_5_c11_c5_4

//------------------------------------------------------------------------------
//-- Register PMRBBPTR_EL0 AArch64 address PMRBBPTRX Offset: 0xdd4 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBSR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBSR_EL0 AArch64 address  3/5/c11/c5/5 Offset: 0xdd8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBSR_EL0 S3_5_c11_c5_5

//------------------------------------------------------------------------------
//-- Register PMRBBSR_EL0 AArch64 address PMRBBSRX Offset: 0xddc Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBXELNS_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBXELNS_EL0 AArch64 address  3/5/c11/c6/0 Offset: 0xdf0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBXELNS_EL0 S3_5_c11_c6_0

//------------------------------------------------------------------------------
//-- Register PMRBBXELNS_EL0 AArch64 address PMRBBXELNSX Offset: 0xdf4 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBXINST_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBXINST_EL0 AArch64 address  3/5/c11/c5/6 Offset: 0xde0 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBXINST_EL0 S3_5_c11_c5_6

//------------------------------------------------------------------------------
//-- Register PMRBBXINST_EL0 AArch64 address PMRBBXINSTX Offset: 0xde4 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRBBXTAR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRBBXTAR_EL0 AArch64 address  3/5/c11/c5/7 Offset: 0xde8 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRBBXTAR_EL0 S3_5_c11_c5_7

//------------------------------------------------------------------------------
//-- Register PMRBBXTAR_EL0 AArch64 address PMRBBXTARX Offset: 0xdec Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRESR0_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRESR0_EL0 AArch64 address  3/5/c11/c3/0 Offset: 0xd80 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRESR0_EL0 S3_5_c11_c3_0

//------------------------------------------------------------------------------
//-- Register PMRESR0_EL0 AArch64 address PMRESXR0_EL0 Offset: 0xd84 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRESR1_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRESR1_EL0 AArch64 address  3/5/c11/c3/2 Offset: 0xd88 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRESR1_EL0 S3_5_c11_c3_2

//------------------------------------------------------------------------------
//-- Register PMRESR1_EL0 AArch64 address PMRESXR1_EL0 Offset: 0xd8c Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRESR2_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRESR2_EL0 AArch64 address  3/5/c11/c3/4 Offset: 0xd90 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRESR2_EL0 S3_5_c11_c3_4

//------------------------------------------------------------------------------
//-- Register PMRESR2_EL0 AArch64 address PMRESXR2_EL0 Offset: 0xd94 Base: APB PSelPM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PMRLDR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRLDR_EL0 AArch64 address  3/5/c11/c0/5 Offset: 0xb00 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRLDR_EL0 S3_5_c11_c0_5

//------------------------------------------------------------------------------
//-- Register: PMRLDXR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMRLDXR_EL0 AArch64 address  3/5/c11/c0/6 Offset: 0xb04 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMRLDXR_EL0 S3_5_c11_c0_6

//------------------------------------------------------------------------------
//-- Register: PMSELR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMSELR_EL0 AArch64 address  3/3/c9/c12/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMSELR_EL0'

//------------------------------------------------------------------------------
//-- Register: PMSWINC_EL0
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMSWINC_EL0 AArch64 address  3/3/c9/c12/4 Offset: 0xca0 Base: APB PSelPM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMSWINC_EL0'

//------------------------------------------------------------------------------
//-- Register: PMUSERENR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMUSERENR_EL0 AArch64 address  3/3/c9/c14/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMUSERENR_EL0'

//------------------------------------------------------------------------------
//-- Register: PMVIDCPTR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMVIDCPTR_EL0 AArch64 address  3/5/c11/c4/4 Offset: 0xDB4 Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMVIDCPTR_EL0 S3_5_c11_c4_4

//------------------------------------------------------------------------------
//-- Register: PMVR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMVR_EL0 AArch64 address  3/5/c11/c3/7 Offset: 0xd9c Base: APB PSelPM
//------------------------------------------------------------------------------

#define PMVR_EL0 S3_5_c11_c3_7

//------------------------------------------------------------------------------
//-- Register: PMXEVCNTCR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMXEVCNTCR_EL0 AArch64 address  3/5/c11/c0/3
//------------------------------------------------------------------------------

#define PMXEVCNTCR_EL0 S3_5_c11_c0_3

//------------------------------------------------------------------------------
//-- Register: PMXEVCNTR_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMXEVCNTR_EL0 AArch64 address  3/3/c9/c13/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMXEVCNTR_EL0'

//------------------------------------------------------------------------------
//-- Register: PMXEVCNTSR_EL0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMXEVCNTSR_EL0 AArch64 address  3/5/c11/c0/4
//------------------------------------------------------------------------------

#define PMXEVCNTSR_EL0 S3_5_c11_c0_4

//------------------------------------------------------------------------------
//-- Register: PMXEVTYPER_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PMXEVTYPER_EL0 AArch64 address  3/3/c9/c13/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'PMXEVTYPER_EL0'

//------------------------------------------------------------------------------
//-- Category: QGIC
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: GICCHVCR_EL3
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register GICCHVCR_EL3 AArch64 address  3/3/c11/c0/1
//------------------------------------------------------------------------------

#define GICCHVCR_EL3 S3_3_c11_c0_1

//------------------------------------------------------------------------------
//-- Register: ICC_AP0R0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_AP0R0_EL1 AArch64 address  3/0/c12/c8/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_AP0R0_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_AP1R0_EL1_NS
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_AP1R0_EL1_NS AArch64 address  3/0/c12/c9/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_AP1R0_EL1_NS'

//------------------------------------------------------------------------------
//-- Register: ICC_AP1R0_EL1_S
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_AP1R0_EL1_S AArch64 address  3/0/c12/c9/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_AP1R0_EL1_S'

//------------------------------------------------------------------------------
//-- Register: ICC_ASGI1R_EL1
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_ASGI1R_EL1 AArch64 address  3/0/c12/c11/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_ASGI1R_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_BPR0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_BPR0_EL1 AArch64 address  3/0/c12/c8/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_BPR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_BPR1_EL1_NS
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_BPR1_EL1_NS AArch64 address  3/0/c12/c12/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_BPR1_EL1_NS'

//------------------------------------------------------------------------------
//-- Register: ICC_BPR1_EL1_S
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_BPR1_EL1_S AArch64 address  3/0/c12/c12/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_BPR1_EL1_S'

//------------------------------------------------------------------------------
//-- Register: ICC_CTLR_EL1_NS
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_CTLR_EL1_NS AArch64 address  3/0/c12/c12/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_CTLR_EL1_NS'

//------------------------------------------------------------------------------
//-- Register: ICC_CTLR_EL1_S
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_CTLR_EL1_S AArch64 address  3/0/c12/c12/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_CTLR_EL1_S'

//------------------------------------------------------------------------------
//-- Register: ICC_CTLR_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_CTLR_EL3 AArch64 address  3/6/c12/c12/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_CTLR_EL3'

//------------------------------------------------------------------------------
//-- Register: ICC_DIR_EL1
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_DIR_EL1 AArch64 address  3/0/c12/c11/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_DIR_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_EOIR0_EL1
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_EOIR0_EL1 AArch64 address ICC_EOIR0_EL1 3/0/c12/c8/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_EOIR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_EOIR1_EL1
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_EOIR1_EL1 AArch64 address ICC_EOIR1_EL1 3/0/c12/c12/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_EOIR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_HPPIR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_HPPIR0_EL1 AArch64 address  3/0/c12/c8/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_HPPIR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_HPPIR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_HPPIR1_EL1 AArch64 address  3/0/c12/c12/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_HPPIR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_IAR0_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_IAR0_EL1 AArch64 address ICC_IAR0_EL1 3/0/c12/c8/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_IAR0_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_IAR1_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_IAR1_EL1 AArch64 address  3/0/c12/c12/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_IAR1_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_IGRPEN0_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_IGRPEN0_EL1 AArch64 address  3/0/c12/c12/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_IGRPEN0_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_IGRPEN1_EL1_NS
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_IGRPEN1_EL1_NS AArch64 address  3/0/c12/c12/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_IGRPEN1_EL1_NS'

//------------------------------------------------------------------------------
//-- Register: ICC_IGRPEN1_EL1_S
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_IGRPEN1_EL1_S AArch64 address  3/0/c12/c12/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_IGRPEN1_EL1_S'

//------------------------------------------------------------------------------
//-- Register: ICC_IGRPEN1_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_IGRPEN1_EL3 AArch64 address  3/6/c12/c12/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_IGRPEN1_EL3'

//------------------------------------------------------------------------------
//-- Register: ICC_PMR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_PMR_EL1 AArch64 address  3/0/c4/c6/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_PMR_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_RPR_EL1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_RPR_EL1 AArch64 address  3/0/c12/c11/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_RPR_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_SGI0R_EL1
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_SGI0R_EL1 AArch64 address  3/0/c12/c11/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_SGI0R_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_SGI1R_EL1
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_SGI1R_EL1 AArch64 address  3/0/c12/c11/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_SGI1R_EL1'

//------------------------------------------------------------------------------
//-- Register: ICC_SRE_EL1_NS
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_SRE_EL1_NS AArch64 address  3/0/c12/c12/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_SRE_EL1_NS'

//------------------------------------------------------------------------------
//-- Register: ICC_SRE_EL1_S
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_SRE_EL1_S AArch64 address  3/0/c12/c12/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_SRE_EL1_S'

//------------------------------------------------------------------------------
//-- Register: ICC_SRE_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_SRE_EL2 AArch64 address  3/4/c12/c9/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_SRE_EL2'

//------------------------------------------------------------------------------
//-- Register: ICC_SRE_EL3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICC_SRE_EL3 AArch64 address  3/6/c12/c12/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICC_SRE_EL3'

//------------------------------------------------------------------------------
//-- Register: ICH_AP0R0_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_AP0R0_EL2 AArch64 address  3/4/c12/c8/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_AP0R0_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_AP1R0_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_AP1R0_EL2 AArch64 address  3/4/c12/c9/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_AP1R0_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_EISR_EL2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_EISR_EL2 AArch64 address  3/4/c12/c11/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_EISR_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_ELRSR_EL2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_ELRSR_EL2 AArch64 address  3/4/c12/c11/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_ELRSR_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_HCR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_HCR_EL2 AArch64 address  3/4/c12/c11/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_HCR_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_LR0_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_LR0_EL2 AArch64 address  3/4/c12/c12/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_LR0_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_LR1_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_LR1_EL2 AArch64 address  3/4/c12/c12/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_LR1_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_LR2_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_LR2_EL2 AArch64 address  3/4/c12/c12/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_LR2_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_LR3_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_LR3_EL2 AArch64 address  3/4/c12/c12/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_LR3_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_MISR_EL2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_MISR_EL2 AArch64 address  3/4/c12/c11/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_MISR_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_VMCR_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_VMCR_EL2 AArch64 address  3/4/c12/c11/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_VMCR_EL2'

//------------------------------------------------------------------------------
//-- Register: ICH_VTR_EL2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ICH_VTR_EL2 AArch64 address  3/4/c12/c11/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'ICH_VTR_EL2'

//------------------------------------------------------------------------------
//-- Category: QLL
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: ACDCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACDCR Universal address  Offset: 0x140 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ACDDVMRC
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACDDVMRC Universal address  Offset: 0x148 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ACDSSCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACDSSCR Universal address ACDSSCR Offset: 0x14C Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ACDTD
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ACDTD Universal address  Offset: 0x144 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: ALT_CLK_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register ALT_CLK_CTL Universal address  Offset: 0x100 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AUX_CBCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AUX_CBCR Universal address  Offset: 0x4C Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AVM_BNC_LMT
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AVM_BNC_LMT Universal address  Offset: 0x34C Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AVM_CNT0_TR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AVM_CNT0_TR Universal address  Offset: 0x350 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AVM_CNT1_TR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AVM_CNT1_TR Universal address  Offset: 0x354 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AVM_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AVM_CTL Universal address  Offset: 0x340 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AVM_DIAG_CNT
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AVM_DIAG_CNT Universal address  Offset: 0x35C Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AVM_DRP_LMT
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AVM_DRP_LMT Universal address  Offset: 0x348 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AVM_TRM
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AVM_TRM Universal address  Offset: 0x344 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: AVM_VTM_CFG
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register AVM_VTM_CFG Universal address  Offset: 0x358 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: CLKCR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CLKCR Universal address  Offset: 0x44 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: CLKHALT_EXIT_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CLKHALT_EXIT_CTL Universal address  Offset: 0x0168 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: CLKSEL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CLKSEL Universal address  Offset: 0x40 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: CLKSR
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CLKSR Universal address  Offset: 0x68 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: CPM_SPARE0
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CPM_SPARE0 Universal address  Offset: 0x78 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: CPM_SPARE1
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CPM_SPARE1 Universal address CPM_SPARE1 Offset: 0x7C Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: CPM_SPARE2
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CPM_SPARE2 Universal address  Offset: 0x210 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DIAG_CNTR_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DIAG_CNTR_CTL Universal address  Offset: 0x300 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DIAG_CNTR_EVNT_CNTR0
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DIAG_CNTR_EVNT_CNTR0 Universal address  Offset: 0x308 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DIAG_CNTR_EVNT_CNTR1
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DIAG_CNTR_EVNT_CNTR1 Universal address  Offset: 0x30C Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DIAG_CNTR_STRT_CMD
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DIAG_CNTR_STRT_CMD Universal address  Offset: 0x304 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: DIAG_OUTPUT_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register DIAG_OUTPUT_CTL Universal address  Offset: 0x48 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: HW_DCVS_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register HW_DCVS_CTL Universal address  Offset: 0x58 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: LM_THRTTL_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register LM_THRTTL_CTL Universal address  Offset: 0x0178 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: OVR_CLKSEL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register OVR_CLKSEL Universal address  Offset: 0x50 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_ALPHA_VAL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_ALPHA_VAL Universal address  Offset: 0x08 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_ALPHA_VAL_STATUS
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_ALPHA_VAL_STATUS Universal address  Offset: 0x108 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_BIST_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_BIST_CTL Universal address  Offset: 0x54 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_CONFIG_CTL_HI
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_CONFIG_CTL_HI Universal address  Offset: 0x1C Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_CONFIG_CTL_LO
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_CONFIG_CTL_LO Universal address  Offset: 0x18 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_LVAL_BOOST
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_LVAL_BOOST Universal address  Offset: 0x64 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_LVAL_DECREASE
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_LVAL_DECREASE Universal address  Offset: 0x60 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_L_VAL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_L_VAL Universal address  Offset: 0x04 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_L_VAL_STATUS
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_L_VAL_STATUS Universal address  Offset: 0x104 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_MODE
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_MODE Universal address  Offset: 0x00 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_SSC_DELTA_ALPHA
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_SSC_DELTA_ALPHA Universal address  Offset: 0x30 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_SSC_UPDATE_RATE
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_SSC_UPDATE_RATE Universal address  Offset: 0x34 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_STATUS
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_STATUS Universal address  Offset: 0x28 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_TEST_CTL_HI
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_TEST_CTL_HI Universal address  Offset: 0x24 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_TEST_CTL_LO
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_TEST_CTL_LO Universal address  Offset: 0x20 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_USER_CTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_USER_CTL Universal address  Offset: 0x10 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PLL_USER_CTL_STATUS
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PLL_USER_CTL_STATUS Universal address  Offset: 0x110 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: PSCTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register PSCTL Universal address  Offset: 0x0164 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: QLL_EAR
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QLL_EAR Universal address  Offset: 0x200 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: QLL_ESR
//--     Type: Register - Implementation Defined
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QLL_ESR Universal address  Offset: 0x204 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: QLL_ESRS
//--     Type: Register - Implementation Defined
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QLL_ESRS Universal address  Offset: 0x208 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: QLL_ESYNR
//--     Type: Register - Implementation Defined
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register QLL_ESYNR Universal address  Offset: 0x20C Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: SSSCTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register SSSCTL Universal address  Offset: 0x0160 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: STCTL
//--     Type: Register - Implementation Defined
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register STCTL Universal address  Offset: 0x0170 Base: QLL
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Category: QTmr
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: CNTFRQ_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTFRQ_EL0 AArch64 address  3/3/c14/c0/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTFRQ_EL0'

//------------------------------------------------------------------------------
//-- Register: CNTHCTL_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTHCTL_EL2 AArch64 address  3/4/c14/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTHCTL_EL2'

//------------------------------------------------------------------------------
//-- Register: CNTHP_CTL_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTHP_CTL_EL2 AArch64 address  3/4/c14/c2/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTHP_CTL_EL2'

//------------------------------------------------------------------------------
//-- Register: CNTHP_CVAL_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTHP_CVAL_EL2 AArch64 address  3/4/c14/c2/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTHP_CVAL_EL2'

//------------------------------------------------------------------------------
//-- Register: CNTHP_TVAL_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTHP_TVAL_EL2 AArch64 address  3/4/c14/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTHP_TVAL_EL2'

//------------------------------------------------------------------------------
//-- Register: CNTKCTL_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTKCTL_EL1 AArch64 address  3/0/c14/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTKCTL_EL1'

//------------------------------------------------------------------------------
//-- Register: CNTPCT_EL0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTPCT_EL0 AArch64 address  3/3/c14/c0/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTPCT_EL0'

//------------------------------------------------------------------------------
//-- Register: CNTPS_CTL_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTPS_CTL_EL1 AArch64 address  3/7/c14/c2/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTPS_CTL_EL1'

//------------------------------------------------------------------------------
//-- Register: CNTPS_CVAL_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTPS_CVAL_EL1 AArch64 address  3/7/c14/c2/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTPS_CVAL_EL1'

//------------------------------------------------------------------------------
//-- Register: CNTPS_TVAL_EL1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTPS_TVAL_EL1 AArch64 address  3/7/c14/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTPS_TVAL_EL1'

//------------------------------------------------------------------------------
//-- Register: CNTP_CTL_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTP_CTL_EL0 AArch64 address  3/3/c14/c2/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTP_CTL_EL0'

//------------------------------------------------------------------------------
//-- Register: CNTP_CVAL_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTP_CVAL_EL0 AArch64 address  3/3/c14/c2/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTP_CVAL_EL0'

//------------------------------------------------------------------------------
//-- Register: CNTP_TVAL_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTP_TVAL_EL0 AArch64 address  3/3/c14/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTP_TVAL_EL0'

//------------------------------------------------------------------------------
//-- Register: CNTVCT_EL0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTVCT_EL0 AArch64 address  3/3/c14/c0/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTVCT_EL0'

//------------------------------------------------------------------------------
//-- Register: CNTVOFF_EL2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTVOFF_EL2 AArch64 address  3/4/c14/c0/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTVOFF_EL2'

//------------------------------------------------------------------------------
//-- Register: CNTV_CTL_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTV_CTL_EL0 AArch64 address  3/3/c14/c3/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTV_CTL_EL0'

//------------------------------------------------------------------------------
//-- Register: CNTV_CVAL_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTV_CVAL_EL0 AArch64 address  3/3/c14/c3/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTV_CVAL_EL0'

//------------------------------------------------------------------------------
//-- Register: CNTV_TVAL_EL0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register CNTV_TVAL_EL0 AArch64 address  3/3/c14/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'CNTV_TVAL_EL0'

//------------------------------------------------------------------------------
//-- Category: Reserved
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c2_7
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c2_7 AArch64 address  3/0/c0/c2/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c2_7'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c3_3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c3_3 AArch64 address  3/0/c0/c3/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c3_3'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c3_4
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c3_4 AArch64 address  3/0/c0/c3/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c3_4'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c3_5
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c3_5 AArch64 address  3/0/c0/c3/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c3_5'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c3_6
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c3_6 AArch64 address  3/0/c0/c3/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c3_6'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c3_7
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c3_7 AArch64 address  3/0/c0/c3/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c3_7'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c4_2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c4_2 AArch64 address  3/0/c0/c4/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c4_2'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c4_3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c4_3 AArch64 address  3/0/c0/c4/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c4_3'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c4_4
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c4_4 AArch64 address  3/0/c0/c4/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c4_4'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c4_5
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c4_5 AArch64 address  3/0/c0/c4/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c4_5'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c4_6
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c4_6 AArch64 address  3/0/c0/c4/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c4_6'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c4_7
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c4_7 AArch64 address  3/0/c0/c4/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c4_7'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c5_2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c5_2 AArch64 address  3/0/c0/c5/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c5_2'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c5_3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c5_3 AArch64 address  3/0/c0/c5/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c5_3'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c5_6
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c5_6 AArch64 address  3/0/c0/c5/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c5_6'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c5_7
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c5_7 AArch64 address  3/0/c0/c5/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c5_7'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c6_2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c6_2 AArch64 address  3/0/c0/c6/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c6_2'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c6_3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c6_3 AArch64 address  3/0/c0/c6/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c6_3'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c6_4
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c6_4 AArch64 address  3/0/c0/c6/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c6_4'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c6_5
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c6_5 AArch64 address  3/0/c0/c6/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c6_5'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c6_6
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c6_6 AArch64 address  3/0/c0/c6/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c6_6'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c6_7
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c6_7 AArch64 address  3/0/c0/c6/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c6_7'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c7_2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c7_2 AArch64 address  3/0/c0/c7/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c7_2'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c7_3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c7_3 AArch64 address  3/0/c0/c7/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c7_3'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c7_4
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c7_4 AArch64 address  3/0/c0/c7/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c7_4'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c7_5
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c7_5 AArch64 address  3/0/c0/c7/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c7_5'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c7_6
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c7_6 AArch64 address  3/0/c0/c7/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c7_6'

//------------------------------------------------------------------------------
//-- Register: RESERVED_ENC_0_c0_c7_7
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register RESERVED_ENC_0_c0_c7_7 AArch64 address  3/0/c0/c7/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'RESERVED_ENC_0_c0_c7_7'

//------------------------------------------------------------------------------
//-- Category: Trace
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: TRCACATR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACATR0 AArch64 address  2/1/c2/c0/2 Offset: 0x480 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACATR0'

//------------------------------------------------------------------------------
//-- Register TRCACATR0 AArch64 address TRCACATR0X Offset: 0x484 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACATR1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACATR1 AArch64 address  2/1/c2/c2/2 Offset: 0x488 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACATR1'

//------------------------------------------------------------------------------
//-- Register TRCACATR1 AArch64 address TRCACATR1X Offset: 0x48c Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACATR2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACATR2 AArch64 address  2/1/c2/c4/2 Offset: 0x490 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACATR2'

//------------------------------------------------------------------------------
//-- Register TRCACATR2 AArch64 address TRCACATR2X Offset: 0x494 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACATR3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACATR3 AArch64 address  2/1/c2/c6/2 Offset: 0x498 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACATR3'

//------------------------------------------------------------------------------
//-- Register TRCACATR3 AArch64 address TRCACATR3X Offset: 0x49c Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACATR4
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACATR4 AArch64 address  2/1/c2/c8/2 Offset: 0x4a0 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACATR4'

//------------------------------------------------------------------------------
//-- Register TRCACATR4 AArch64 address TRCACATR4X Offset: 0x4a4 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACATR5
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACATR5 AArch64 address  2/1/c2/c10/2 Offset: 0x4a8 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACATR5'

//------------------------------------------------------------------------------
//-- Register TRCACATR5 AArch64 address TRCACATR5X Offset: 0x4ac Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACATR6
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACATR6 AArch64 address  2/1/c2/c12/2 Offset: 0x4b0 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACATR6'

//------------------------------------------------------------------------------
//-- Register TRCACATR6 AArch64 address TRCACATR6X Offset: 0x4b4 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACATR7
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACATR7 AArch64 address  2/1/c2/c14/2 Offset: 0x4b8 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACATR7'

//------------------------------------------------------------------------------
//-- Register TRCACATR7 AArch64 address TRCACATR7X Offset: 0x4bc Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACVR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACVR0 AArch64 address  2/1/c2/c0/0 Offset: 0x400 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACVR0'

//------------------------------------------------------------------------------
//-- Register TRCACVR0 AArch64 address TRCACVR0X Offset: 0x404 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACVR1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACVR1 AArch64 address  2/1/c2/c2/0 Offset: 0x408 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACVR1'

//------------------------------------------------------------------------------
//-- Register TRCACVR1 AArch64 address TRCACVR1X Offset: 0x40c Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACVR2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACVR2 AArch64 address  2/1/c2/c4/0 Offset: 0x410 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACVR2'

//------------------------------------------------------------------------------
//-- Register TRCACVR2 AArch64 address TRCACVR2X Offset: 0x414 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACVR3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACVR3 AArch64 address  2/1/c2/c6/0 Offset: 0x418 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACVR3'

//------------------------------------------------------------------------------
//-- Register TRCACVR3 AArch64 address TRCACVR3X Offset: 0x41c Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACVR4
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACVR4 AArch64 address  2/1/c2/c8/0 Offset: 0x420 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACVR4'

//------------------------------------------------------------------------------
//-- Register TRCACVR4 AArch64 address TRCACVR4X Offset: 0x424 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACVR5
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACVR5 AArch64 address  2/1/c2/c10/0 Offset: 0x428 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACVR5'

//------------------------------------------------------------------------------
//-- Register TRCACVR5 AArch64 address TRCACVR5X Offset: 0x42c Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACVR6
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACVR6 AArch64 address  2/1/c2/c12/0 Offset: 0x430 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACVR6'

//------------------------------------------------------------------------------
//-- Register TRCACVR6 AArch64 address TRCACVR6X Offset: 0x434 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCACVR7
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCACVR7 AArch64 address  2/1/c2/c14/0 Offset: 0x438 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCACVR7'

//------------------------------------------------------------------------------
//-- Register TRCACVR7 AArch64 address TRCACVR7X Offset: 0x43c Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCAUTHSTATUS
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCAUTHSTATUS AArch64 address  2/1/c7/c14/6 Offset: 0xFB8 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCAUTHSTATUS'

//------------------------------------------------------------------------------
//-- Register: TRCAUXCTLR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCAUXCTLR AArch64 address  2/1/c0/c6/0 Offset: 0x018 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCAUXCTLR'

//------------------------------------------------------------------------------
//-- Register: TRCCCCTLR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCCCTLR AArch64 address  2/1/c0/c14/0 Offset: 0x038 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCCCTLR'

//------------------------------------------------------------------------------
//-- Register: TRCCIDCCTLR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCIDCCTLR0 AArch64 address  2/1/c3/c0/2 Offset: 0x680 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCIDCCTLR0'

//------------------------------------------------------------------------------
//-- Register: TRCCIDCVR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCIDCVR0 AArch64 address  2/1/c3/c0/0 Offset: 0x600 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCIDCVR0'

//------------------------------------------------------------------------------
//-- Register TRCCIDCVR0 AArch64 address TRCCIDCVR0X Offset: 0x604 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCCIDCVR1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCIDCVR1 AArch64 address  2/1/c3/c2/0 Offset: 0x608 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCIDCVR1'

//------------------------------------------------------------------------------
//-- Register TRCCIDCVR1 AArch64 address TRCCIDCVR1X Offset: 0x60c Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCCIDCVR2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCIDCVR2 AArch64 address  2/1/c3/c4/0 Offset: 0x610 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCIDCVR2'

//------------------------------------------------------------------------------
//-- Register TRCCIDCVR2 AArch64 address TRCCIDCVR2X Offset: 0x614 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCCIDR0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCIDR0 Universal address  Offset: 0xFF0 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCCIDR1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCIDR1 Universal address  Offset: 0xFF4 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCCIDR2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCIDR2 Universal address  Offset: 0xFF8 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCCIDR3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCIDR3 Universal address  Offset: 0xFFC Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCCLAIMCLR_EL1
//--     Type: Register - Architected
//--   Access: Read/Write-Clear
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCLAIMCLR_EL1 AArch64 address  2/1/c7/c9/6 Offset: 0xFA4 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCLAIMCLR_EL1'

//------------------------------------------------------------------------------
//-- Register: TRCCLAIMSET_EL1
//--     Type: Register - Architected
//--   Access: Read/Write-Set
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCLAIMSET_EL1 AArch64 address  2/1/c7/c8/6 Offset: 0xFA0 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCLAIMSET_EL1'

//------------------------------------------------------------------------------
//-- Register: TRCCNTCTLR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCNTCTLR0 AArch64 address  2/1/c0/c4/5 Offset: 0x150 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCNTCTLR0'

//------------------------------------------------------------------------------
//-- Register: TRCCNTCTLR1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCNTCTLR1 AArch64 address  2/1/c0/c5/5 Offset: 0x154 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCNTCTLR1'

//------------------------------------------------------------------------------
//-- Register: TRCCNTRLDVR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCNTRLDVR0 AArch64 address  2/1/c0/c0/5 Offset: 0x140 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCNTRLDVR0'

//------------------------------------------------------------------------------
//-- Register: TRCCNTRLDVR1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCNTRLDVR1 AArch64 address  2/1/c0/c1/5 Offset: 0x144 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCNTRLDVR1'

//------------------------------------------------------------------------------
//-- Register: TRCCNTVR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCNTVR0 AArch64 address  2/1/c0/c8/5 Offset: 0x160 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCNTVR0'

//------------------------------------------------------------------------------
//-- Register: TRCCNTVR1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCNTVR1 AArch64 address  2/1/c0/c9/5 Offset: 0x164 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCNTVR1'

//------------------------------------------------------------------------------
//-- Register: TRCCONFIGR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCCONFIGR AArch64 address  2/1/c0/c4/0 Offset: 0x010 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCCONFIGR'

//------------------------------------------------------------------------------
//-- Register: TRCDEVAFF0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCDEVAFF0 Universal address  Offset: 0xFA8 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCDEVAFF1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCDEVAFF1 Universal address  Offset: 0xFAC Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCDEVARCH
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCDEVARCH AArch64 address  2/1/c7/c15/6 Offset: 0xFBC Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCDEVARCH'

//------------------------------------------------------------------------------
//-- Register: TRCDEVID
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCDEVID AArch64 address  2/1/c7/c2/7 Offset: 0xFC8 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCDEVID'

//------------------------------------------------------------------------------
//-- Register: TRCDEVTYPE
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCDEVTYPE Universal address  Offset: 0xFCC Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCEVENTCTL0R
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCEVENTCTL0R AArch64 address  2/1/c0/c8/0 Offset: 0x020 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCEVENTCTL0R'

//------------------------------------------------------------------------------
//-- Register: TRCEVENTCTL1R
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCEVENTCTL1R AArch64 address  2/1/c0/c9/0 Offset: 0x024 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCEVENTCTL1R'

//------------------------------------------------------------------------------
//-- Register: TRCEXTINSELR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCEXTINSELR AArch64 address  2/1/c0/c8/4 Offset: 0x120 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCEXTINSELR'

//------------------------------------------------------------------------------
//-- Register: TRCIDR0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR0 AArch64 address  2/1/c0/c8/7 Offset: 0x1E0 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR0'

//------------------------------------------------------------------------------
//-- Register: TRCIDR1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR1 AArch64 address  2/1/c0/c9/7 Offset: 0x1E4 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR1'

//------------------------------------------------------------------------------
//-- Register: TRCIDR2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR2 AArch64 address  2/1/c0/c10/7 Offset: 0x1E8 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR2'

//------------------------------------------------------------------------------
//-- Register: TRCIDR3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR3 AArch64 address  2/1/c0/c11/7 Offset: 0x1EC Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR3'

//------------------------------------------------------------------------------
//-- Register: TRCIDR4
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR4 AArch64 address  2/1/c0/c12/7 Offset: 0x1F0 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR4'

//------------------------------------------------------------------------------
//-- Register: TRCIDR5
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR5 AArch64 address  2/1/c0/c13/7 Offset: 0x1F4 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR5'

//------------------------------------------------------------------------------
//-- Register: TRCIDR6
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR6 AArch64 address  2/1/c0/c14/7 Offset: 0x1F8 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR6'

//------------------------------------------------------------------------------
//-- Register: TRCIDR7
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR7 AArch64 address  2/1/c0/c15/7 Offset: 0x1FC Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR7'

//------------------------------------------------------------------------------
//-- Register: TRCIDR8
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR8 AArch64 address  2/1/c0/c0/6 Offset: 0x180 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR8'

//------------------------------------------------------------------------------
//-- Register: TRCIDR9
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR9 AArch64 address  2/1/c0/c1/6 Offset: 0x184 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR9'

//------------------------------------------------------------------------------
//-- Register: TRCIDR10
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR10 AArch64 address  2/1/c0/c2/6 Offset: 0x188 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR10'

//------------------------------------------------------------------------------
//-- Register: TRCIDR11
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR11 AArch64 address  2/1/c0/c3/6 Offset: 0x18C Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR11'

//------------------------------------------------------------------------------
//-- Register: TRCIDR12
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR12 AArch64 address  2/1/c0/c4/6 Offset: 0x190 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR12'

//------------------------------------------------------------------------------
//-- Register: TRCIDR13
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIDR13 AArch64 address  2/1/c0/c5/6 Offset: 0x194 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIDR13'

//------------------------------------------------------------------------------
//-- Register: TRCIMSPEC0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCIMSPEC0 AArch64 address  2/1/c0/c0/7 Offset: 0x1c0 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCIMSPEC0'

//------------------------------------------------------------------------------
//-- Register: TRCITCTRL
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCITCTRL Universal address  Offset: 0xF00 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCLAR
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCLAR Universal address  Offset: 0xFB0 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCLSR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCLSR Universal address  Offset: 0xFB4 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCOSLAR
//--     Type: Register - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCOSLAR AArch64 address  2/1/c1/c0/4 Offset: 0x300 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCOSLAR'

//------------------------------------------------------------------------------
//-- Register: TRCOSLSR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCOSLSR AArch64 address  2/1/c1/c1/4 Offset: 0x304 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCOSLSR'

//------------------------------------------------------------------------------
//-- Register: TRCPDCR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCPDCR Universal address  Offset: 0x310 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCPDSR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCPDSR Universal address  Offset: 0x314 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCPIDR0
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCPIDR0 Universal address  Offset: 0xFE0 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCPIDR1
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCPIDR1 Universal address  Offset: 0xFE4 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCPIDR2
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCPIDR2 Universal address  Offset: 0xFE8 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCPIDR3
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCPIDR3 Universal address  Offset: 0xFEC Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCPIDR4
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCPIDR4 Universal address  Offset: 0xFD0 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCPRGCTLR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCPRGCTLR AArch64 address  2/1/c0/c1/0 Offset: 0x004 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCPRGCTLR'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR2 AArch64 address  2/1/c1/c2/0 Offset: 0x208 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR2'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR3
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR3 AArch64 address  2/1/c1/c3/0 Offset: 0x20c Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR3'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR4
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR4 AArch64 address  2/1/c1/c4/0 Offset: 0x210 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR4'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR5
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR5 AArch64 address  2/1/c1/c5/0 Offset: 0x214 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR5'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR6
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR6 AArch64 address  2/1/c1/c6/0 Offset: 0x218 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR6'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR7
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR7 AArch64 address  2/1/c1/c7/0 Offset: 0x21c Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR7'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR8
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR8 AArch64 address  2/1/c1/c8/0 Offset: 0x220 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR8'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR9
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR9 AArch64 address  2/1/c1/c9/0 Offset: 0x224 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR9'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR10
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR10 AArch64 address  2/1/c1/c10/0 Offset: 0x228 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR10'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR11
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR11 AArch64 address  2/1/c1/c11/0 Offset: 0x22c Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR11'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR12
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR12 AArch64 address  2/1/c1/c12/0 Offset: 0x230 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR12'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR13
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR13 AArch64 address  2/1/c1/c13/0 Offset: 0x234 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR13'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR14
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR14 AArch64 address  2/1/c1/c14/0 Offset: 0x238 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR14'

//------------------------------------------------------------------------------
//-- Register: TRCRSCTLR15
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCRSCTLR15 AArch64 address  2/1/c1/c15/0 Offset: 0x23c Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCRSCTLR15'

//------------------------------------------------------------------------------
//-- Register: TRCSEQEVR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCSEQEVR0 AArch64 address  2/1/c0/c0/4 Offset: 0x100 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCSEQEVR0'

//------------------------------------------------------------------------------
//-- Register: TRCSEQEVR1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCSEQEVR1 AArch64 address  2/1/c0/c1/4 Offset: 0x104 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCSEQEVR1'

//------------------------------------------------------------------------------
//-- Register: TRCSEQEVR2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCSEQEVR2 AArch64 address  2/1/c0/c2/4 Offset: 0x108 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCSEQEVR2'

//------------------------------------------------------------------------------
//-- Register: TRCSEQRSTEVR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCSEQRSTEVR AArch64 address  2/1/c0/c6/4 Offset: 0x118 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCSEQRSTEVR'

//------------------------------------------------------------------------------
//-- Register: TRCSEQSTR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCSEQSTR AArch64 address  2/1/c0/c7/4 Offset: 0x11c Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCSEQSTR'

//------------------------------------------------------------------------------
//-- Register: TRCSTALLCTLR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCSTALLCTLR AArch64 address  2/1/c0/c11/0 Offset: 0x02c Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCSTALLCTLR'

//------------------------------------------------------------------------------
//-- Register: TRCSTATR
//--     Type: Register - Architected
//--   Access: Read-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCSTATR AArch64 address  2/1/c0/c3/0 Offset: 0x00c Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCSTATR'

//------------------------------------------------------------------------------
//-- Register: TRCSYNCPR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCSYNCPR AArch64 address  2/1/c0/c13/0 Offset: 0x034 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCSYNCPR'

//------------------------------------------------------------------------------
//-- Register: TRCTRACEIDR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCTRACEIDR AArch64 address  2/1/c0/c0/1 Offset: 0x040 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCTRACEIDR'

//------------------------------------------------------------------------------
//-- Register: TRCTSCTLR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCTSCTLR AArch64 address  2/1/c0/c12/0 Offset: 0x030 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCTSCTLR'

//------------------------------------------------------------------------------
//-- Register: TRCVICTLR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCVICTLR AArch64 address  2/1/c0/c0/2 Offset: 0x080 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCVICTLR'

//------------------------------------------------------------------------------
//-- Register: TRCVIIECTLR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCVIIECTLR AArch64 address  2/1/c0/c1/2 Offset: 0x084 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCVIIECTLR'

//------------------------------------------------------------------------------
//-- Register: TRCVISSCTLR
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCVISSCTLR AArch64 address  2/1/c0/c2/2 Offset: 0x088 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCVISSCTLR'

//------------------------------------------------------------------------------
//-- Register: TRCVMIDCCTLR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCVMIDCCTLR0 AArch64 address  2/1/c3/c2/2 Offset: 0x688 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCVMIDCCTLR0'

//------------------------------------------------------------------------------
//-- Register: TRCVMIDCVR0
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCVMIDCVR0 AArch64 address  2/1/c3/c0/1 Offset: 0x640 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCVMIDCVR0'

//------------------------------------------------------------------------------
//-- Register TRCVMIDCVR0 AArch64 address TRCVMIDCVR0X Offset: 0x644 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCVMIDCVR1
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCVMIDCVR1 AArch64 address  2/1/c3/c2/1 Offset: 0x648 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCVMIDCVR1'

//------------------------------------------------------------------------------
//-- Register TRCVMIDCVR1 AArch64 address TRCVMIDCVR1X Offset: 0x64c Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register: TRCVMIDCVR2
//--     Type: Register - Architected
//--   Access: Read/Write
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register TRCVMIDCVR2 AArch64 address  2/1/c3/c4/1 Offset: 0x650 Base: APB PSelETM
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'TRCVMIDCVR2'

//------------------------------------------------------------------------------
//-- Register TRCVMIDCVR2 AArch64 address TRCVMIDCVR2X Offset: 0x654 Base: APB PSelETM
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Category: Unallocated-Hints
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_6
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_6 AArch64 address  0/3/c2/c0/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_6'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_7
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_7 AArch64 address  0/3/c2/c0/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_7'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_8
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_8 AArch64 address  0/3/c2/c1/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_8'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_9
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_9 AArch64 address  0/3/c2/c1/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_9'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_10
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_10 AArch64 address  0/3/c2/c1/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_10'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_11
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_11 AArch64 address  0/3/c2/c1/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_11'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_12
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_12 AArch64 address  0/3/c2/c1/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_12'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_13
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_13 AArch64 address  0/3/c2/c1/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_13'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_14
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_14 AArch64 address  0/3/c2/c1/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_14'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_15
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_15 AArch64 address  0/3/c2/c1/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_15'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_16
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_16 AArch64 address  0/3/c2/c2/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_16'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_17
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_17 AArch64 address  0/3/c2/c2/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_17'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_18
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_18 AArch64 address  0/3/c2/c2/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_18'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_19
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_19 AArch64 address  0/3/c2/c2/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_19'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_20
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_20 AArch64 address  0/3/c2/c2/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_20'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_21
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_21 AArch64 address  0/3/c2/c2/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_21'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_22
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_22 AArch64 address  0/3/c2/c2/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_22'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_23
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_23 AArch64 address  0/3/c2/c2/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_23'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_24
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_24 AArch64 address  0/3/c2/c3/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_24'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_25
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_25 AArch64 address  0/3/c2/c3/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_25'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_26
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_26 AArch64 address  0/3/c2/c3/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_26'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_27
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_27 AArch64 address  0/3/c2/c3/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_27'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_28
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_28 AArch64 address  0/3/c2/c3/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_28'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_29
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_29 AArch64 address  0/3/c2/c3/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_29'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_30
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_30 AArch64 address  0/3/c2/c3/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_30'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_31
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_31 AArch64 address  0/3/c2/c3/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_31'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_32
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_32 AArch64 address  0/3/c2/c4/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_32'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_33
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_33 AArch64 address  0/3/c2/c4/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_33'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_34
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_34 AArch64 address  0/3/c2/c4/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_34'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_35
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_35 AArch64 address  0/3/c2/c4/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_35'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_36
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_36 AArch64 address  0/3/c2/c4/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_36'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_37
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_37 AArch64 address  0/3/c2/c4/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_37'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_38
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_38 AArch64 address  0/3/c2/c4/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_38'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_39
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_39 AArch64 address  0/3/c2/c4/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_39'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_40
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_40 AArch64 address  0/3/c2/c5/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_40'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_41
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_41 AArch64 address  0/3/c2/c5/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_41'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_42
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_42 AArch64 address  0/3/c2/c5/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_42'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_43
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_43 AArch64 address  0/3/c2/c5/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_43'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_44
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_44 AArch64 address  0/3/c2/c5/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_44'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_45
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_45 AArch64 address  0/3/c2/c5/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_45'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_46
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_46 AArch64 address  0/3/c2/c5/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_46'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_47
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_47 AArch64 address  0/3/c2/c5/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_47'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_48
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_48 AArch64 address  0/3/c2/c6/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_48'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_49
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_49 AArch64 address  0/3/c2/c6/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_49'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_50
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_50 AArch64 address  0/3/c2/c6/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_50'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_51
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_51 AArch64 address  0/3/c2/c6/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_51'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_52
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_52 AArch64 address  0/3/c2/c6/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_52'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_53
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_53 AArch64 address  0/3/c2/c6/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_53'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_54
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_54 AArch64 address  0/3/c2/c6/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_54'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_55
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_55 AArch64 address  0/3/c2/c6/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_55'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_56
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_56 AArch64 address  0/3/c2/c7/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_56'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_57
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_57 AArch64 address  0/3/c2/c7/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_57'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_58
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_58 AArch64 address  0/3/c2/c7/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_58'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_59
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_59 AArch64 address  0/3/c2/c7/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_59'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_60
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_60 AArch64 address  0/3/c2/c7/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_60'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_61
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_61 AArch64 address  0/3/c2/c7/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_61'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_62
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_62 AArch64 address  0/3/c2/c7/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_62'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_63
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_63 AArch64 address  0/3/c2/c7/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_63'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_64
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_64 AArch64 address  0/3/c2/c8/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_64'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_65
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_65 AArch64 address  0/3/c2/c8/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_65'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_66
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_66 AArch64 address  0/3/c2/c8/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_66'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_67
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_67 AArch64 address  0/3/c2/c8/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_67'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_68
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_68 AArch64 address  0/3/c2/c8/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_68'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_69
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_69 AArch64 address  0/3/c2/c8/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_69'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_70
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_70 AArch64 address  0/3/c2/c8/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_70'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_71
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_71 AArch64 address  0/3/c2/c8/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_71'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_72
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_72 AArch64 address  0/3/c2/c9/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_72'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_73
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_73 AArch64 address  0/3/c2/c9/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_73'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_74
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_74 AArch64 address  0/3/c2/c9/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_74'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_75
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_75 AArch64 address  0/3/c2/c9/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_75'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_76
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_76 AArch64 address  0/3/c2/c9/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_76'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_77
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_77 AArch64 address  0/3/c2/c9/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_77'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_78
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_78 AArch64 address  0/3/c2/c9/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_78'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_79
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_79 AArch64 address  0/3/c2/c9/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_79'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_80
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_80 AArch64 address  0/3/c2/c10/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_80'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_81
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_81 AArch64 address  0/3/c2/c10/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_81'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_82
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_82 AArch64 address  0/3/c2/c10/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_82'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_83
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_83 AArch64 address  0/3/c2/c10/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_83'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_84
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_84 AArch64 address  0/3/c2/c10/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_84'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_85
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_85 AArch64 address  0/3/c2/c10/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_85'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_86
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_86 AArch64 address  0/3/c2/c10/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_86'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_87
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_87 AArch64 address  0/3/c2/c10/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_87'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_88
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_88 AArch64 address  0/3/c2/c11/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_88'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_89
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_89 AArch64 address  0/3/c2/c11/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_89'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_90
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_90 AArch64 address  0/3/c2/c11/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_90'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_91
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_91 AArch64 address  0/3/c2/c11/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_91'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_92
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_92 AArch64 address  0/3/c2/c11/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_92'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_93
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_93 AArch64 address  0/3/c2/c11/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_93'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_94
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_94 AArch64 address  0/3/c2/c11/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_94'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_95
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_95 AArch64 address  0/3/c2/c11/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_95'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_96
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_96 AArch64 address  0/3/c2/c12/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_96'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_97
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_97 AArch64 address  0/3/c2/c12/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_97'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_98
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_98 AArch64 address  0/3/c2/c12/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_98'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_99
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_99 AArch64 address  0/3/c2/c12/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_99'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_100
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_100 AArch64 address  0/3/c2/c12/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_100'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_101
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_101 AArch64 address  0/3/c2/c12/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_101'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_102
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_102 AArch64 address  0/3/c2/c12/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_102'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_103
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_103 AArch64 address  0/3/c2/c12/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_103'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_104
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_104 AArch64 address  0/3/c2/c13/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_104'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_105
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_105 AArch64 address  0/3/c2/c13/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_105'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_106
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_106 AArch64 address  0/3/c2/c13/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_106'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_107
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_107 AArch64 address  0/3/c2/c13/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_107'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_108
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_108 AArch64 address  0/3/c2/c13/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_108'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_109
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_109 AArch64 address  0/3/c2/c13/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_109'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_110
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_110 AArch64 address  0/3/c2/c13/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_110'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_111
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_111 AArch64 address  0/3/c2/c13/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_111'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_112
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_112 AArch64 address  0/3/c2/c14/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_112'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_113
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_113 AArch64 address  0/3/c2/c14/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_113'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_114
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_114 AArch64 address  0/3/c2/c14/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_114'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_115
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_115 AArch64 address  0/3/c2/c14/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_115'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_116
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_116 AArch64 address  0/3/c2/c14/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_116'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_117
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_117 AArch64 address  0/3/c2/c14/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_117'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_118
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_118 AArch64 address  0/3/c2/c14/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_118'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_119
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_119 AArch64 address  0/3/c2/c14/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_119'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_120
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_120 AArch64 address  0/3/c2/c15/0
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_120'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_121
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_121 AArch64 address  0/3/c2/c15/1
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_121'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_122
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_122 AArch64 address  0/3/c2/c15/2
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_122'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_123
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_123 AArch64 address  0/3/c2/c15/3
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_123'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_124
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_124 AArch64 address  0/3/c2/c15/4
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_124'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_125
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_125 AArch64 address  0/3/c2/c15/5
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_125'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_126
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_126 AArch64 address  0/3/c2/c15/6
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_126'

//------------------------------------------------------------------------------
//-- Register: UNALLOCATED_HINT_127
//--     Type: Command - Architected
//--   Access: Write-Only
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//-- Register UNALLOCATED_HINT_127 AArch64 address  0/3/c2/c15/7
//------------------------------------------------------------------------------
//-- Use natively supplied expression for architected register. Should be 'UNALLOCATED_HINT_127'

#define _AARCH64_MACROS_H
#endif
