FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;3.086682;0.241194;0.028863;0.054900;0.351292;0.007523;Number of seconds simulated 
sim_ticks;3086681610000;241194190000;28863020000;54899930000;351291770000;7522750000;Number of ticks simulated 
final_tick;3086681610000;3327875800000;3356738820000;3411638750000;3762930520000;3770453270000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;238941;826879;9334001;3748997;593773;65450764;Simulator instruction rate (inst/s) 
host_op_rate;238941;826879;9333994;3748996;593773;65450523;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;6460139399;1229052950;1617908458;1145483201;876261114;2061450927;Simulator tick rate (ticks/s) 
host_mem_usage;469232;473328;473328;474352;474352;474352;Number of bytes of host memory used 
host_seconds;477.80;196.24;17.84;47.93;400.90;3.65;Real time elapsed on the host 
sim_insts;114167123;162269945;166515650;179679252;238042608;238844499;Number of instructions simulated 
sim_ops;114167123;162269945;166515650;179679252;238042608;238844499;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu0.inst;52505856;16325056;559168;919552;1647296;247488;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu0.data;158122496;5777216;765376;1046272;9064640;272704;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;4288;;;;;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.inst;5631808;383616;34368;535232;853696;138496;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.data;1620608;168000;2432;344000;7856576;99584;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.inst;37175680;15990080;2260736;2067904;2655296;442304;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu2.data;15276288;6891584;1203968;1243584;9538304;745600;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.inst;26211392;14198080;808256;814272;1086720;5312;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu3.data;4897728;4445824;484416;711744;9091776;640;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;301446144;64179456;6118720;7682560;41794304;1952128;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu0.inst;52505856;16325056;559168;919552;1647296;247488;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu1.inst;5631808;383616;34368;535232;853696;138496;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu2.inst;37175680;15990080;2260736;2067904;2655296;442304;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu3.inst;26211392;14198080;808256;814272;1086720;5312;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;121524736;46896832;3662528;4336960;6243008;833600;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;29177792;9707520;1457664;1846272;23064960;684416;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;32010176;10555392;2194944;2550784;23765376;684416;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu0.inst;820404;255079;8737;14368;25739;3867;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu0.data;2470664;90269;11959;16348;141635;4261;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;67;;;;;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.inst;87997;5994;537;8363;13339;2164;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.data;25322;2625;38;5375;122759;1556;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.inst;580870;249845;35324;32311;41489;6911;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu2.data;238692;107681;18812;19431;149036;11650;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.inst;409553;221845;12629;12723;16980;83;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu3.data;76527;69466;7569;11121;142059;10;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4710096;1002804;95605;120040;653036;30502;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;455903;151680;22776;28848;360390;10694;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;500159;164928;34296;39856;371334;10694;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu0.inst;17010454;67684284;19373163;16749602;4689253;32898608;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu0.data;51227342;23952550;26517530;19057802;25803736;36250573;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;1389;;;;;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.inst;1824551;1590486;1190728;9749229;2430162;18410289;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.data;525032;696534;84260;6265946;22364817;13237712;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.inst;12043898;66295461;78326384;37666788;7558663;58795520;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu2.data;4949097;28572761;41713168;22651832;27152085;99112692;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.inst;8491771;58865763;28003168;14831931;3093497;706125;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu3.data;1586729;18432550;16783275;12964388;25880982;85075;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;97660265;266090390;211991677;139937519;118973194;259496594;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu0.inst;17010454;67684284;19373163;16749602;4689253;32898608;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu1.inst;1824551;1590486;1190728;9749229;2430162;18410289;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu2.inst;12043898;66295461;78326384;37666788;7558663;58795520;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu3.inst;8491771;58865763;28003168;14831931;3093497;706125;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;39370674;194435994;126893444;78997551;17771575;110810541;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;9452803;40247736;50502823;33629770;65657559;90979496;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;917615;3515309;25544105;12832658;1993830;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;10370417;43763044;76046928;46462427;67651388;90979496;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;9452803;40247736;50502823;33629770;65657559;90979496;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.inst;17010454;67684284;19373163;16749602;4689253;32898608;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.data;51227342;23952550;26517530;19057802;25803736;36250573;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;919004;3515309;25544105;12832658;1993830;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.inst;1824551;1590486;1190728;9749229;2430162;18410289;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.data;525032;696534;84260;6265946;22364817;13237712;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.inst;12043898;66295461;78326384;37666788;7558663;58795520;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu2.data;4949097;28572761;41713168;22651832;27152085;99112692;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.inst;8491771;58865763;28003168;14831931;3093497;706125;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu3.data;1586729;18432550;16783275;12964388;25880982;85075;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;108030682;309853434;288038604;186399946;186624583;350476089;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4710096;1002805;95604;120041;653036;30501;Number of read requests accepted 
system.mem_ctrls.writeReqs;500159;164928;34296;39856;371334;10694;Number of write requests accepted 
system.mem_ctrls.readBursts;4710096;1002805;95604;120041;653036;30501;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;500159;164928;34296;39856;371334;10694;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;299363200;62039872;6058240;7581056;41080064;1937472;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2082944;2139648;60416;101568;714240;14592;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;31826048;9797248;2182592;2530944;23690944;683712;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;301446144;64179520;6118656;7682624;41794304;1952064;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;32010176;10555392;2194944;2550784;23765376;684416;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;32546;33432;944;1587;11160;228;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;2850;11844;206;297;1175;12;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;34321;54477;1469;2500;3472;108;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;375552;65303;5662;6553;34671;2082;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;315623;19042;3443;5896;35059;1105;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;398028;133353;7738;11112;42312;2666;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;166571;22509;3714;5332;34430;1557;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;240902;89146;4778;6829;37660;1529;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;231266;22394;5557;6562;59989;1812;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;227309;81580;4938;6215;34278;1621;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;213333;29525;6218;7951;37077;1607;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;467083;215718;8494;11827;42180;2184;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;361391;29405;4298;6375;47713;1899;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;284470;60629;6573;7051;37279;2637;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;297200;29772;7660;7874;41376;2224;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;305910;72133;7606;8609;39017;2211;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;304265;45440;7900;8379;46774;2464;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;287243;33078;5348;6607;35824;1413;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;201404;20346;4733;5282;36237;1262;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;28611;8019;1623;2233;19013;786;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;34819;9451;1899;2837;24142;355;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;24290;7863;1740;2529;20616;813;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;22546;7880;1633;2056;22055;636;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;23571;7574;1547;2390;20786;552;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;24243;9404;1637;1947;31409;653;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;27915;8953;2126;2256;23263;451;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;33970;9678;2537;3275;24197;494;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;26445;10110;2682;2605;19846;739;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;55548;12405;2095;2197;34416;593;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;29715;9948;2095;2579;21457;1480;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;44447;11350;3194;2633;22984;737;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;30867;10486;2211;2650;20906;704;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;24121;13824;2364;2375;25572;870;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;30589;8450;2248;2425;19435;314;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;35585;7687;2472;2559;20074;506;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;22;8;7;7;12;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;3086681450000;241194330000;28862880000;54900070000;351291770000;7522580000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4710096;1002805;95604;120041;653036;30501;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;500159;164928;34296;39856;371334;10694;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;4097332;831317;82497;104721;523233;25669;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;501255;109464;9207;10946;80453;3349;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;57386;19054;2147;2022;22332;865;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;20381;6282;729;704;8005;374;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;976;1937;70;52;3010;13;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;163;756;10;6;1867;2;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;30;348;0;2;1212;1;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;10;158;0;1;737;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;5;40;0;0;430;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;2;12;0;0;261;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;1;4;0;0;161;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;1;1;0;0;97;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;2;0;0;0;40;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;21;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;12;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;0;0;0;5;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;11700;3679;535;882;12916;201;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;12831;4010;656;976;13572;224;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;24530;6571;1122;1506;17598;431;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;27809;7914;1421;1776;19695;589;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;27799;8489;1581;1939;20701;656;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;28198;8677;1682;2006;21117;644;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;28347;8874;1747;2060;21564;667;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;29039;9056;1894;2257;21828;676;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;29481;9252;2062;2363;22223;668;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;30241;9546;2268;2520;22395;682;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;30114;9517;2203;2480;22370;657;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;29976;9432;2105;2420;22174;673;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;29902;9306;2123;2394;22004;655;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;30925;9728;2270;2563;22393;661;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;29892;9257;2089;2427;21627;642;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;29780;9187;2028;2416;21504;641;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;29581;9067;1997;2353;21365;632;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;29431;9019;2025;2330;21289;630;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;1038;330;284;231;325;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;700;233;230;190;187;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;572;170;164;150;115;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;456;143;148;126;91;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;365;111;105;100;64;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;319;108;89;91;58;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;275;97;69;78;50;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;266;99;64;66;51;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;230;101;65;57;47;4;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;221;79;68;66;47;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;213;69;50;49;43;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;222;75;60;38;36;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;212;70;54;33;36;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;224;70;57;36;40;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;226;57;46;42;36;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;231;53;46;44;35;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;207;55;50;37;36;3;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;212;45;52;41;39;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;185;47;50;41;36;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;173;46;53;42;41;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;137;43;50;38;37;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;134;43;57;37;34;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;127;50;68;29;34;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;119;50;68;39;26;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;113;49;48;35;32;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;131;57;50;37;44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;113;48;49;35;47;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;104;44;38;26;40;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;77;26;24;22;39;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;62;16;12;17;39;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;54;19;14;18;39;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1288158;397207;39237;48370;639629;12566;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;257.102573;180.855947;210.030329;209.055200;101.262100;208.669744;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;154.299163;129.387889;133.283817;133.800930;77.813033;129.265591;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;293.514962;182.923360;250.211616;246.115179;143.111063;257.792056;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;554651;176703;18583;22601;536778;6328;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;325809;123302;10913;13579;69582;3282;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;119366;48850;3616;4617;11037;993;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;66323;22947;1652;2198;4384;484;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;46732;9563;1084;1327;2912;314;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;36149;4748;615;764;2181;186;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;17067;3098;394;512;1461;154;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;12904;1605;281;368;1045;103;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;109157;6391;2099;2404;10249;722;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1288158;397207;39237;48370;639629;12566;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;28471;8719;1785;2110;21003;631;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;164.289558;111.179837;53.053221;56.118009;30.563300;47.993661;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;6123.733663;197.551874;79.535288;85.943605;70.690602;50.177051;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;28470;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;28471;8719;1785;2110;21003;631;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;28471;8719;1785;2110;21003;631;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;17.466264;17.557289;19.105322;18.742180;17.624673;16.930269;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;17.217499;17.328900;18.172831;18.040534;17.522263;16.883899;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;4.770546;4.288799;9.378507;8.104338;2.673111;1.287875;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;27322;8140;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;584;405;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;143;57;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;170;43;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;72;21;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;31;8;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;11;6;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;25;5;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;13;4;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-55;7;3;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;9;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;5;3;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;7;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;4;3;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;4;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;8;3;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;7;6;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;5;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;6;3;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;3;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;11;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;8;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-107;4;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::108-111;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::116-119;3;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::120-123;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::132-135;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::168-171;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;28471;8719;1785;2110;21003;631;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;44406816357;12789078050;1289505001;1466847997;13418518735;431562251;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;132110878857;30964821800;3064380001;3687860497;25453693735;999181001;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;23387750000;4846865000;473300000;592270000;3209380000;151365000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;9493.61;13193.14;13622.49;12383.27;20905.16;14255.68;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;28243.61;31943.14;32372.49;31133.27;39655.16;33005.68;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;96.99;257.22;209.90;138.09;116.94;257.55;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;10.31;40.62;75.62;46.10;67.44;90.89;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;97.66;266.09;211.99;139.94;118.97;259.49;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;10.37;43.76;76.05;46.46;67.65;90.98;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.84;2.33;2.23;1.44;1.44;2.72;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.76;2.01;1.64;1.08;0.91;2.01;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.08;0.32;0.59;0.36;0.53;0.71;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.05;1.09;1.08;1.05;1.08;1.10;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.51;25.17;25.03;24.78;24.95;24.52;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3550155;624067;62701;79094;236805;20367;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;336518;101181;26825;30534;135613;8024;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;75.90;64.38;66.24;66.77;36.89;67.28;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;67.67;66.10;78.69;77.19;36.64;75.12;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;592424.26;206549.21;222193.07;343346.47;342934.46;182609.05;Average gap between requests 
system.mem_ctrls.pageHitRate;75.11;64.61;69.53;69.38;36.80;69.32;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2224710084999;54542953255;7074479750;21791982750;143509060500;782668750;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;103071020000;8054020000;963820000;1833000000;11730420000;251420000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;758898897501;178597734245;20825450250;31268427250;196052250750;6495215000;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;4190523120;5541283440;5668896240;5839706880;8242962840;8286667200;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;5547951360;7200075960;7369094880;7563953880;9996300720;10047580200;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;2286495750;3023517750;3093147750;3186348000;4497648375;4521495000;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;3027156000;3928612875;4020835500;4127157375;5454330750;5482310625;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;16914955200;20525200800;20853175200;21293477400;23754190200;23863234200;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;19569872400;23520751800;23931141000;24414655200;26960598600;27087785400;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1425373200;1871339760;1966867920;2093376960;3295293840;3326009040;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1797014160;2343018960;2468478240;2598227280;3795018480;3833529120;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;201606915120;217360578240;219245810160;222831158160;245775859680;246267637200;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;201606915120;217360578240;219245810160;222831158160;245775859680;246267637200;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;474892628625;593839390725;606435036975;625056181155;756400027725;760533957855;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;494488772910;612069197985;625164505380;643534412085;773930298780;777841299630;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1435435512000;1475813046750;1482082411500;1498683912000;1594245356250;1595136684000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1418245911750;1459821987750;1465653053250;1482474937500;1578867925500;1579954805250;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;2136752403015;2317974357465;2339345345745;2378984160555;2636211338910;2641935684495;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;2144283593700;2326244223570;2347852918410;2387544501480;2644780332510;2650514947425;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;692.249411;696.532952;696.910259;697.315718;700.575305;700.694522;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;694.689311;699.017981;699.444735;699.824881;702.852522;702.969915;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4583351;1140680;85322;115575;354653;22166;Transaction distribution 
system.membus.trans_dist::ReadResp;4582886;1140670;85323;115570;354649;22168;Transaction distribution 
system.membus.trans_dist::WriteReq;26717;11022;1778;2097;3062;38;Transaction distribution 
system.membus.trans_dist::WriteResp;26717;11022;1778;2097;3062;38;Transaction distribution 
system.membus.trans_dist::Writeback;455903;151680;22776;28848;360390;10694;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;91528;152477;2308;4435;5685;204;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;55680;69212;1122;1914;3991;116;Transaction distribution 
system.membus.trans_dist::UpgradeResp;147208;221689;3430;6349;9676;320;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;17;121;2;;39;;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;17;121;2;;39;;Transaction distribution 
system.membus.trans_dist::ReadExReq;355745;127073;18618;19515;316222;9167;Transaction distribution 
system.membus.trans_dist::ReadExResp;355745;127073;18618;19515;316222;9167;Transaction distribution 
system.membus.trans_dist::BadAddressError;465;8;1;3;4;;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88788;26533;23071;22044;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88788;26533;23071;22044;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port;1641116;510274;17474;28737;51486;7734;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::total;1641116;510274;17474;28737;51486;7734;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave;31776;16788;9700;10554;9372;18;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port;5327980;406712;33286;45909;386570;12072;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio;698;10;;;2;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::total;5360454;423510;42986;56463;395944;12090;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port;176032;11988;1074;16726;26683;4328;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::total;176032;11988;1074;16726;26683;4328;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave;6656;566;68;236;818;20;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port;83496;8487;436;16913;331001;4065;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio;16;;;4;;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::total;90168;9053;504;17153;331819;4085;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port;1161830;499696;70651;64626;82984;13823;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.icache.mem_side::total;1161830;499696;70651;64626;82984;13823;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave;20382;6896;980;1030;1716;22;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port;705173;458218;53638;56549;402188;30709;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio;194;2;2;2;2;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu2.dcache.mem_side::total;725749;465116;54620;57581;403906;30731;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port;819119;443719;25258;25454;33962;166;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.icache.mem_side::total;819119;443719;25258;25454;33962;166;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave;9182;6308;228;328;864;16;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port;363873;355127;21664;33904;379258;61;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio;22;4;;;4;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu3.dcache.mem_side::total;373077;361439;21892;34232;380126;77;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;10436333;2751328;257530;323016;1728827;73034;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2836672;847872;737280;704512;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2836672;847872;737280;704512;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port;52505856;16325056;559168;919488;1647296;247552;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::total;52505856;16325056;559168;919488;1647296;247552;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave;59526;28858;5235;5872;7619;72;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port;176108928;8803136;1226560;1695424;15047296;454912;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::total;176168454;8831994;1231795;1701296;15054915;454984;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port;5631808;383616;34368;535232;853696;138496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::total;5631808;383616;34368;535232;853696;138496;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave;26603;2264;272;828;3156;80;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port;2292224;222656;2752;484800;12967232;146432;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::total;2318827;224920;3024;485628;12970388;146512;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port;37175680;15990016;2260800;2067904;2655296;442304;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.icache.mem_side::total;37175680;15990016;2260800;2067904;2655296;442304;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave;55968;24548;1421;1800;4200;88;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port;21286720;11066560;1947904;1926720;15756480;1200960;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu2.dcache.mem_side::total;21342688;11091108;1949325;1928520;15760680;1201048;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port;26211392;14198080;808256;814272;1086720;5312;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.icache.mem_side::total;26211392;14198080;808256;814272;1086720;5312;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave;35808;24877;564;1080;3224;64;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port;9407040;6897792;736640;1084928;14845248;640;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu3.dcache.mem_side::total;9442848;6922669;737204;1086008;14848472;704;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;333634225;74815331;8321220;10242860;65577879;2636912;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;334158;428016;6588;14918;20755;1044;Total snoops (count) 
system.membus.snoop_fanout::samples;5579221;1650242;137965;177325;1048613;42347;Request fanout histogram 
system.membus.snoop_fanout::mean;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::6;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::7;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::8;5579221;1650242;137965;177325;1048613;42347;Request fanout histogram 
system.membus.snoop_fanout::9;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::max_value;8;8;8;8;8;8;Request fanout histogram 
system.membus.snoop_fanout::total;5579221;1650242;137965;177325;1048613;42347;Request fanout histogram 
system.membus.reqLayer0.occupancy;60724990;26314986;7267998;8175995;9447999;76000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;9582763770;2974874032;412427407;496294378;4019730062;127904994;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.3;1.2;1.4;0.9;1.1;1.7;Layer utilization (%) 
system.membus.reqLayer2.occupancy;465000;8000;1000;3000;4000;;Layer occupancy (ticks) 
system.membus.reqLayer2.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer1.occupancy;46215180;13603730;11821480;11271491;11225484;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;7670788464;2389294698;81811997;134507495;241345692;36165999;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.2;1.0;0.3;0.2;0.1;0.5;Layer utilization (%) 
system.membus.respLayer3.occupancy;23480405823;1714191096;126813166;174092047;1388836031;44761703;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.8;0.7;0.4;0.3;0.4;0.6;Layer utilization (%) 
system.membus.respLayer4.occupancy;822058985;56394742;5033000;78289243;125034697;20293248;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.0;0.0;0.0;0.1;0.0;0.3;Layer utilization (%) 
system.membus.respLayer5.occupancy;355246822;31665159;2374184;75319695;1199737208;15758727;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.0;0.0;0.0;0.1;0.3;0.2;Layer utilization (%) 
system.membus.respLayer6.occupancy;5436173278;2338498642;330243242;302040994;388064679;64639499;Layer occupancy (ticks) 
system.membus.respLayer6.utilization;0.2;1.0;1.1;0.6;0.1;0.9;Layer utilization (%) 
system.membus.respLayer7.occupancy;2946946400;1878419277;200614007;223101070;1448136532;109885224;Layer occupancy (ticks) 
system.membus.respLayer7.utilization;0.1;0.8;0.7;0.4;0.4;1.5;Layer utilization (%) 
system.membus.respLayer8.occupancy;3829432131;2077350348;118247988;119218996;159164187;780750;Layer occupancy (ticks) 
system.membus.respLayer8.utilization;0.1;0.9;0.4;0.2;0.0;0.0;Layer utilization (%) 
system.membus.respLayer9.occupancy;1551249445;1533239143;83575657;133135685;1373205694;233237;Layer occupancy (ticks) 
system.membus.respLayer9.utilization;0.1;0.6;0.3;0.2;0.4;0.0;Layer utilization (%) 
system.iocache.tags.replacements;44449;13285;11551;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;0.788841;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44449;13285;11551;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;2934500438000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;0.788841;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.049303;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.049303;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;;;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400249;119565;103959;99324;98773;0;Number of tag accesses 
system.iocache.tags.data_accesses;400249;119565;103959;99324;98773;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;37;31;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;37;31;28;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;8;;;;2;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;8;;;;2;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;209;37;31;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;37;31;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;37;31;28;29;;number of overall misses 
system.iocache.overall_misses::total;209;37;31;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;33998604;4792979;4018983;3616984;3750982;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;33998604;4792979;4018983;3616984;3750982;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;33998604;4792979;4018983;3616984;3750982;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;33998604;4792979;4018983;3616984;3750982;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;33998604;4792979;4018983;3616984;3750982;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;33998604;4792979;4018983;3616984;3750982;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;37;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;37;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44264;13248;11520;11008;10946;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44264;13248;11520;11008;10946;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;37;31;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;37;31;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;37;31;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;37;31;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000181;;;;0.000183;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000181;;;;0.000183;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;162672.746411;129539.972973;129644.612903;129178;129344.206897;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;162672.746411;129539.972973;129644.612903;129178;129344.206897;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;162672.746411;129539.972973;129644.612903;129178;129344.206897;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;162672.746411;129539.972973;129644.612903;129178;129344.206897;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;162672.746411;129539.972973;129644.612903;129178;129344.206897;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;162672.746411;129539.972973;129644.612903;129178;129344.206897;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;442;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.822222;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;37;31;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;37;31;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;37;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;37;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;37;31;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;37;31;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;23126604;2868979;2406983;2160984;2242982;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;23126604;2868979;2406983;2160984;2242982;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2852575784;847090614;742348080;706193133;699710147;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2852575784;847090614;742348080;706193133;699710147;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;23126604;2868979;2406983;2160984;2242982;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;23126604;2868979;2406983;2160984;2242982;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;23126604;2868979;2406983;2160984;2242982;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;23126604;2868979;2406983;2160984;2242982;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999819;1;1;1;0.999817;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999819;1;1;1;0.999817;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;110653.607656;77539.972973;77644.612903;77178;77344.206897;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;110653.607656;77539.972973;77644.612903;77178;77344.206897;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;64456.249638;63941.018569;64439.937500;64152.719204;63935.503198;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;64456.249638;63941.018569;64439.937500;64152.719204;63935.503198;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;110653.607656;77539.972973;77644.612903;77178;77344.206897;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;110653.607656;77539.972973;77644.612903;77178;77344.206897;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;110653.607656;77539.972973;77644.612903;77178;77344.206897;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;110653.607656;77539.972973;77644.612903;77178;77344.206897;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu0.branchPred.lookups;20260240;3697948;343522;426326;4272303;49583;Number of BP lookups 
system.cpu0.branchPred.condPredicted;17193651;2858014;240505;285866;4081315;37886;Number of conditional branches predicted 
system.cpu0.branchPred.condIncorrect;372707;116568;7564;12088;18455;2988;Number of conditional branches incorrect 
system.cpu0.branchPred.BTBLookups;12740705;2619722;235755;301631;3006549;37030;Number of BTB lookups 
system.cpu0.branchPred.BTBHits;8593923;1746360;134113;200568;1272313;20176;Number of BTB hits 
system.cpu0.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu0.branchPred.BTBHitPct;67.452492;66.662035;56.886598;66.494492;42.318053;54.485552;BTB Hit Percentage 
system.cpu0.branchPred.usedRAS;1263329;314724;44919;59758;75316;4176;Number of times the RAS was used to get a target. 
system.cpu0.branchPred.RASInCorrect;18471;7856;269;442;1135;102;Number of incorrect RAS predictions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu0.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu0.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu0.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu0.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu0.dtb.read_hits;12533883;4107330;234084;400319;5876529;48047;DTB read hits 
system.cpu0.dtb.read_misses;47434;17999;1608;2202;59020;410;DTB read misses 
system.cpu0.dtb.read_acv;38;27;3;3;5;2;DTB read access violations 
system.cpu0.dtb.read_accesses;320474;1183381;42814;156431;5485020;13440;DTB read accesses 
system.cpu0.dtb.write_hits;5428185;1975698;151025;260638;1443422;35357;DTB write hits 
system.cpu0.dtb.write_misses;10525;4986;1148;993;311817;72;DTB write misses 
system.cpu0.dtb.write_acv;107;35;8;37;31;23;DTB write access violations 
system.cpu0.dtb.write_accesses;116768;258904;18131;89411;1324878;7350;DTB write accesses 
system.cpu0.dtb.data_hits;17962068;6083028;385109;660957;7319951;83404;DTB hits 
system.cpu0.dtb.data_misses;57959;22985;2756;3195;370837;482;DTB misses 
system.cpu0.dtb.data_acv;145;62;11;40;36;25;DTB access violations 
system.cpu0.dtb.data_accesses;437242;1442285;60945;245842;6809898;20790;DTB accesses 
system.cpu0.itb.fetch_hits;1052002;797935;43817;113831;2804196;13140;ITB hits 
system.cpu0.itb.fetch_misses;7347;37358;4891;6514;12978;759;ITB misses 
system.cpu0.itb.fetch_acv;150;715;13;40;58;16;ITB acv 
system.cpu0.itb.fetch_accesses;1059349;835293;48708;120345;2817174;13899;ITB accesses 
system.cpu0.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu0.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu0.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu0.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu0.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu0.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu0.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu0.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu0.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu0.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu0.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu0.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu0.numCycles;61800902;14470464;1115851;1579376;33527555;199126;number of cpu cycles simulated 
system.cpu0.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu0.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu0.fetch.icacheStallCycles;17270208;4833827;309799;467552;3627337;69997;Number of cycles fetch is stalled on an Icache miss 
system.cpu0.fetch.Insts;89686068;23034047;1567567;2353465;34959677;300565;Number of instructions fetch has processed 
system.cpu0.fetch.Branches;20260240;3697948;343522;426326;4272303;49583;Number of branches that fetch encountered 
system.cpu0.fetch.predictedBranches;9857252;2061084;179032;260326;1347629;24352;Number of branches that fetch has predicted taken 
system.cpu0.fetch.Cycles;43239236;7301703;508013;718658;28902722;92732;Number of cycles fetch has run and was not squashing or blocked 
system.cpu0.fetch.SquashCycles;1103786;368144;28916;41810;510546;8406;Number of cycles fetch has spent squashing 
system.cpu0.fetch.TlbCycles;16;243;3;21;70;;Number of cycles fetch has spent waiting for tlb 
system.cpu0.fetch.MiscStallCycles;60899;27943;844;1153;40217;182;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu0.fetch.PendingTrapStallCycles;241611;2072751;273911;358778;691524;31446;Number of stall cycles due to pending traps 
system.cpu0.fetch.PendingQuiesceStallCycles;337079;32018;7565;10389;7670;154;Number of stall cycles due to pending quiesce instructions 
system.cpu0.fetch.CacheLines;10909145;2771538;237890;352835;3191024;41510;Number of cache lines fetched 
system.cpu0.fetch.IcacheSquashes;233235;64469;4318;7142;10575;1764;Number of outstanding Icache misses that were squashed 
system.cpu0.fetch.ItlbSquashes;1;2;;;2;;Number of outstanding ITLB misses that were squashed 
system.cpu0.fetch.rateDist::samples;61700942;14452557;1114593;1577456;33524813;198714;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::mean;1.453561;1.593770;1.406403;1.491937;1.042800;1.512551;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::stdev;2.616369;2.794248;2.566420;2.626694;2.504589;2.745880;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::0;43010324;10039808;790279;1093278;27774398;141948;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::1;2134552;307744;25819;41918;208987;4410;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::2;2439252;732869;53800;70640;356895;6515;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::3;2064250;347981;33887;55645;964902;4657;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::4;3582541;545155;51727;74022;284101;10147;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::5;643325;382911;23095;40834;299323;3374;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::6;1575175;223453;29277;40489;198313;3745;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::7;529761;200359;19230;24900;183855;2118;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::8;5721762;1672277;87479;135730;3254039;21800;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::total;61700942;14452557;1114593;1577456;33524813;198714;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.branchRate;0.327831;0.255551;0.307857;0.269933;0.127427;0.249003;Number of branch fetches per cycle 
system.cpu0.fetch.rate;1.451210;1.591797;1.404817;1.490123;1.042715;1.509421;Number of inst fetches per cycle 
system.cpu0.decode.IdleCycles;14564024;3797066;245618;413476;2795451;61901;Number of cycles decode is idle 
system.cpu0.decode.BlockedCycles;30826340;6647695;594032;729674;26434244;84239;Number of cycles decode is blocked 
system.cpu0.decode.RunCycles;13983151;3508818;224286;374939;2478887;44171;Number of cycles decode is running 
system.cpu0.decode.UnblockCycles;1817666;330647;36973;39741;1562905;4624;Number of cycles decode is unblocking 
system.cpu0.decode.SquashCycles;509760;168331;13684;19626;253326;3779;Number of cycles decode is squashing 
system.cpu0.decode.BranchResolved;604212;239168;27321;38120;50080;3245;Number of times decode resolved a branch 
system.cpu0.decode.BranchMispred;44666;15921;818;1361;2011;454;Number of times decode detected a branch misprediction 
system.cpu0.decode.DecodedInsts;81651679;21169822;1428751;2210179;27346602;272520;Number of instructions handled by decode 
system.cpu0.decode.SquashedInsts;132126;39173;2626;3952;7158;1380;Number of squashed instructions handled by decode 
system.cpu0.rename.SquashCycles;509760;168331;13684;19626;253326;3779;Number of cycles rename is squashing 
system.cpu0.rename.IdleCycles;15414590;4030644;266088;439115;3169269;65408;Number of cycles rename is idle 
system.cpu0.rename.BlockCycles;11803487;313982;77568;85229;9327069;5969;Number of cycles rename is blocking 
system.cpu0.rename.serializeStallCycles;13721689;5281303;415327;523043;9417833;64073;count of cycles rename stalled for serializing inst 
system.cpu0.rename.RunCycles;14950076;3617814;240661;388776;3188629;45192;Number of cycles rename is running 
system.cpu0.rename.UnblockCycles;5301338;1040483;101265;121667;8168687;14293;Number of cycles rename is unblocking 
system.cpu0.rename.RenamedInsts;79494786;20332922;1356997;2135528;26189310;260807;Number of instructions processed by rename 
system.cpu0.rename.ROBFullEvents;3464;10877;4;329;206;309;Number of times rename has blocked due to ROB full 
system.cpu0.rename.IQFullEvents;4056906;110072;47493;49072;4735244;456;Number of times rename has blocked due to IQ full 
system.cpu0.rename.LQFullEvents;34952;389424;331;3556;1435798;2731;Number of times rename has blocked due to LQ full 
system.cpu0.rename.SQFullEvents;82749;56835;17873;22296;71952;4510;Number of times rename has blocked due to SQ full 
system.cpu0.rename.RenamedOperands;57947383;15090197;939348;1476652;20130010;176761;Number of destination operands rename has renamed 
system.cpu0.rename.RenameLookups;102443012;27455926;1662104;2666089;33607929;331119;Number of register rename lookups that rename has made 
system.cpu0.rename.int_rename_lookups;102350189;24377979;1659192;2662820;22764284;330929;Number of integer rename lookups 
system.cpu0.rename.fp_rename_lookups;84731;3068854;2542;2833;10842700;161;Number of floating rename lookups 
system.cpu0.rename.CommittedMaps;51765368;13198638;773385;1251129;13056184;134283;Number of HB maps that are committed 
system.cpu0.rename.UndoneMaps;6182015;1891559;165955;225529;7073826;42480;Number of HB maps that are undone due to squashing 
system.cpu0.rename.serializingInsts;1199096;500457;36167;44275;1425424;6302;count of serializing insts renamed 
system.cpu0.rename.tempSerializingInsts;219159;67941;3362;4645;8867;993;count of temporary serializing insts renamed 
system.cpu0.rename.skidInsts;11756581;2487066;262663;293562;10073246;31584;count of insts added to the skid buffer 
system.cpu0.memDep0.insertedLoads;13096508;4301088;252666;426285;6064559;52154;Number of loads inserted to the mem dependence unit. 
system.cpu0.memDep0.insertedStores;5755722;2107881;160398;274271;1973348;38155;Number of stores inserted to the mem dependence unit. 
system.cpu0.memDep0.conflictingLoads;1667452;564275;106825;131347;712562;9046;Number of conflicting loads. 
system.cpu0.memDep0.conflictingStores;1075663;302630;49308;58039;471721;4200;Number of conflicting stores. 
system.cpu0.iq.iqInstsAdded;74742857;19198811;1253959;1988561;23888644;237440;Number of instructions added to the IQ (excludes non-spec) 
system.cpu0.iq.iqNonSpecInstsAdded;1680666;491395;50845;62420;1065584;7871;Number of non-speculative instructions added to the IQ 
system.cpu0.iq.iqInstsIssued;72959622;18774610;1202335;1917553;23233146;224336;Number of instructions issued 
system.cpu0.iq.iqSquashedInstsIssued;76996;32378;1626;2219;8223;342;Number of squashed instructions issued 
system.cpu0.iq.iqSquashedInstsExamined;7540994;2283262;217811;284348;9501065;48915;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu0.iq.iqSquashedOperandsExamined;3919781;1131755;118425;158258;1996222;27079;Number of squashed operands that are examined and possibly removed from graph 
system.cpu0.iq.iqSquashedNonSpecRemoved;1053193;289194;32750;39644;1027213;5210;Number of squashed non-spec instructions that were removed 
system.cpu0.iq.issued_per_cycle::samples;61700942;14452557;1114593;1577456;33524813;198714;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::mean;1.182472;1.299051;1.078721;1.215598;0.693013;1.128939;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::stdev;1.696161;1.866427;1.670658;1.756228;1.360570;1.716004;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::0;31794046;7600907;628373;838098;21824993;114358;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::1;12980203;2331863;203501;275628;6667984;28649;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::2;5356375;1559714;96010;152946;2705754;17954;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::3;4108007;905276;61353;107717;813880;13645;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::4;3594246;829574;61412;96818;361799;11504;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::5;1781423;557456;27632;48395;427244;5964;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::6;1168218;336913;22038;32925;221247;4346;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::7;698151;166395;7473;13347;214180;1420;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::8;220273;164459;6801;11582;287732;874;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::total;61700942;14452557;1114593;1577456;33524813;198714;Number of insts issued each cycle 
system.cpu0.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntAlu;398558;40828;7318;8036;8712;458;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntMult;1;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatAdd;0;28181;0;0;2;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCmp;0;38;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCvt;0;652;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatMult;0;36966;0;0;16;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatDiv;0;98685;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemRead;485337;276562;17436;27426;153502;4391;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemWrite;330214;188908;15230;22703;49162;3035;attempts to use FU when none available 
system.cpu0.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.FU_type_0::No_OpClass;3682;18;454;454;455;0;Type of FU issued 
system.cpu0.iq.FU_type_0::IntAlu;53612890;10823498;773274;1199444;8101649;133198;Type of FU issued 
system.cpu0.iq.FU_type_0::IntMult;130139;28268;946;1426;5606;266;Type of FU issued 
system.cpu0.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatAdd;62902;931191;1173;1211;3213813;31;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCmp;0;58026;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCvt;0;13634;0;0;9;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatMult;0;274932;0;0;3015741;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatDiv;1841;52735;227;227;227;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::MemRead;12972804;4285724;251229;421996;5973807;50682;Type of FU issued 
system.cpu0.iq.FU_type_0::MemWrite;5540702;2017928;153945;264554;1766656;36255;Type of FU issued 
system.cpu0.iq.FU_type_0::IprAccess;634662;288656;21087;28241;1155183;3904;Type of FU issued 
system.cpu0.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::total;72959622;18774610;1202335;1917553;23233146;224336;Type of FU issued 
system.cpu0.iq.rate;1.180559;1.297444;1.077505;1.214121;0.692957;1.126603;Inst issue rate 
system.cpu0.iq.fu_busy_cnt;1214110;670820;39984;58165;211394;7884;FU busy when requested 
system.cpu0.iq.fu_busy_rate;0.016641;0.035730;0.033255;0.030333;0.009099;0.035144;FU busy rate (busy events/executed inst) 
system.cpu0.iq.int_inst_queue_reads;208469604;47285907;3553057;5464259;67479540;655025;Number of integer instruction queue reads 
system.cpu0.iq.int_inst_queue_writes;83780140;19200204;1520541;2333454;28069728;294252;Number of integer instruction queue writes 
system.cpu0.iq.int_inst_queue_wakeup_accesses;71814383;15884133;1170838;1879911;16314516;217163;Number of integer instruction queue wakeup accesses 
system.cpu0.iq.fp_inst_queue_reads;441688;5419068;7815;8687;12731182;588;Number of floating instruction queue reads 
system.cpu0.iq.fp_inst_queue_writes;213552;2780681;3884;4297;6389943;291;Number of floating instruction queue writes 
system.cpu0.iq.fp_inst_queue_wakeup_accesses;207000;2554263;3739;4125;6364795;268;Number of floating instruction queue wakeup accesses 
system.cpu0.iq.int_alu_accesses;73936399;16619687;1237794;1970728;17078162;231907;Number of integer alu accesses 
system.cpu0.iq.fp_alu_accesses;233651;2825725;4071;4536;6365923;313;Number of floating point alu accesses 
system.cpu0.iew.lsq.thread0.forwLoads;556820;181573;12430;29518;47374;2371;Number of loads that had data forwarded from stores 
system.cpu0.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.squashedLoads;1416938;491702;48634;65204;3457562;11203;Number of loads squashed 
system.cpu0.iew.lsq.thread0.ignoredResponses;2111;884;39;138;169;46;Number of memory responses ignored because the instruction is squashed 
system.cpu0.iew.lsq.thread0.memOrderViolation;30165;8084;1825;2454;4426;334;Number of memory ordering violations 
system.cpu0.iew.lsq.thread0.squashedStores;664872;249374;15350;22696;990159;5003;Number of stores squashed 
system.cpu0.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu0.iew.lsq.thread0.rescheduledLoads;17440;4207;3549;3822;3147;3;Number of loads that were rescheduled 
system.cpu0.iew.lsq.thread0.cacheBlocked;10573;11177;1847;1580;5483;797;Number of times an access to memory failed due to the cache being blocked 
system.cpu0.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu0.iew.iewSquashCycles;509760;168331;13684;19626;253326;3779;Number of cycles IEW is squashing 
system.cpu0.iew.iewBlockCycles;7539334;265139;54148;60381;3167763;5187;Number of cycles IEW is blocking 
system.cpu0.iew.iewUnblockCycles;341490;17732;4874;3782;927580;247;Number of cycles IEW is unblocking 
system.cpu0.iew.iewDispatchedInsts;78029710;19871911;1322938;2083177;25268445;249836;Number of instructions dispatched to IQ 
system.cpu0.iew.iewDispSquashedInsts;151538;74829;7003;11457;15289;1556;Number of squashed instructions skipped by dispatch 
system.cpu0.iew.iewDispLoadInsts;13096508;4301088;252666;426285;6064559;52154;Number of dispatched load instructions 
system.cpu0.iew.iewDispStoreInsts;5755722;2107881;160398;274271;1973348;38155;Number of dispatched store instructions 
system.cpu0.iew.iewDispNonSpecInsts;1382060;388410;36114;45001;1041886;6260;Number of dispatched non-speculative instructions 
system.cpu0.iew.iewIQFullEvents;7503;2430;2483;1785;347792;30;Number of times the IQ has become full, causing a stall 
system.cpu0.iew.iewLSQFullEvents;5221;13357;1201;710;6460;208;Number of times the LSQ has become full, causing a stall 
system.cpu0.iew.memOrderViolationEvents;30165;8084;1825;2454;4426;334;Number of memory order violations 
system.cpu0.iew.predictedTakenIncorrect;165576;69898;4092;6279;10040;1217;Number of branches that were predicted taken incorrectly 
system.cpu0.iew.predictedNotTakenIncorrect;353566;97841;7875;11685;132133;2396;Number of branches that were predicted not taken incorrectly 
system.cpu0.iew.branchMispredicts;519142;167739;11967;17964;142173;3613;Number of branch mispredicts detected at execute 
system.cpu0.iew.iewExecutedInsts;72386445;18563739;1188998;1901855;23173499;220825;Number of executed instructions 
system.cpu0.iew.iewExecLoadInsts;12594724;4145514;236221;403200;5946352;48587;Number of load instructions executed 
system.cpu0.iew.iewExecSquashedInsts;573177;210871;13336;15698;59647;3512;Number of squashed instructions skipped in execute 
system.cpu0.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu0.iew.exec_nop;1606187;181705;18134;32196;314217;4525;number of nop insts executed 
system.cpu0.iew.exec_refs;18045090;6139497;388617;665152;7702307;84084;number of memory reference insts executed 
system.cpu0.iew.exec_branches;12883351;2476194;199214;302388;1312036;29904;Number of branches executed 
system.cpu0.iew.exec_stores;5450366;1993983;152396;261952;1755955;35497;Number of stores executed 
system.cpu0.iew.exec_rate;1.171285;1.282871;1.065553;1.204181;0.691178;1.108971;Inst execution rate 
system.cpu0.iew.wb_sent;72175037;18490698;1183062;1894218;23085616;218633;cumulative count of insts sent to commit 
system.cpu0.iew.wb_count;72021383;18438396;1174577;1884036;22679311;217431;cumulative count of insts written-back 
system.cpu0.iew.wb_producers;41830690;9660735;626942;982672;16797164;106831;num instructions producing a value 
system.cpu0.iew.wb_consumers;58064286;12896643;844486;1316445;20456501;139841;num instructions consuming a value 
system.cpu0.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu0.iew.wb_rate;1.165378;1.274209;1.052629;1.192899;0.676438;1.091927;insts written-back per cycle 
system.cpu0.iew.wb_fanout;0.720420;0.749089;0.742395;0.746459;0.821116;0.763946;average fanout of values written-back 
system.cpu0.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu0.commit.commitSquashedInsts;7973911;2311978;219727;291009;7131825;51203;The number of squashed insts skipped by commit 
system.cpu0.commit.commitNonSpecStalls;627473;202201;18095;22776;38371;2661;The number of times commit has been forced to stall to communicate backwards 
system.cpu0.commit.branchMispredicts;478235;154205;10985;16472;138545;3310;The number of times a branch was mispredicted 
system.cpu0.commit.committed_per_cycle::samples;60361035;14057902;1077765;1530323;32454958;189961;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::mean;1.159229;1.240550;1.015623;1.164125;0.484739;1.037450;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::stdev;2.063045;2.213582;1.993180;2.133669;1.140224;2.055832;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::0;35518802;8445036;707602;943433;23261418;124229;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::1;10785566;2175114;153698;247777;6467080;29385;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::2;4870546;1131432;67344;95182;1665686;10512;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::3;2672858;635714;36453;57403;182860;5157;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::4;1844940;311583;30396;47567;160734;4822;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::5;661797;204572;19856;29198;177672;2864;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::6;461996;133357;7454;14054;218327;2230;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::7;389959;143680;8426;15116;25562;1889;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::8;3154571;877414;46536;80593;295619;8873;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::total;60361035;14057902;1077765;1530323;32454958;189961;Number of insts commited each cycle 
system.cpu0.commit.committedInsts;69972234;17439526;1094603;1781488;15732176;197075;Number of instructions committed 
system.cpu0.commit.committedOps;69972234;17439526;1094603;1781488;15732176;197075;Number of ops (including micro ops) committed 
system.cpu0.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu0.commit.refs;16770420;5667893;349080;612656;3590186;74103;Number of memory references committed 
system.cpu0.commit.loads;11679570;3809386;204032;361081;2606997;40951;Number of loads committed 
system.cpu0.commit.membars;256230;85639;11205;13196;17565;1081;Number of memory barriers committed 
system.cpu0.commit.branches;12315974;2323034;181544;280031;867595;26364;Number of branches committed 
system.cpu0.commit.fp_insts;203471;2498284;3618;4019;6362820;261;Number of committed floating point instructions. 
system.cpu0.commit.int_insts;67668194;15731362;1053708;1719664;9042059;190224;Number of committed integer instructions. 
system.cpu0.commit.function_calls;1075628;265532;38869;51341;63257;2676;Number of function calls committed. 
system.cpu0.commit.op_class_0::No_OpClass;1394744;115270;13479;24682;291572;3054;Class of committed instruction 
system.cpu0.commit.op_class_0::IntAlu;50712085;9950889;697343;1099529;4443804;114366;Class of committed instruction 
system.cpu0.commit.op_class_0::IntMult;122112;25792;881;1290;4776;242;Class of committed instruction 
system.cpu0.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatAdd;62090;911267;1172;1202;3212753;30;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCmp;0;56900;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCvt;0;12174;0;0;5;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatMult;0;266416;0;0;3014841;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatDiv;1841;52350;227;227;227;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::MemRead;11935800;3895025;215237;374277;2624562;42032;Class of committed instruction 
system.cpu0.commit.op_class_0::MemWrite;5108903;1864789;145177;252040;984453;33447;Class of committed instruction 
system.cpu0.commit.op_class_0::IprAccess;634659;288654;21087;28241;1155183;3904;Class of committed instruction 
system.cpu0.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::total;69972234;17439526;1094603;1781488;15732176;197075;Class of committed instruction 
system.cpu0.commit.bw_lim_events;3154571;877414;46536;80593;295619;8873;number cycles where commit BW limit reached 
system.cpu0.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu0.rob.rob_reads;135034738;32860209;2336354;3509375;53579716;426680;The number of ROB reads 
system.cpu0.rob.rob_writes;157228702;39895865;2665594;4192267;46798067;505375;The number of ROB writes 
system.cpu0.timesIdled;22552;4928;363;557;661;66;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu0.idleCycles;99960;17907;1258;1920;2742;412;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu0.quiesceCycles;246795138;9650618;1840910;3910617;1601622;463546;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu0.committedInsts;68581172;17324274;1081578;1757260;15441059;194021;Number of Instructions Simulated 
system.cpu0.committedOps;68581172;17324274;1081578;1757260;15441059;194021;Number of Ops (including micro ops) Simulated 
system.cpu0.cpi;0.901135;0.835271;1.031688;0.898772;2.171325;1.026312;CPI: Cycles Per Instruction 
system.cpu0.cpi_total;0.901135;0.835271;1.031688;0.898772;2.171325;1.026312;CPI: Total CPI of All Threads 
system.cpu0.ipc;1.109712;1.197216;0.969285;1.112629;0.460548;0.974363;IPC: Instructions Per Cycle 
system.cpu0.ipc_total;1.109712;1.197216;0.969285;1.112629;0.460548;0.974363;IPC: Total IPC of All Threads 
system.cpu0.int_regfile_reads;96321731;22666894;1505258;2453572;21420332;292210;number of integer regfile reads 
system.cpu0.int_regfile_writes;54357002;11819356;844609;1349870;13128657;153002;number of integer regfile writes 
system.cpu0.fp_regfile_reads;82828;2960560;2486;2738;10820559;141;number of floating regfile reads 
system.cpu0.fp_regfile_writes;83549;2243864;2353;2455;6296897;102;number of floating regfile writes 
system.cpu0.misc_regfile_reads;2656430;4248429;61277;72425;7425026;12796;number of misc regfile reads 
system.cpu0.misc_regfile_writes;730162;292416;17956;23527;491304;3360;number of misc regfile writes 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7490;4294;3741;4005;3352;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7490;4294;3741;4005;3352;;Transaction distribution 
system.iobus.trans_dist::WriteReq;70965;24270;13298;13105;14004;38;Transaction distribution 
system.iobus.trans_dist::WriteResp;70973;24270;13298;13105;14006;38;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;8;;;;2;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;36736;18500;516;944;3306;76;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;296;48;24;24;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;208;328;72;80;88;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20496;10670;9548;10332;8480;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;3632;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;1012;816;768;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;67996;30558;10976;12148;12770;76;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26570;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26570;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;156926;57128;34078;34220;34716;76;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;146944;74000;2064;3776;13224;304;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1184;192;96;96;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;202;451;99;110;121;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10248;5335;4774;5166;4240;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;14508;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;569;459;432;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;177905;80547;7492;9580;18199;304;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848168;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848168;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;3015545;928715;745020;714316;718847;304;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;36621000;18437000;490000;918000;3277000;76000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;221000;36000;18000;18000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;181000;287000;63000;70000;77000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15158000;6720000;6032000;6541000;5367000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;3594000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;821000;663000;624000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398842568;119325323;103757543;99142608;98573613;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.0;0.4;0.2;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;41279000;19536000;9198000;10051000;9708000;38000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45131820;13325270;11583520;11065509;11005516;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu0.icache.tags.replacements;819871;255081;8736;14366;25739;3868;number of replacements 
system.cpu0.icache.tags.tagsinuse;505.328593;511.296638;511.973654;511.986178;511.972165;512;Cycle average of tags in use 
system.cpu0.icache.tags.total_refs;10060911;2525785;220762;334941;3168379;52150;Total number of references to valid blocks. 
system.cpu0.icache.tags.sampled_refs;819871;255081;8736;14366;25739;4380;Sample count of references to valid blocks. 
system.cpu0.icache.tags.avg_refs;12.271334;9.901894;25.270375;23.314841;123.096430;11.906393;Average number of references to valid blocks. 
system.cpu0.icache.tags.warmup_cycle;209498758750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.icache.tags.occ_blocks::cpu0.inst;505.328593;511.296638;511.973654;511.986178;511.972165;512;Average occupied blocks per requestor 
system.cpu0.icache.tags.occ_percent::cpu0.inst;0.986970;0.998626;0.999949;0.999973;0.999946;1;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_percent::total;0.986970;0.998626;0.999949;0.999973;0.999946;1;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_task_id_blocks::1024;512;512;511;511;512;512;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::2;12;12;142;140;145;17;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::3;95;500;241;254;247;495;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::4;405;;;;;;Occupied blocks per task id 
system.cpu0.icache.tags.occ_task_id_percent::1024;1;1;0.998047;0.998047;1;1;Percentage of cache occupancy per task id 
system.cpu0.icache.tags.tag_accesses;22639002;5798271;484517;720038;6407795;86888;Number of tag accesses 
system.cpu0.icache.tags.data_accesses;22639002;5798271;484517;720038;6407795;86888;Number of data accesses 
system.cpu0.icache.ReadReq_hits::cpu0.inst;10077954;2515113;229019;338253;3165013;37576;number of ReadReq hits 
system.cpu0.icache.ReadReq_hits::total;10077954;2515113;229019;338253;3165013;37576;number of ReadReq hits 
system.cpu0.icache.demand_hits::cpu0.inst;10077954;2515113;229019;338253;3165013;37576;number of demand (read+write) hits 
system.cpu0.icache.demand_hits::total;10077954;2515113;229019;338253;3165013;37576;number of demand (read+write) hits 
system.cpu0.icache.overall_hits::cpu0.inst;10077954;2515113;229019;338253;3165013;37576;number of overall hits 
system.cpu0.icache.overall_hits::total;10077954;2515113;229019;338253;3165013;37576;number of overall hits 
system.cpu0.icache.ReadReq_misses::cpu0.inst;831191;256425;8871;14582;26011;3934;number of ReadReq misses 
system.cpu0.icache.ReadReq_misses::total;831191;256425;8871;14582;26011;3934;number of ReadReq misses 
system.cpu0.icache.demand_misses::cpu0.inst;831191;256425;8871;14582;26011;3934;number of demand (read+write) misses 
system.cpu0.icache.demand_misses::total;831191;256425;8871;14582;26011;3934;number of demand (read+write) misses 
system.cpu0.icache.overall_misses::cpu0.inst;831191;256425;8871;14582;26011;3934;number of overall misses 
system.cpu0.icache.overall_misses::total;831191;256425;8871;14582;26011;3934;number of overall misses 
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst;77821968712;24367763695;842936497;1379288995;2522193441;370308249;number of ReadReq miss cycles 
system.cpu0.icache.ReadReq_miss_latency::total;77821968712;24367763695;842936497;1379288995;2522193441;370308249;number of ReadReq miss cycles 
system.cpu0.icache.demand_miss_latency::cpu0.inst;77821968712;24367763695;842936497;1379288995;2522193441;370308249;number of demand (read+write) miss cycles 
system.cpu0.icache.demand_miss_latency::total;77821968712;24367763695;842936497;1379288995;2522193441;370308249;number of demand (read+write) miss cycles 
system.cpu0.icache.overall_miss_latency::cpu0.inst;77821968712;24367763695;842936497;1379288995;2522193441;370308249;number of overall miss cycles 
system.cpu0.icache.overall_miss_latency::total;77821968712;24367763695;842936497;1379288995;2522193441;370308249;number of overall miss cycles 
system.cpu0.icache.ReadReq_accesses::cpu0.inst;10909145;2771538;237890;352835;3191024;41510;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.ReadReq_accesses::total;10909145;2771538;237890;352835;3191024;41510;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.demand_accesses::cpu0.inst;10909145;2771538;237890;352835;3191024;41510;number of demand (read+write) accesses 
system.cpu0.icache.demand_accesses::total;10909145;2771538;237890;352835;3191024;41510;number of demand (read+write) accesses 
system.cpu0.icache.overall_accesses::cpu0.inst;10909145;2771538;237890;352835;3191024;41510;number of overall (read+write) accesses 
system.cpu0.icache.overall_accesses::total;10909145;2771538;237890;352835;3191024;41510;number of overall (read+write) accesses 
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst;0.076192;0.092521;0.037290;0.041328;0.008151;0.094772;miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_miss_rate::total;0.076192;0.092521;0.037290;0.041328;0.008151;0.094772;miss rate for ReadReq accesses 
system.cpu0.icache.demand_miss_rate::cpu0.inst;0.076192;0.092521;0.037290;0.041328;0.008151;0.094772;miss rate for demand accesses 
system.cpu0.icache.demand_miss_rate::total;0.076192;0.092521;0.037290;0.041328;0.008151;0.094772;miss rate for demand accesses 
system.cpu0.icache.overall_miss_rate::cpu0.inst;0.076192;0.092521;0.037290;0.041328;0.008151;0.094772;miss rate for overall accesses 
system.cpu0.icache.overall_miss_rate::total;0.076192;0.092521;0.037290;0.041328;0.008151;0.094772;miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst;93627.058897;95028.814254;95021.586856;94588.464888;96966.415786;94130.210727;average ReadReq miss latency 
system.cpu0.icache.ReadReq_avg_miss_latency::total;93627.058897;95028.814254;95021.586856;94588.464888;96966.415786;94130.210727;average ReadReq miss latency 
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst;93627.058897;95028.814254;95021.586856;94588.464888;96966.415786;94130.210727;average overall miss latency 
system.cpu0.icache.demand_avg_miss_latency::total;93627.058897;95028.814254;95021.586856;94588.464888;96966.415786;94130.210727;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst;93627.058897;95028.814254;95021.586856;94588.464888;96966.415786;94130.210727;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::total;93627.058897;95028.814254;95021.586856;94588.464888;96966.415786;94130.210727;average overall miss latency 
system.cpu0.icache.blocked_cycles::no_mshrs;1;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_mshrs;1;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_mshrs;1;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst;10479;1230;134;212;264;68;number of ReadReq MSHR hits 
system.cpu0.icache.ReadReq_mshr_hits::total;10479;1230;134;212;264;68;number of ReadReq MSHR hits 
system.cpu0.icache.demand_mshr_hits::cpu0.inst;10479;1230;134;212;264;68;number of demand (read+write) MSHR hits 
system.cpu0.icache.demand_mshr_hits::total;10479;1230;134;212;264;68;number of demand (read+write) MSHR hits 
system.cpu0.icache.overall_mshr_hits::cpu0.inst;10479;1230;134;212;264;68;number of overall MSHR hits 
system.cpu0.icache.overall_mshr_hits::total;10479;1230;134;212;264;68;number of overall MSHR hits 
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst;820712;255195;8737;14370;25747;3866;number of ReadReq MSHR misses 
system.cpu0.icache.ReadReq_mshr_misses::total;820712;255195;8737;14370;25747;3866;number of ReadReq MSHR misses 
system.cpu0.icache.demand_mshr_misses::cpu0.inst;820712;255195;8737;14370;25747;3866;number of demand (read+write) MSHR misses 
system.cpu0.icache.demand_mshr_misses::total;820712;255195;8737;14370;25747;3866;number of demand (read+write) MSHR misses 
system.cpu0.icache.overall_mshr_misses::cpu0.inst;820712;255195;8737;14370;25747;3866;number of overall MSHR misses 
system.cpu0.icache.overall_mshr_misses::total;820712;255195;8737;14370;25747;3866;number of overall MSHR misses 
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst;56583858536;17851595302;612352003;1000769505;1846914308;268977001;number of ReadReq MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_latency::total;56583858536;17851595302;612352003;1000769505;1846914308;268977001;number of ReadReq MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst;56583858536;17851595302;612352003;1000769505;1846914308;268977001;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::total;56583858536;17851595302;612352003;1000769505;1846914308;268977001;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst;56583858536;17851595302;612352003;1000769505;1846914308;268977001;number of overall MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::total;56583858536;17851595302;612352003;1000769505;1846914308;268977001;number of overall MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst;0.075232;0.092077;0.036727;0.040727;0.008069;0.093134;mshr miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_mshr_miss_rate::total;0.075232;0.092077;0.036727;0.040727;0.008069;0.093134;mshr miss rate for ReadReq accesses 
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst;0.075232;0.092077;0.036727;0.040727;0.008069;0.093134;mshr miss rate for demand accesses 
system.cpu0.icache.demand_mshr_miss_rate::total;0.075232;0.092077;0.036727;0.040727;0.008069;0.093134;mshr miss rate for demand accesses 
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst;0.075232;0.092077;0.036727;0.040727;0.008069;0.093134;mshr miss rate for overall accesses 
system.cpu0.icache.overall_mshr_miss_rate::total;0.075232;0.092077;0.036727;0.040727;0.008069;0.093134;mshr miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst;68944.841231;69952.762797;70087.215635;69642.971816;71733.184759;69575.013192;average ReadReq mshr miss latency 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total;68944.841231;69952.762797;70087.215635;69642.971816;71733.184759;69575.013192;average ReadReq mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst;68944.841231;69952.762797;70087.215635;69642.971816;71733.184759;69575.013192;average overall mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::total;68944.841231;69952.762797;70087.215635;69642.971816;71733.184759;69575.013192;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst;68944.841231;69952.762797;70087.215635;69642.971816;71733.184759;69575.013192;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::total;68944.841231;69952.762797;70087.215635;69642.971816;71733.184759;69575.013192;average overall mshr miss latency 
system.cpu0.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.dcache.tags.replacements;2484941;93081;11689;16631;142926;4755;number of replacements 
system.cpu0.dcache.tags.tagsinuse;1001.482579;946.387814;740.565141;786.533529;1014.742943;944.750273;Cycle average of tags in use 
system.cpu0.dcache.tags.total_refs;13024990;5485348;283607;518497;6428683;88053;Total number of references to valid blocks. 
system.cpu0.dcache.tags.sampled_refs;2484941;93081;11689;16631;142926;5574;Sample count of references to valid blocks. 
system.cpu0.dcache.tags.avg_refs;5.241569;58.930910;24.262726;31.176538;44.979101;15.797094;Average number of references to valid blocks. 
system.cpu0.dcache.tags.warmup_cycle;141192500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.dcache.tags.occ_blocks::cpu0.data;1001.482579;946.387814;740.565141;786.533529;1014.742943;944.750273;Average occupied blocks per requestor 
system.cpu0.dcache.tags.occ_percent::cpu0.data;0.978010;0.924207;0.723208;0.768099;0.990960;0.922608;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_percent::total;0.978010;0.924207;0.723208;0.768099;0.990960;0.922608;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_task_id_blocks::1024;829;808;1024;1024;1024;819;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::3;35;807;13;18;21;818;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::4;794;1;1;1;1;;Occupied blocks per task id 
system.cpu0.dcache.tags.occ_task_id_percent::1024;0.809570;0.789062;1;1;1;0.799805;Percentage of cache occupancy per task id 
system.cpu0.dcache.tags.tag_accesses;36593891;11724904;727497;1243112;13768590;161413;Number of tag accesses 
system.cpu0.dcache.tags.data_accesses;36593891;11724904;727497;1243112;13768590;161413;Number of data accesses 
system.cpu0.dcache.ReadReq_hits::cpu0.data;8805206;3659096;196197;337042;5714151;36276;number of ReadReq hits 
system.cpu0.dcache.ReadReq_hits::total;8805206;3659096;196197;337042;5714151;36276;number of ReadReq hits 
system.cpu0.dcache.WriteReq_hits::cpu0.data;3895795;1604976;88865;179821;697934;18199;number of WriteReq hits 
system.cpu0.dcache.WriteReq_hits::total;3895795;1604976;88865;179821;697934;18199;number of WriteReq hits 
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data;150870;38634;3176;3979;6367;585;number of LoadLockedReq hits 
system.cpu0.dcache.LoadLockedReq_hits::total;150870;38634;3176;3979;6367;585;number of LoadLockedReq hits 
system.cpu0.dcache.StoreCondReq_hits::cpu0.data;179831;25391;2405;3328;5464;654;number of StoreCondReq hits 
system.cpu0.dcache.StoreCondReq_hits::total;179831;25391;2405;3328;5464;654;number of StoreCondReq hits 
system.cpu0.dcache.demand_hits::cpu0.data;12701001;5264072;285062;516863;6412085;54475;number of demand (read+write) hits 
system.cpu0.dcache.demand_hits::total;12701001;5264072;285062;516863;6412085;54475;number of demand (read+write) hits 
system.cpu0.dcache.overall_hits::cpu0.data;12701001;5264072;285062;516863;6412085;54475;number of overall hits 
system.cpu0.dcache.overall_hits::total;12701001;5264072;285062;516863;6412085;54475;number of overall hits 
system.cpu0.dcache.ReadReq_misses::cpu0.data;2984969;208898;14088;21307;108412;8170;number of ReadReq misses 
system.cpu0.dcache.ReadReq_misses::total;2984969;208898;14088;21307;108412;8170;number of ReadReq misses 
system.cpu0.dcache.WriteReq_misses::cpu0.data;985947;194081;52017;66407;276136;14232;number of WriteReq misses 
system.cpu0.dcache.WriteReq_misses::total;985947;194081;52017;66407;276136;14232;number of WriteReq misses 
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data;18189;19852;404;541;1596;160;number of LoadLockedReq misses 
system.cpu0.dcache.LoadLockedReq_misses::total;18189;19852;404;541;1596;160;number of LoadLockedReq misses 
system.cpu0.dcache.StoreCondReq_misses::cpu0.data;14449;23837;303;347;1399;32;number of StoreCondReq misses 
system.cpu0.dcache.StoreCondReq_misses::total;14449;23837;303;347;1399;32;number of StoreCondReq misses 
system.cpu0.dcache.demand_misses::cpu0.data;3970916;402979;66105;87714;384548;22402;number of demand (read+write) misses 
system.cpu0.dcache.demand_misses::total;3970916;402979;66105;87714;384548;22402;number of demand (read+write) misses 
system.cpu0.dcache.overall_misses::cpu0.data;3970916;402979;66105;87714;384548;22402;number of overall misses 
system.cpu0.dcache.overall_misses::total;3970916;402979;66105;87714;384548;22402;number of overall misses 
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data;265391647393;16102663290;1370040242;1862370977;10071380026;716784240;number of ReadReq miss cycles 
system.cpu0.dcache.ReadReq_miss_latency::total;265391647393;16102663290;1370040242;1862370977;10071380026;716784240;number of ReadReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data;76923689800;14898100904;5102764253;6271386580;27978826942;1346750992;number of WriteReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::total;76923689800;14898100904;5102764253;6271386580;27978826942;1346750992;number of WriteReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data;1467712980;1252810734;31767500;47070750;128740750;14897000;number of LoadLockedReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::total;1467712980;1252810734;31767500;47070750;128740750;14897000;number of LoadLockedReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data;868047698;1445734848;18219944;20669904;82385570;1884989;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::total;868047698;1445734848;18219944;20669904;82385570;1884989;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data;226000;2500000;;;720000;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::total;226000;2500000;;;720000;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.demand_miss_latency::cpu0.data;342315337193;31000764194;6472804495;8133757557;38050206968;2063535232;number of demand (read+write) miss cycles 
system.cpu0.dcache.demand_miss_latency::total;342315337193;31000764194;6472804495;8133757557;38050206968;2063535232;number of demand (read+write) miss cycles 
system.cpu0.dcache.overall_miss_latency::cpu0.data;342315337193;31000764194;6472804495;8133757557;38050206968;2063535232;number of overall miss cycles 
system.cpu0.dcache.overall_miss_latency::total;342315337193;31000764194;6472804495;8133757557;38050206968;2063535232;number of overall miss cycles 
system.cpu0.dcache.ReadReq_accesses::cpu0.data;11790175;3867994;210285;358349;5822563;44446;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.ReadReq_accesses::total;11790175;3867994;210285;358349;5822563;44446;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::cpu0.data;4881742;1799057;140882;246228;974070;32431;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::total;4881742;1799057;140882;246228;974070;32431;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data;169059;58486;3580;4520;7963;745;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::total;169059;58486;3580;4520;7963;745;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data;194280;49228;2708;3675;6863;686;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::total;194280;49228;2708;3675;6863;686;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.demand_accesses::cpu0.data;16671917;5667051;351167;604577;6796633;76877;number of demand (read+write) accesses 
system.cpu0.dcache.demand_accesses::total;16671917;5667051;351167;604577;6796633;76877;number of demand (read+write) accesses 
system.cpu0.dcache.overall_accesses::cpu0.data;16671917;5667051;351167;604577;6796633;76877;number of overall (read+write) accesses 
system.cpu0.dcache.overall_accesses::total;16671917;5667051;351167;604577;6796633;76877;number of overall (read+write) accesses 
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data;0.253174;0.054007;0.066995;0.059459;0.018619;0.183819;miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_miss_rate::total;0.253174;0.054007;0.066995;0.059459;0.018619;0.183819;miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data;0.201966;0.107879;0.369224;0.269697;0.283487;0.438839;miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::total;0.201966;0.107879;0.369224;0.269697;0.283487;0.438839;miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data;0.107590;0.339432;0.112849;0.119690;0.200427;0.214765;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::total;0.107590;0.339432;0.112849;0.119690;0.200427;0.214765;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data;0.074372;0.484216;0.111891;0.094422;0.203847;0.046647;miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::total;0.074372;0.484216;0.111891;0.094422;0.203847;0.046647;miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_miss_rate::cpu0.data;0.238180;0.071109;0.188244;0.145083;0.056579;0.291401;miss rate for demand accesses 
system.cpu0.dcache.demand_miss_rate::total;0.238180;0.071109;0.188244;0.145083;0.056579;0.291401;miss rate for demand accesses 
system.cpu0.dcache.overall_miss_rate::cpu0.data;0.238180;0.071109;0.188244;0.145083;0.056579;0.291401;miss rate for overall accesses 
system.cpu0.dcache.overall_miss_rate::total;0.238180;0.071109;0.188244;0.145083;0.056579;0.291401;miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data;88909.347934;77083.855709;97248.739495;87406.531985;92899.125798;87733.689106;average ReadReq miss latency 
system.cpu0.dcache.ReadReq_avg_miss_latency::total;88909.347934;77083.855709;97248.739495;87406.531985;92899.125798;87733.689106;average ReadReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data;78020.106355;76762.284325;98098.011285;94438.637192;101322.634289;94628.372119;average WriteReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::total;78020.106355;76762.284325;98098.011285;94438.637192;101322.634289;94628.372119;average WriteReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data;80692.340426;63107.532440;78632.425743;87006.931608;80664.630326;93106.250000;average LoadLockedReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total;80692.340426;63107.532440;78632.425743;87006.931608;80664.630326;93106.250000;average LoadLockedReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data;60076.662606;60650.872509;60131.828383;59567.446686;58888.899214;58905.906250;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total;60076.662606;60650.872509;60131.828383;59567.446686;58888.899214;58905.906250;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data;86205.635474;76928.981892;97917.018304;92730.437068;98947.873784;92113.884117;average overall miss latency 
system.cpu0.dcache.demand_avg_miss_latency::total;86205.635474;76928.981892;97917.018304;92730.437068;98947.873784;92113.884117;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data;86205.635474;76928.981892;97917.018304;92730.437068;98947.873784;92113.884117;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::total;86205.635474;76928.981892;97917.018304;92730.437068;98947.873784;92113.884117;average overall miss latency 
system.cpu0.dcache.blocked_cycles::no_mshrs;28741;13019;3843;3835;14057;995;number of cycles access was blocked 
system.cpu0.dcache.blocked_cycles::no_targets;285;43;3;0;31;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_mshrs;6048;3171;794;728;2688;251;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_targets;133;13;1;0;8;0;number of cycles access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_mshrs;4.752149;4.105645;4.840050;5.267857;5.229539;3.964143;average number of cycles each access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_targets;2.142857;3.307692;3;nan;3.875000;nan;average number of cycles each access was blocked 
system.cpu0.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.dcache.writebacks::writebacks;281038;47281;7206;10143;93479;2847;number of writebacks 
system.cpu0.dcache.writebacks::total;281038;47281;7206;10143;93479;2847;number of writebacks 
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data;656822;89093;8520;12855;47999;5513;number of ReadReq MSHR hits 
system.cpu0.dcache.ReadReq_mshr_hits::total;656822;89093;8520;12855;47999;5513;number of ReadReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data;778955;106336;44659;56900;189852;12115;number of WriteReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::total;778955;106336;44659;56900;189852;12115;number of WriteReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data;3262;1047;97;134;221;48;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::total;3262;1047;97;134;221;48;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.demand_mshr_hits::cpu0.data;1435777;195429;53179;69755;237851;17628;number of demand (read+write) MSHR hits 
system.cpu0.dcache.demand_mshr_hits::total;1435777;195429;53179;69755;237851;17628;number of demand (read+write) MSHR hits 
system.cpu0.dcache.overall_mshr_hits::cpu0.data;1435777;195429;53179;69755;237851;17628;number of overall MSHR hits 
system.cpu0.dcache.overall_mshr_hits::total;1435777;195429;53179;69755;237851;17628;number of overall MSHR hits 
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data;2328147;119805;5568;8452;60413;2657;number of ReadReq MSHR misses 
system.cpu0.dcache.ReadReq_mshr_misses::total;2328147;119805;5568;8452;60413;2657;number of ReadReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data;206992;87745;7358;9507;86284;2117;number of WriteReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::total;206992;87745;7358;9507;86284;2117;number of WriteReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data;14927;18805;307;407;1375;112;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::total;14927;18805;307;407;1375;112;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data;14439;23694;302;347;1393;32;number of StoreCondReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::total;14439;23694;302;347;1393;32;number of StoreCondReq MSHR misses 
system.cpu0.dcache.demand_mshr_misses::cpu0.data;2535139;207550;12926;17959;146697;4774;number of demand (read+write) MSHR misses 
system.cpu0.dcache.demand_mshr_misses::total;2535139;207550;12926;17959;146697;4774;number of demand (read+write) MSHR misses 
system.cpu0.dcache.overall_mshr_misses::cpu0.data;2535139;207550;12926;17959;146697;4774;number of overall MSHR misses 
system.cpu0.dcache.overall_mshr_misses::total;2535139;207550;12926;17959;146697;4774;number of overall MSHR misses 
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data;153609154762;6933968327;418775001;601812503;4696256086;189896251;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_miss_latency::total;153609154762;6933968327;418775001;601812503;4696256086;189896251;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data;13165287614;4173307839;536892248;660891053;6881027649;152396775;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::total;13165287614;4173307839;536892248;660891053;6881027649;152396775;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data;814993269;770395763;15866250;23901750;76292250;7789500;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total;814993269;770395763;15866250;23901750;76292250;7789500;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data;514495302;891103152;10965056;11987096;47241430;1060011;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total;514495302;891103152;10965056;11987096;47241430;1060011;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data;160000;1730000;;;500000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total;160000;1730000;;;500000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data;166774442376;11107276166;955667249;1262703556;11577283735;342293026;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::total;166774442376;11107276166;955667249;1262703556;11577283735;342293026;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data;166774442376;11107276166;955667249;1262703556;11577283735;342293026;number of overall MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::total;166774442376;11107276166;955667249;1262703556;11577283735;342293026;number of overall MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data;1143552000;887641000;777482000;838425000;689700000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total;1143552000;887641000;777482000;838425000;689700000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data;2277508000;957905000;289521000;322523000;341234000;1980000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total;2277508000;957905000;289521000;322523000;341234000;1980000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data;3421060000;1845546000;1067003000;1160948000;1030934000;1980000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::total;3421060000;1845546000;1067003000;1160948000;1030934000;1980000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data;0.197465;0.030973;0.026478;0.023586;0.010376;0.059780;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_mshr_miss_rate::total;0.197465;0.030973;0.026478;0.023586;0.010376;0.059780;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data;0.042401;0.048773;0.052228;0.038611;0.088581;0.065277;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::total;0.042401;0.048773;0.052228;0.038611;0.088581;0.065277;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data;0.088295;0.321530;0.085754;0.090044;0.172674;0.150336;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total;0.088295;0.321530;0.085754;0.090044;0.172674;0.150336;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data;0.074321;0.481311;0.111521;0.094422;0.202972;0.046647;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total;0.074321;0.481311;0.111521;0.094422;0.202972;0.046647;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data;0.152060;0.036624;0.036809;0.029705;0.021584;0.062099;mshr miss rate for demand accesses 
system.cpu0.dcache.demand_mshr_miss_rate::total;0.152060;0.036624;0.036809;0.029705;0.021584;0.062099;mshr miss rate for demand accesses 
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data;0.152060;0.036624;0.036809;0.029705;0.021584;0.062099;mshr miss rate for overall accesses 
system.cpu0.dcache.overall_mshr_miss_rate::total;0.152060;0.036624;0.036809;0.029705;0.021584;0.062099;mshr miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data;65979.147692;57877.119711;75211.027478;71203.561642;77735.852979;71470.173504;average ReadReq mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total;65979.147692;57877.119711;75211.027478;71203.561642;77735.852979;71470.173504;average ReadReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data;63602.881338;47561.773765;72967.144333;69516.256758;79748.593586;71987.139821;average WriteReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total;63602.881338;47561.773765;72967.144333;69516.256758;79748.593586;71987.139821;average WriteReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data;54598.597776;40967.602393;51681.596091;58726.658477;55485.272727;69549.107143;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total;54598.597776;40967.602393;51681.596091;58726.658477;55485.272727;69549.107143;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data;35632.336173;37608.810332;36308.132450;34544.945245;33913.445800;33125.343750;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total;35632.336173;37608.810332;36308.132450;34544.945245;33913.445800;33125.343750;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data;65785.127512;53516.146307;73933.718784;70310.348906;78919.703436;71699.418936;average overall mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::total;65785.127512;53516.146307;73933.718784;70310.348906;78919.703436;71699.418936;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data;65785.127512;53516.146307;73933.718784;70310.348906;78919.703436;71699.418936;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::total;65785.127512;53516.146307;73933.718784;70310.348906;78919.703436;71699.418936;average overall mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.branchPred.lookups;3486381;148509;15953;341686;3934859;45546;Number of BP lookups 
system.cpu1.branchPred.condPredicted;3074950;118121;12469;315825;3873378;38300;Number of conditional branches predicted 
system.cpu1.branchPred.condIncorrect;56785;3895;477;16303;7181;1368;Number of conditional branches incorrect 
system.cpu1.branchPred.BTBLookups;1555159;77494;11483;295997;1428347;29290;Number of BTB lookups 
system.cpu1.branchPred.BTBHits;586165;49871;6041;254369;1097750;17867;Number of BTB hits 
system.cpu1.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu1.branchPred.BTBHitPct;37.691644;64.354660;52.608203;85.936344;76.854574;61.000341;BTB Hit Percentage 
system.cpu1.branchPred.usedRAS;148146;11402;1290;9395;21212;2563;Number of times the RAS was used to get a target. 
system.cpu1.branchPred.RASInCorrect;6903;656;65;357;852;121;Number of incorrect RAS predictions. 
system.cpu1.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu1.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu1.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu1.dtb.read_hits;1494066;116860;13209;481548;5518125;29647;DTB read hits 
system.cpu1.dtb.read_misses;18285;2019;92;1536;58954;1027;DTB read misses 
system.cpu1.dtb.read_acv;10;25;0;24;24;26;DTB read access violations 
system.cpu1.dtb.read_accesses;213050;4254;92;395850;5339998;3252;DTB read accesses 
system.cpu1.dtb.write_hits;824149;63964;6870;224464;1188451;15110;DTB write hits 
system.cpu1.dtb.write_misses;6405;706;38;318;316707;296;DTB write misses 
system.cpu1.dtb.write_acv;50;22;0;19;19;20;DTB write access violations 
system.cpu1.dtb.write_accesses;91477;1808;38;174635;1246038;1395;DTB write accesses 
system.cpu1.dtb.data_hits;2318215;180824;20079;706012;6706576;44757;DTB hits 
system.cpu1.dtb.data_misses;24690;2725;130;1854;375661;1323;DTB misses 
system.cpu1.dtb.data_acv;60;47;0;43;43;46;DTB access violations 
system.cpu1.dtb.data_accesses;304527;6062;130;570485;6586036;4647;DTB accesses 
system.cpu1.itb.fetch_hits;511360;17876;1366;382508;2699152;7389;ITB hits 
system.cpu1.itb.fetch_misses;3834;4929;580;2141;7968;621;ITB misses 
system.cpu1.itb.fetch_acv;114;7;0;30;20;5;ITB acv 
system.cpu1.itb.fetch_accesses;515194;22805;1946;384649;2707120;8010;ITB accesses 
system.cpu1.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu1.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu1.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu1.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu1.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu1.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu1.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu1.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu1.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu1.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu1.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu1.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu1.numCycles;7756750;669253;69760;1380847;32467362;187752;number of cpu cycles simulated 
system.cpu1.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu1.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu1.fetch.icacheStallCycles;2133839;152721;15677;516912;3211649;49214;Number of cycles fetch is stalled on an Icache miss 
system.cpu1.fetch.Insts;11553789;753254;78493;2830307;32874208;236761;Number of instructions fetch has processed 
system.cpu1.fetch.Branches;3486381;148509;15953;341686;3934859;45546;Number of branches that fetch encountered 
system.cpu1.fetch.predictedBranches;734311;61273;7331;263764;1118962;20430;Number of branches that fetch has predicted taken 
system.cpu1.fetch.Cycles;5261868;279764;24986;752857;28600664;115945;Number of cycles fetch has run and was not squashing or blocked 
system.cpu1.fetch.SquashCycles;260348;21194;2274;39926;474744;5998;Number of cycles fetch has spent squashing 
system.cpu1.fetch.TlbCycles;34;;;177;3;59;Number of cycles fetch has spent waiting for tlb 
system.cpu1.fetch.MiscStallCycles;41757;3790;440;1749;38748;220;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu1.fetch.PendingTrapStallCycles;96243;215359;26696;86825;376517;18939;Number of stall cycles due to pending traps 
system.cpu1.fetch.PendingQuiesceStallCycles;84775;6473;765;1587;1197;155;Number of stall cycles due to pending quiesce instructions 
system.cpu1.fetch.CacheLines;1411606;96500;10479;449023;2873486;30874;Number of cache lines fetched 
system.cpu1.fetch.IcacheSquashes;41035;1927;179;4378;3695;722;Number of outstanding Icache misses that were squashed 
system.cpu1.fetch.ItlbSquashes;1;;;2;;;Number of outstanding ITLB misses that were squashed 
system.cpu1.fetch.rateDist::samples;7748690;668704;69701;1380070;32466150;187531;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::mean;1.491064;1.126439;1.126139;2.050843;1.012569;1.262517;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::stdev;2.826768;2.474687;2.444192;2.744723;2.486543;2.553695;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::0;5736482;529589;54601;827386;27148210;142217;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::1;130887;9489;1107;10426;160681;2712;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::2;197796;16628;2168;37593;306516;7698;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::3;146725;9687;1176;12754;911603;2470;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::4;274532;23224;2547;199321;221130;7706;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::5;103383;6892;935;19863;262303;1783;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::6;120377;12077;882;182591;155078;5310;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::7;58234;7314;913;6800;165849;1436;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::8;980274;53804;5372;83336;3134780;16199;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::total;7748690;668704;69701;1380070;32466150;187531;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.branchRate;0.449464;0.221903;0.228684;0.247447;0.121194;0.242586;Number of branch fetches per cycle 
system.cpu1.fetch.rate;1.489514;1.125515;1.125186;2.049689;1.012531;1.261031;Number of inst fetches per cycle 
system.cpu1.decode.IdleCycles;1793992;149686;15871;414970;2424312;44086;Number of cycles decode is idle 
system.cpu1.decode.BlockedCycles;4272173;389504;39523;469560;26130341;103555;Number of cycles decode is blocked 
system.cpu1.decode.RunCycles;1411996;109954;12317;402654;2162894;33145;Number of cycles decode is running 
system.cpu1.decode.UnblockCycles;146940;9403;881;73549;1512039;3868;Number of cycles decode is unblocking 
system.cpu1.decode.SquashCycles;123588;10157;1109;19337;236564;2877;Number of cycles decode is squashing 
system.cpu1.decode.BranchResolved;105637;7429;871;7094;15421;1973;Number of times decode resolved a branch 
system.cpu1.decode.BranchMispred;8560;446;29;647;819;130;Number of times decode detected a branch misprediction 
system.cpu1.decode.DecodedInsts;8664563;661060;71765;2677809;25352227;196114;Number of instructions handled by decode 
system.cpu1.decode.SquashedInsts;29539;2361;161;2344;3923;367;Number of squashed instructions handled by decode 
system.cpu1.rename.SquashCycles;123588;10157;1109;19337;236564;2877;Number of cycles rename is squashing 
system.cpu1.rename.IdleCycles;1913949;159479;16891;452295;2784061;46959;Number of cycles rename is idle 
system.cpu1.rename.BlockCycles;169083;9007;1037;26212;9250238;3616;Number of cycles rename is blocking 
system.cpu1.rename.serializeStallCycles;3688848;342639;35102;221052;9045824;87881;count of cycles rename stalled for serializing inst 
system.cpu1.rename.RunCycles;1441723;109754;12178;436419;2836094;34345;Number of cycles rename is running 
system.cpu1.rename.UnblockCycles;411497;37668;3384;224755;8313369;11853;Number of cycles rename is unblocking 
system.cpu1.rename.RenamedInsts;8033744;626325;68172;2595068;24257225;184062;Number of instructions processed by rename 
system.cpu1.rename.ROBFullEvents;344;;;5508;2;;Number of times rename has blocked due to ROB full 
system.cpu1.rename.IQFullEvents;21512;532;156;8548;4691608;306;Number of times rename has blocked due to IQ full 
system.cpu1.rename.LQFullEvents;5543;173;;172041;1684798;106;Number of times rename has blocked due to LQ full 
system.cpu1.rename.SQFullEvents;17833;2132;25;2332;50264;1402;Number of times rename has blocked due to SQ full 
system.cpu1.rename.RenamedOperands;5463609;422788;46270;2022431;18802332;125880;Number of destination operands rename has renamed 
system.cpu1.rename.RenameLookups;9612314;734497;80988;3561473;31157747;217477;Number of register rename lookups that rename has made 
system.cpu1.rename.int_rename_lookups;9596664;733801;80954;2581024;20316362;217210;Number of integer rename lookups 
system.cpu1.rename.fp_rename_lookups;11612;337;;979973;10840745;185;Number of floating rename lookups 
system.cpu1.rename.CommittedMaps;4515993;364378;39826;1785711;11958763;102538;Number of HB maps that are committed 
system.cpu1.rename.UndoneMaps;947616;58410;6444;236720;6843569;23342;Number of HB maps that are undone due to squashing 
system.cpu1.rename.serializingInsts;412371;36012;3324;23639;1396476;10514;count of serializing insts renamed 
system.cpu1.rename.tempSerializingInsts;20151;2149;196;1927;4889;780;count of temporary serializing insts renamed 
system.cpu1.rename.skidInsts;1493109;118405;11677;428470;9981864;30855;count of insts added to the skid buffer 
system.cpu1.memDep0.insertedLoads;1602474;124962;13922;510002;5667030;33263;Number of loads inserted to the mem dependence unit. 
system.cpu1.memDep0.insertedStores;917693;71755;7758;239525;1692546;16753;Number of stores inserted to the mem dependence unit. 
system.cpu1.memDep0.conflictingLoads;284834;26766;3459;200663;500769;6541;Number of conflicting loads. 
system.cpu1.memDep0.conflictingStores;154749;16264;1974;184322;360593;2926;Number of conflicting stores. 
system.cpu1.iq.iqInstsAdded;7175843;559232;60832;2463065;22081243;165325;Number of instructions added to the IQ (excludes non-spec) 
system.cpu1.iq.iqNonSpecInstsAdded;528060;42515;4767;21527;1017780;7315;Number of non-speculative instructions added to the IQ 
system.cpu1.iq.iqInstsIssued;6915730;546330;59806;2395260;21550253;158643;Number of instructions issued 
system.cpu1.iq.iqSquashedInstsIssued;21272;1992;225;1151;3702;380;Number of squashed instructions issued 
system.cpu1.iq.iqSquashedInstsExamined;1480407;100554;11124;216236;9210663;30868;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu1.iq.iqSquashedOperandsExamined;669486;43454;4419;141118;1771772;16402;Number of squashed operands that are examined and possibly removed from graph 
system.cpu1.iq.iqSquashedNonSpecRemoved;419999;32534;3555;14758;998067;5087;Number of squashed non-spec instructions that were removed 
system.cpu1.iq.issued_per_cycle::samples;7748690;668704;69701;1380070;32466150;187531;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::mean;0.892503;0.816998;0.858036;1.735608;0.663776;0.845956;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::stdev;1.503408;1.445823;1.453074;1.683228;1.319918;1.459618;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::0;4805806;434576;43334;433775;21268807;123559;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::1;1245136;99096;11763;279973;6585856;22093;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::2;631985;49472;5639;248607;2580987;13660;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::3;422691;34636;3567;197651;735118;13145;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::4;328311;28665;2822;138631;269119;9726;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::5;151388;10888;1355;41675;392650;2622;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::6;97296;6104;697;23611;170327;1736;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::7;44025;3478;373;8621;170907;555;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::8;22052;1789;151;7526;292379;435;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::total;7748690;668704;69701;1380070;32466150;187531;Number of insts issued each cycle 
system.cpu1.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntAlu;11206;643;79;695;1862;111;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatAdd;0;0;0;0;2;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatMult;0;0;0;3427;9;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatDiv;0;0;0;81;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemRead;97893;9568;957;8243;124814;2986;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemWrite;69550;6197;573;5089;25729;1825;attempts to use FU when none available 
system.cpu1.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.FU_type_0::No_OpClass;1121;6;0;384;7;6;Type of FU issued 
system.cpu1.iq.FU_type_0::IntAlu;4213242;329629;36196;1302285;7070217;102623;Type of FU issued 
system.cpu1.iq.FU_type_0::IntMult;21973;1634;210;1316;3720;138;Type of FU issued 
system.cpu1.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatAdd;3208;33;0;183031;3212624;26;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCvt;0;0;0;607;9;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatMult;0;0;0;172682;3015776;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatDiv;560;3;0;1846;3;3;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::MemRead;1561502;123715;13929;491954;5599330;33056;Type of FU issued 
system.cpu1.iq.FU_type_0::MemWrite;856188;66671;7181;226253;1511061;15844;Type of FU issued 
system.cpu1.iq.FU_type_0::IprAccess;257936;24639;2290;14902;1137506;6947;Type of FU issued 
system.cpu1.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::total;6915730;546330;59806;2395260;21550253;158643;Type of FU issued 
system.cpu1.iq.rate;0.891576;0.816328;0.857311;1.734631;0.663751;0.844960;Inst issue rate 
system.cpu1.iq.fu_busy_cnt;178649;16408;1609;17535;152416;4922;FU busy when requested 
system.cpu1.iq.fu_busy_rate;0.025832;0.030033;0.026904;0.007321;0.007073;0.031026;FU busy rate (busy events/executed inst) 
system.cpu1.iq.int_inst_queue_reads;21738840;1778470;191147;4370415;62999364;509377;Number of integer instruction queue reads 
system.cpu1.iq.int_inst_queue_writes;9178786;702883;76860;1684908;25924990;203347;Number of integer instruction queue writes 
system.cpu1.iq.int_inst_queue_wakeup_accesses;6714328;534723;58531;1462875;14673476;153144;Number of integer instruction queue wakeup accesses 
system.cpu1.iq.fp_inst_queue_reads;41231;1294;0;1818861;12723410;742;Number of floating instruction queue reads 
system.cpu1.iq.fp_inst_queue_writes;20023;635;0;1016520;6386609;401;Number of floating instruction queue writes 
system.cpu1.iq.fp_inst_queue_wakeup_accesses;19169;580;0;889118;6361062;313;Number of floating instruction queue wakeup accesses 
system.cpu1.iq.int_alu_accesses;7071351;562036;61415;1500931;15340805;163167;Number of integer alu accesses 
system.cpu1.iq.fp_alu_accesses;21907;696;0;911480;6361857;392;Number of floating point alu accesses 
system.cpu1.iew.lsq.thread0.forwLoads;68682;4994;414;3755;14391;652;Number of loads that had data forwarded from stores 
system.cpu1.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.squashedLoads;255300;17922;2030;57079;3387121;7622;Number of loads squashed 
system.cpu1.iew.lsq.thread0.ignoredResponses;309;21;2;31;40;21;Number of memory responses ignored because the instruction is squashed 
system.cpu1.iew.lsq.thread0.memOrderViolation;14623;1225;137;623;1926;241;Number of memory ordering violations 
system.cpu1.iew.lsq.thread0.squashedStores;148673;11100;1420;19303;958367;2492;Number of stores squashed 
system.cpu1.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu1.iew.lsq.thread0.rescheduledLoads;296;1;0;5;8;0;Number of loads that were rescheduled 
system.cpu1.iew.lsq.thread0.cacheBlocked;2902;304;0;542;2158;519;Number of times an access to memory failed due to the cache being blocked 
system.cpu1.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu1.iew.iewSquashCycles;123588;10157;1109;19337;236564;2877;Number of cycles IEW is squashing 
system.cpu1.iew.iewBlockCycles;161553;8394;943;19352;3112461;2995;Number of cycles IEW is blocking 
system.cpu1.iew.iewUnblockCycles;1642;185;4;1556;923134;123;Number of cycles IEW is unblocking 
system.cpu1.iew.iewDispatchedInsts;7823939;612323;66508;2498248;23385490;176862;Number of instructions dispatched to IQ 
system.cpu1.iew.iewDispSquashedInsts;18013;1828;213;4288;4812;1271;Number of squashed instructions skipped by dispatch 
system.cpu1.iew.iewDispLoadInsts;1602474;124962;13922;510002;5667030;33263;Number of dispatched load instructions 
system.cpu1.iew.iewDispStoreInsts;917693;71755;7758;239525;1692546;16753;Number of dispatched store instructions 
system.cpu1.iew.iewDispNonSpecInsts;492013;38864;4284;18062;1009242;6013;Number of dispatched non-speculative instructions 
system.cpu1.iew.iewIQFullEvents;462;94;2;235;346661;69;Number of times the IQ has become full, causing a stall 
system.cpu1.iew.iewLSQFullEvents;1151;88;0;1229;3964;50;Number of times the LSQ has become full, causing a stall 
system.cpu1.iew.memOrderViolationEvents;14623;1225;137;623;1926;241;Number of memory order violations 
system.cpu1.iew.predictedTakenIncorrect;25517;1919;312;16815;3924;797;Number of branches that were predicted taken incorrectly 
system.cpu1.iew.predictedNotTakenIncorrect;87980;7078;756;5284;122082;1586;Number of branches that were predicted not taken incorrectly 
system.cpu1.iew.branchMispredicts;113497;8997;1068;22099;126006;2383;Number of branch mispredicts detected at execute 
system.cpu1.iew.iewExecutedInsts;6797582;540625;58979;2372197;21514660;156684;Number of executed instructions 
system.cpu1.iew.iewExecLoadInsts;1514689;119478;13301;483942;5587791;31258;Number of load instructions executed 
system.cpu1.iew.iewExecSquashedInsts;118148;5705;827;23063;35593;1959;Number of squashed instructions skipped in execute 
system.cpu1.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu1.iew.exec_nop;120036;10576;909;13656;286467;4222;number of nop insts executed 
system.cpu1.iew.exec_refs;2349304;184643;20243;709168;7093600;46870;number of memory reference insts executed 
system.cpu1.iew.exec_branches;947186;73410;8256;264400;1052045;23537;Number of branches executed 
system.cpu1.iew.exec_stores;834615;65165;6942;225226;1505809;15612;Number of stores executed 
system.cpu1.iew.exec_rate;0.876344;0.807804;0.845456;1.717929;0.662655;0.834526;Inst execution rate 
system.cpu1.iew.wb_sent;6770563;538914;58764;2358901;21433522;155423;cumulative count of insts sent to commit 
system.cpu1.iew.wb_count;6733497;535303;58531;2351993;21034538;153457;cumulative count of insts written-back 
system.cpu1.iew.wb_producers;3323060;253473;29291;1235034;15874493;71739;num instructions producing a value 
system.cpu1.iew.wb_consumers;4433882;336568;39455;1374446;19206422;90517;num instructions consuming a value 
system.cpu1.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu1.iew.wb_rate;0.868082;0.799851;0.839034;1.703297;0.647867;0.817339;insts written-back per cycle 
system.cpu1.iew.wb_fanout;0.749470;0.753111;0.742390;0.898569;0.826520;0.792547;average fanout of values written-back 
system.cpu1.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu1.commit.commitSquashedInsts;1538389;105059;11913;220804;6829936;30500;The number of squashed insts skipped by commit 
system.cpu1.commit.commitNonSpecStalls;108061;9981;1212;6769;19713;2228;The number of times commit has been forced to stall to communicate backwards 
system.cpu1.commit.branchMispredicts;109130;8666;1005;18278;124441;2173;The number of times a branch was mispredicted 
system.cpu1.commit.committed_per_cycle::samples;7462515;650140;67658;1342008;31442827;181859;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::mean;0.836725;0.775075;0.805448;1.694117;0.450185;0.790503;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::stdev;1.737712;1.704538;1.675732;2.429964;1.045451;1.816094;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::0;5034740;453137;45774;719310;22630289;128894;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::1;1190183;99281;10938;210905;6377464;25785;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::2;412546;34316;3645;30085;1594208;11486;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::3;257169;18978;2615;16726;192641;3150;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::4;147844;9544;1174;132787;116469;1794;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::5;107854;8376;952;140955;95510;1409;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::6;62168;4724;556;4926;205512;1277;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::7;46453;3612;402;3726;11089;842;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::8;203558;18172;1602;82588;219645;7222;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::total;7462515;650140;67658;1342008;31442827;181859;Number of insts commited each cycle 
system.cpu1.commit.committedInsts;6244071;503907;54495;2273518;14155084;143760;Number of instructions committed 
system.cpu1.commit.committedOps;6244071;503907;54495;2273518;14155084;143760;Number of ops (including micro ops) committed 
system.cpu1.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu1.commit.refs;2116194;167695;18230;673145;3014088;39902;Number of memory references committed 
system.cpu1.commit.loads;1347174;107040;11892;452923;2279909;25641;Number of loads committed 
system.cpu1.commit.membars;29519;3068;439;2896;7356;1144;Number of memory barriers committed 
system.cpu1.commit.branches;862539;67845;7520;253786;628522;21083;Number of branches committed 
system.cpu1.commit.fp_insts;18568;563;0;886184;6359227;296;Number of committed floating point instructions. 
system.cpu1.commit.int_insts;5973340;481467;51986;1897132;7516420;137511;Number of committed integer instructions. 
system.cpu1.commit.function_calls;119642;9254;1115;6615;17114;1582;Number of function calls committed. 
system.cpu1.commit.op_class_0::No_OpClass;60791;5110;407;10302;271078;2897;Class of committed instruction 
system.cpu1.commit.op_class_0::IntAlu;3756518;301973;32949;1215196;3495084;92712;Class of committed instruction 
system.cpu1.commit.op_class_0::IntMult;18869;1372;180;1213;3284;121;Class of committed instruction 
system.cpu1.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatAdd;3173;32;0;182982;3211620;25;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCvt;0;0;0;600;5;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatMult;0;0;0;170376;3014860;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatDiv;560;3;0;1832;3;3;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::MemRead;1376693;110108;12331;455819;2287265;26785;Class of committed instruction 
system.cpu1.commit.op_class_0::MemWrite;769531;60671;6338;220296;734379;14270;Class of committed instruction 
system.cpu1.commit.op_class_0::IprAccess;257936;24638;2290;14902;1137506;6947;Class of committed instruction 
system.cpu1.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::total;6244071;503907;54495;2273518;14155084;143760;Class of committed instruction 
system.cpu1.commit.bw_lim_events;203558;18172;1602;82588;219645;7222;number cycles where commit BW limit reached 
system.cpu1.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu1.rob.rob_reads;14953242;1230382;131988;3745428;50768771;342152;The number of ROB reads 
system.cpu1.rob.rob_writes;15848004;1236315;134825;5026784;42993442;354286;The number of ROB writes 
system.cpu1.timesIdled;5309;435;45;208;297;53;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu1.idleCycles;8060;549;59;777;1212;221;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu1.quiesceCycles;300838857;23451995;2860340;4089317;2687234;496247;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu1.committedInsts;6184401;498803;54088;2263600;13884013;140869;Number of Instructions Simulated 
system.cpu1.committedOps;6184401;498803;54088;2263600;13884013;140869;Number of Ops (including micro ops) Simulated 
system.cpu1.cpi;1.254244;1.341718;1.289750;0.610023;2.338471;1.332813;CPI: Cycles Per Instruction 
system.cpu1.cpi_total;1.254244;1.341718;1.289750;0.610023;2.338471;1.332813;CPI: Total CPI of All Threads 
system.cpu1.ipc;0.797293;0.745313;0.775344;1.639284;0.427630;0.750293;IPC: Instructions Per Cycle 
system.cpu1.ipc_total;0.797293;0.745313;0.775344;1.639284;0.427630;0.750293;IPC: Total IPC of All Threads 
system.cpu1.int_regfile_reads;8617560;676645;74198;2397622;19271341;196639;number of integer regfile reads 
system.cpu1.int_regfile_writes;4934863;392701;43164;1146301;11960364;112222;number of integer regfile writes 
system.cpu1.fp_regfile_reads;11174;295;;883739;10818010;164;number of floating regfile reads 
system.cpu1.fp_regfile_writes;10669;307;;717851;6294646;171;number of floating regfile writes 
system.cpu1.misc_regfile_reads;893227;393935;36621;1317005;7404096;16459;number of misc regfile reads 
system.cpu1.misc_regfile_writes;171776;16445;1575;11370;473847;4702;number of misc regfile writes 
system.cpu1.icache.tags.replacements;87462;5994;537;8363;13339;2164;number of replacements 
system.cpu1.icache.tags.tagsinuse;480.237435;512;512;512;511.891710;512;Cycle average of tags in use 
system.cpu1.icache.tags.total_refs;1313624;91103;1024;445105;1082335;1817936;Total number of references to valid blocks. 
system.cpu1.icache.tags.sampled_refs;87462;5994;537;8363;13339;2676;Sample count of references to valid blocks. 
system.cpu1.icache.tags.avg_refs;15.019368;15.199032;1.906890;53.223126;81.140640;679.348281;Average number of references to valid blocks. 
system.cpu1.icache.tags.warmup_cycle;1176854678750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.icache.tags.occ_blocks::cpu1.inst;480.237435;512;512;512;511.891710;512;Average occupied blocks per requestor 
system.cpu1.icache.tags.occ_percent::cpu1.inst;0.937964;1;1;1;0.999788;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_percent::total;0.937964;1;1;1;0.999788;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::2;8;10;8;62;8;16;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::3;504;458;17;24;67;448;Occupied blocks per task id 
system.cpu1.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu1.icache.tags.tag_accesses;2911247;198994;21495;906409;5760316;63912;Number of tag accesses 
system.cpu1.icache.tags.data_accesses;2911247;198994;21495;906409;5760316;63912;Number of data accesses 
system.cpu1.icache.ReadReq_hits::cpu1.inst;1321387;90460;9940;440580;2860071;28689;number of ReadReq hits 
system.cpu1.icache.ReadReq_hits::total;1321387;90460;9940;440580;2860071;28689;number of ReadReq hits 
system.cpu1.icache.demand_hits::cpu1.inst;1321387;90460;9940;440580;2860071;28689;number of demand (read+write) hits 
system.cpu1.icache.demand_hits::total;1321387;90460;9940;440580;2860071;28689;number of demand (read+write) hits 
system.cpu1.icache.overall_hits::cpu1.inst;1321387;90460;9940;440580;2860071;28689;number of overall hits 
system.cpu1.icache.overall_hits::total;1321387;90460;9940;440580;2860071;28689;number of overall hits 
system.cpu1.icache.ReadReq_misses::cpu1.inst;90219;6040;539;8443;13415;2185;number of ReadReq misses 
system.cpu1.icache.ReadReq_misses::total;90219;6040;539;8443;13415;2185;number of ReadReq misses 
system.cpu1.icache.demand_misses::cpu1.inst;90219;6040;539;8443;13415;2185;number of demand (read+write) misses 
system.cpu1.icache.demand_misses::total;90219;6040;539;8443;13415;2185;number of demand (read+write) misses 
system.cpu1.icache.overall_misses::cpu1.inst;90219;6040;539;8443;13415;2185;number of overall misses 
system.cpu1.icache.overall_misses::total;90219;6040;539;8443;13415;2185;number of overall misses 
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst;8392995484;600595240;52738750;803644743;1314182197;212114498;number of ReadReq miss cycles 
system.cpu1.icache.ReadReq_miss_latency::total;8392995484;600595240;52738750;803644743;1314182197;212114498;number of ReadReq miss cycles 
system.cpu1.icache.demand_miss_latency::cpu1.inst;8392995484;600595240;52738750;803644743;1314182197;212114498;number of demand (read+write) miss cycles 
system.cpu1.icache.demand_miss_latency::total;8392995484;600595240;52738750;803644743;1314182197;212114498;number of demand (read+write) miss cycles 
system.cpu1.icache.overall_miss_latency::cpu1.inst;8392995484;600595240;52738750;803644743;1314182197;212114498;number of overall miss cycles 
system.cpu1.icache.overall_miss_latency::total;8392995484;600595240;52738750;803644743;1314182197;212114498;number of overall miss cycles 
system.cpu1.icache.ReadReq_accesses::cpu1.inst;1411606;96500;10479;449023;2873486;30874;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.ReadReq_accesses::total;1411606;96500;10479;449023;2873486;30874;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.demand_accesses::cpu1.inst;1411606;96500;10479;449023;2873486;30874;number of demand (read+write) accesses 
system.cpu1.icache.demand_accesses::total;1411606;96500;10479;449023;2873486;30874;number of demand (read+write) accesses 
system.cpu1.icache.overall_accesses::cpu1.inst;1411606;96500;10479;449023;2873486;30874;number of overall (read+write) accesses 
system.cpu1.icache.overall_accesses::total;1411606;96500;10479;449023;2873486;30874;number of overall (read+write) accesses 
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst;0.063912;0.062591;0.051436;0.018803;0.004669;0.070772;miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_miss_rate::total;0.063912;0.062591;0.051436;0.018803;0.004669;0.070772;miss rate for ReadReq accesses 
system.cpu1.icache.demand_miss_rate::cpu1.inst;0.063912;0.062591;0.051436;0.018803;0.004669;0.070772;miss rate for demand accesses 
system.cpu1.icache.demand_miss_rate::total;0.063912;0.062591;0.051436;0.018803;0.004669;0.070772;miss rate for demand accesses 
system.cpu1.icache.overall_miss_rate::cpu1.inst;0.063912;0.062591;0.051436;0.018803;0.004669;0.070772;miss rate for overall accesses 
system.cpu1.icache.overall_miss_rate::total;0.063912;0.062591;0.051436;0.018803;0.004669;0.070772;miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst;93029.134484;99436.298013;97845.547310;95184.738008;97963.637495;97077.573455;average ReadReq miss latency 
system.cpu1.icache.ReadReq_avg_miss_latency::total;93029.134484;99436.298013;97845.547310;95184.738008;97963.637495;97077.573455;average ReadReq miss latency 
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst;93029.134484;99436.298013;97845.547310;95184.738008;97963.637495;97077.573455;average overall miss latency 
system.cpu1.icache.demand_avg_miss_latency::total;93029.134484;99436.298013;97845.547310;95184.738008;97963.637495;97077.573455;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst;93029.134484;99436.298013;97845.547310;95184.738008;97963.637495;97077.573455;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::total;93029.134484;99436.298013;97845.547310;95184.738008;97963.637495;97077.573455;average overall miss latency 
system.cpu1.icache.blocked_cycles::no_mshrs;3;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_mshrs;1;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_mshrs;3;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst;2184;46;2;80;71;21;number of ReadReq MSHR hits 
system.cpu1.icache.ReadReq_mshr_hits::total;2184;46;2;80;71;21;number of ReadReq MSHR hits 
system.cpu1.icache.demand_mshr_hits::cpu1.inst;2184;46;2;80;71;21;number of demand (read+write) MSHR hits 
system.cpu1.icache.demand_mshr_hits::total;2184;46;2;80;71;21;number of demand (read+write) MSHR hits 
system.cpu1.icache.overall_mshr_hits::cpu1.inst;2184;46;2;80;71;21;number of overall MSHR hits 
system.cpu1.icache.overall_mshr_hits::total;2184;46;2;80;71;21;number of overall MSHR hits 
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst;88035;5994;537;8363;13344;2164;number of ReadReq MSHR misses 
system.cpu1.icache.ReadReq_mshr_misses::total;88035;5994;537;8363;13344;2164;number of ReadReq MSHR misses 
system.cpu1.icache.demand_mshr_misses::cpu1.inst;88035;5994;537;8363;13344;2164;number of demand (read+write) MSHR misses 
system.cpu1.icache.demand_mshr_misses::total;88035;5994;537;8363;13344;2164;number of demand (read+write) MSHR misses 
system.cpu1.icache.overall_mshr_misses::cpu1.inst;88035;5994;537;8363;13344;2164;number of overall MSHR misses 
system.cpu1.icache.overall_mshr_misses::total;88035;5994;537;8363;13344;2164;number of overall MSHR misses 
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst;6072183015;440395258;38798000;587017757;969186303;155024752;number of ReadReq MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_latency::total;6072183015;440395258;38798000;587017757;969186303;155024752;number of ReadReq MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst;6072183015;440395258;38798000;587017757;969186303;155024752;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::total;6072183015;440395258;38798000;587017757;969186303;155024752;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst;6072183015;440395258;38798000;587017757;969186303;155024752;number of overall MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::total;6072183015;440395258;38798000;587017757;969186303;155024752;number of overall MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst;0.062365;0.062114;0.051245;0.018625;0.004644;0.070091;mshr miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_mshr_miss_rate::total;0.062365;0.062114;0.051245;0.018625;0.004644;0.070091;mshr miss rate for ReadReq accesses 
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst;0.062365;0.062114;0.051245;0.018625;0.004644;0.070091;mshr miss rate for demand accesses 
system.cpu1.icache.demand_mshr_miss_rate::total;0.062365;0.062114;0.051245;0.018625;0.004644;0.070091;mshr miss rate for demand accesses 
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst;0.062365;0.062114;0.051245;0.018625;0.004644;0.070091;mshr miss rate for overall accesses 
system.cpu1.icache.overall_mshr_miss_rate::total;0.062365;0.062114;0.051245;0.018625;0.004644;0.070091;mshr miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst;68974.646618;73472.682349;72249.534451;70192.246443;72630.868031;71638.055453;average ReadReq mshr miss latency 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total;68974.646618;73472.682349;72249.534451;70192.246443;72630.868031;71638.055453;average ReadReq mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst;68974.646618;73472.682349;72249.534451;70192.246443;72630.868031;71638.055453;average overall mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::total;68974.646618;73472.682349;72249.534451;70192.246443;72630.868031;71638.055453;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst;68974.646618;73472.682349;72249.534451;70192.246443;72630.868031;71638.055453;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::total;68974.646618;73472.682349;72249.534451;70192.246443;72630.868031;71638.055453;average overall mshr miss latency 
system.cpu1.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dcache.tags.replacements;24956;2168;7;5975;122441;1486;number of replacements 
system.cpu1.dcache.tags.tagsinuse;828.015958;727.485715;659.084700;882.437926;1003.314452;925.126454;Cycle average of tags in use 
system.cpu1.dcache.tags.total_refs;2057722;149912;49;519661;4652794;1549417;Total number of references to valid blocks. 
system.cpu1.dcache.tags.sampled_refs;24956;2168;7;5975;122441;2396;Sample count of references to valid blocks. 
system.cpu1.dcache.tags.avg_refs;82.453999;69.147601;7;86.972552;38.000294;646.668197;Average number of references to valid blocks. 
system.cpu1.dcache.tags.warmup_cycle;3066605452500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.dcache.tags.occ_blocks::cpu1.data;828.015958;727.485715;659.084700;882.437926;1003.314452;925.126454;Average occupied blocks per requestor 
system.cpu1.dcache.tags.occ_percent::cpu1.data;0.808609;0.710435;0.643637;0.861756;0.979799;0.903444;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_percent::total;0.808609;0.710435;0.643637;0.861756;0.979799;0.903444;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_task_id_blocks::1024;752;672;658;650;885;910;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::3;746;617;5;4;32;815;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::4;6;55;650;620;852;88;Occupied blocks per task id 
system.cpu1.dcache.tags.occ_task_id_percent::1024;0.734375;0.656250;0.642578;0.634766;0.864258;0.888672;Percentage of cache occupancy per task id 
system.cpu1.dcache.tags.tag_accesses;4411627;347657;38367;1404067;12620472;88254;Number of tag accesses 
system.cpu1.dcache.tags.data_accesses;4411627;347657;38367;1404067;12620472;88254;Number of data accesses 
system.cpu1.dcache.ReadReq_hits::cpu1.data;1354303;104532;12199;465304;5432778;24555;number of ReadReq hits 
system.cpu1.dcache.ReadReq_hits::total;1354303;104532;12199;465304;5432778;24555;number of ReadReq hits 
system.cpu1.dcache.WriteReq_hits::cpu1.data;691410;53655;6065;211658;525564;10348;number of WriteReq hits 
system.cpu1.dcache.WriteReq_hits::total;691410;53655;6065;211658;525564;10348;number of WriteReq hits 
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data;14882;1461;172;1141;2795;518;number of LoadLockedReq hits 
system.cpu1.dcache.LoadLockedReq_hits::total;14882;1461;172;1141;2795;518;number of LoadLockedReq hits 
system.cpu1.dcache.StoreCondReq_hits::cpu1.data;12441;1131;112;948;2715;476;number of StoreCondReq hits 
system.cpu1.dcache.StoreCondReq_hits::total;12441;1131;112;948;2715;476;number of StoreCondReq hits 
system.cpu1.dcache.demand_hits::cpu1.data;2045713;158187;18264;676962;5958342;34903;number of demand (read+write) hits 
system.cpu1.dcache.demand_hits::total;2045713;158187;18264;676962;5958342;34903;number of demand (read+write) hits 
system.cpu1.dcache.overall_hits::cpu1.data;2045713;158187;18264;676962;5958342;34903;number of overall hits 
system.cpu1.dcache.overall_hits::total;2045713;158187;18264;676962;5958342;34903;number of overall hits 
system.cpu1.dcache.ReadReq_misses::cpu1.data;54195;6046;404;11363;77216;3965;number of ReadReq misses 
system.cpu1.dcache.ReadReq_misses::total;54195;6046;404;11363;77216;3965;number of ReadReq misses 
system.cpu1.dcache.WriteReq_misses::cpu1.data;56144;4870;55;6929;204090;3320;number of WriteReq misses 
system.cpu1.dcache.WriteReq_misses::total;56144;4870;55;6929;204090;3320;number of WriteReq misses 
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data;1670;178;20;353;972;74;number of LoadLockedReq misses 
system.cpu1.dcache.LoadLockedReq_misses::total;1670;178;20;353;972;74;number of LoadLockedReq misses 
system.cpu1.dcache.StoreCondReq_misses::cpu1.data;2327;365;36;339;787;31;number of StoreCondReq misses 
system.cpu1.dcache.StoreCondReq_misses::total;2327;365;36;339;787;31;number of StoreCondReq misses 
system.cpu1.dcache.demand_misses::cpu1.data;110339;10916;459;18292;281306;7285;number of demand (read+write) misses 
system.cpu1.dcache.demand_misses::total;110339;10916;459;18292;281306;7285;number of demand (read+write) misses 
system.cpu1.dcache.overall_misses::cpu1.data;110339;10916;459;18292;281306;7285;number of overall misses 
system.cpu1.dcache.overall_misses::total;110339;10916;459;18292;281306;7285;number of overall misses 
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data;4697762903;542672995;26475250;945153729;7342595157;361117249;number of ReadReq miss cycles 
system.cpu1.dcache.ReadReq_miss_latency::total;4697762903;542672995;26475250;945153729;7342595157;361117249;number of ReadReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data;4903857240;404607476;3360705;576126199;21164458005;310977894;number of WriteReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::total;4903857240;404607476;3360705;576126199;21164458005;310977894;number of WriteReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data;131820249;13695500;1207250;25925000;71318498;6916500;number of LoadLockedReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::total;131820249;13695500;1207250;25925000;71318498;6916500;number of LoadLockedReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data;132963732;20304743;2042979;20538939;47729950;1859992;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::total;132963732;20304743;2042979;20538939;47729950;1859992;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data;144000;72000;;;1296000;;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.StoreCondFailReq_miss_latency::total;144000;72000;;;1296000;;number of StoreCondFailReq miss cycles 
system.cpu1.dcache.demand_miss_latency::cpu1.data;9601620143;947280471;29835955;1521279928;28507053162;672095143;number of demand (read+write) miss cycles 
system.cpu1.dcache.demand_miss_latency::total;9601620143;947280471;29835955;1521279928;28507053162;672095143;number of demand (read+write) miss cycles 
system.cpu1.dcache.overall_miss_latency::cpu1.data;9601620143;947280471;29835955;1521279928;28507053162;672095143;number of overall miss cycles 
system.cpu1.dcache.overall_miss_latency::total;9601620143;947280471;29835955;1521279928;28507053162;672095143;number of overall miss cycles 
system.cpu1.dcache.ReadReq_accesses::cpu1.data;1408498;110578;12603;476667;5509994;28520;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.ReadReq_accesses::total;1408498;110578;12603;476667;5509994;28520;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::cpu1.data;747554;58525;6120;218587;729654;13668;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::total;747554;58525;6120;218587;729654;13668;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data;16552;1639;192;1494;3767;592;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::total;16552;1639;192;1494;3767;592;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data;14768;1496;148;1287;3502;507;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::total;14768;1496;148;1287;3502;507;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.demand_accesses::cpu1.data;2156052;169103;18723;695254;6239648;42188;number of demand (read+write) accesses 
system.cpu1.dcache.demand_accesses::total;2156052;169103;18723;695254;6239648;42188;number of demand (read+write) accesses 
system.cpu1.dcache.overall_accesses::cpu1.data;2156052;169103;18723;695254;6239648;42188;number of overall (read+write) accesses 
system.cpu1.dcache.overall_accesses::total;2156052;169103;18723;695254;6239648;42188;number of overall (read+write) accesses 
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data;0.038477;0.054676;0.032056;0.023838;0.014014;0.139025;miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_miss_rate::total;0.038477;0.054676;0.032056;0.023838;0.014014;0.139025;miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data;0.075104;0.083212;0.008987;0.031699;0.279708;0.242903;miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::total;0.075104;0.083212;0.008987;0.031699;0.279708;0.242903;miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data;0.100894;0.108603;0.104167;0.236278;0.258030;0.125000;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::total;0.100894;0.108603;0.104167;0.236278;0.258030;0.125000;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data;0.157570;0.243984;0.243243;0.263403;0.224729;0.061144;miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::total;0.157570;0.243984;0.243243;0.263403;0.224729;0.061144;miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_miss_rate::cpu1.data;0.051176;0.064552;0.024515;0.026310;0.045084;0.172679;miss rate for demand accesses 
system.cpu1.dcache.demand_miss_rate::total;0.051176;0.064552;0.024515;0.026310;0.045084;0.172679;miss rate for demand accesses 
system.cpu1.dcache.overall_miss_rate::cpu1.data;0.051176;0.064552;0.024515;0.026310;0.045084;0.172679;miss rate for overall accesses 
system.cpu1.dcache.overall_miss_rate::total;0.051176;0.064552;0.024515;0.026310;0.045084;0.172679;miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data;86682.588855;89757.359411;65532.797030;83178.186130;95091.628121;91076.229256;average ReadReq miss latency 
system.cpu1.dcache.ReadReq_avg_miss_latency::total;86682.588855;89757.359411;65532.797030;83178.186130;95091.628121;91076.229256;average ReadReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data;87344.279709;83081.617248;61103.727273;83147.091788;103701.592459;93668.040361;average WriteReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::total;87344.279709;83081.617248;61103.727273;83147.091788;103701.592459;93668.040361;average WriteReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data;78934.280838;76941.011236;60362.500000;73441.926346;73372.940329;93466.216216;average LoadLockedReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total;78934.280838;76941.011236;60362.500000;73441.926346;73372.940329;93466.216216;average LoadLockedReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data;57139.549635;55629.432877;56749.416667;60586.840708;60647.966963;59999.741935;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total;57139.549635;55629.432877;56749.416667;60586.840708;60647.966963;59999.741935;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data;87019.278252;86779.083089;65002.080610;83166.407610;101338.233674;92257.397804;average overall miss latency 
system.cpu1.dcache.demand_avg_miss_latency::total;87019.278252;86779.083089;65002.080610;83166.407610;101338.233674;92257.397804;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data;87019.278252;86779.083089;65002.080610;83166.407610;101338.233674;92257.397804;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::total;87019.278252;86779.083089;65002.080610;83166.407610;101338.233674;92257.397804;average overall miss latency 
system.cpu1.dcache.blocked_cycles::no_mshrs;3588;432;0;494;9410;402;number of cycles access was blocked 
system.cpu1.dcache.blocked_cycles::no_targets;4;2;0;0;9;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_mshrs;920;126;0;153;1737;119;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_targets;1;1;0;0;2;0;number of cycles access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_mshrs;3.900000;3.428571;nan;3.228758;5.417386;3.378151;average number of cycles each access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_targets;4;2;nan;nan;4.500000;nan;average number of cycles each access was blocked 
system.cpu1.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.dcache.writebacks::writebacks;10494;854;5;2200;79854;732;number of writebacks 
system.cpu1.dcache.writebacks::total;10494;854;5;2200;79854;732;number of writebacks 
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data;26677;3532;181;4725;25228;2774;number of ReadReq MSHR hits 
system.cpu1.dcache.ReadReq_mshr_hits::total;26677;3532;181;4725;25228;2774;number of ReadReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data;43752;3690;3;5183;129571;2825;number of WriteReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::total;43752;3690;3;5183;129571;2825;number of WriteReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data;328;73;4;58;126;36;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::total;328;73;4;58;126;36;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.demand_mshr_hits::cpu1.data;70429;7222;184;9908;154799;5599;number of demand (read+write) MSHR hits 
system.cpu1.dcache.demand_mshr_hits::total;70429;7222;184;9908;154799;5599;number of demand (read+write) MSHR hits 
system.cpu1.dcache.overall_mshr_hits::cpu1.data;70429;7222;184;9908;154799;5599;number of overall MSHR hits 
system.cpu1.dcache.overall_mshr_hits::total;70429;7222;184;9908;154799;5599;number of overall MSHR hits 
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data;27518;2514;223;6638;51988;1191;number of ReadReq MSHR misses 
system.cpu1.dcache.ReadReq_mshr_misses::total;27518;2514;223;6638;51988;1191;number of ReadReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data;12392;1180;52;1746;74519;495;number of WriteReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::total;12392;1180;52;1746;74519;495;number of WriteReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data;1342;105;16;295;846;38;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::total;1342;105;16;295;846;38;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data;2326;365;36;339;783;31;number of StoreCondReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::total;2326;365;36;339;783;31;number of StoreCondReq MSHR misses 
system.cpu1.dcache.demand_mshr_misses::cpu1.data;39910;3694;275;8384;126507;1686;number of demand (read+write) MSHR misses 
system.cpu1.dcache.demand_mshr_misses::total;39910;3694;275;8384;126507;1686;number of demand (read+write) MSHR misses 
system.cpu1.dcache.overall_mshr_misses::cpu1.data;39910;3694;275;8384;126507;1686;number of overall MSHR misses 
system.cpu1.dcache.overall_mshr_misses::total;39910;3694;275;8384;126507;1686;number of overall MSHR misses 
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data;1770974059;176426002;10407250;405467001;3979306298;86173751;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_miss_latency::total;1770974059;176426002;10407250;405467001;3979306298;86173751;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data;669473536;53472072;1354795;95430233;6081610926;35070004;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::total;669473536;53472072;1354795;95430233;6081610926;35070004;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data;72296751;5585000;678750;14349750;41435750;2494750;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total;72296751;5585000;678750;14349750;41435750;2494750;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data;67999268;9480257;1022021;12413061;30358050;1091008;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total;67999268;9480257;1022021;12413061;30358050;1091008;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data;100000;50000;;;900000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total;100000;50000;;;900000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data;2440447595;229898074;11762045;500897234;10060917224;121243755;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::total;2440447595;229898074;11762045;500897234;10060917224;121243755;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data;2440447595;229898074;11762045;500897234;10060917224;121243755;number of overall MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::total;2440447595;229898074;11762045;500897234;10060917224;121243755;number of overall MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data;1544000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total;1544000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data;735304000;62312000;7516000;24204000;88228000;2206000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total;735304000;62312000;7516000;24204000;88228000;2206000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data;736848000;62312000;7516000;24804000;88828000;2206000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::total;736848000;62312000;7516000;24804000;88828000;2206000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data;0.019537;0.022735;0.017694;0.013926;0.009435;0.041760;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_mshr_miss_rate::total;0.019537;0.022735;0.017694;0.013926;0.009435;0.041760;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data;0.016577;0.020162;0.008497;0.007988;0.102129;0.036216;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::total;0.016577;0.020162;0.008497;0.007988;0.102129;0.036216;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data;0.081078;0.064063;0.083333;0.197456;0.224582;0.064189;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total;0.081078;0.064063;0.083333;0.197456;0.224582;0.064189;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data;0.157503;0.243984;0.243243;0.263403;0.223587;0.061144;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total;0.157503;0.243984;0.243243;0.263403;0.223587;0.061144;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data;0.018511;0.021845;0.014688;0.012059;0.020275;0.039964;mshr miss rate for demand accesses 
system.cpu1.dcache.demand_mshr_miss_rate::total;0.018511;0.021845;0.014688;0.012059;0.020275;0.039964;mshr miss rate for demand accesses 
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data;0.018511;0.021845;0.014688;0.012059;0.020275;0.039964;mshr miss rate for overall accesses 
system.cpu1.dcache.overall_mshr_miss_rate::total;0.018511;0.021845;0.014688;0.012059;0.020275;0.039964;mshr miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data;64356.932153;70177.407319;46669.282511;61082.705785;76542.784835;72354.115029;average ReadReq mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total;64356.932153;70177.407319;46669.282511;61082.705785;76542.784835;72354.115029;average ReadReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data;54024.655907;45315.315254;26053.750000;54656.490836;81611.547740;70848.492929;average WriteReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total;54024.655907;45315.315254;26053.750000;54656.490836;81611.547740;70848.492929;average WriteReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data;53872.392697;53190.476190;42421.875000;48643.220339;48978.427896;65651.315789;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total;53872.392697;53190.476190;42421.875000;48643.220339;48978.427896;65651.315789;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data;29234.423044;25973.306849;28389.472222;36616.699115;38771.455939;35193.806452;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total;29234.423044;25973.306849;28389.472222;36616.699115;38771.455939;35193.806452;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data;61148.774618;62235.537087;42771.072727;59744.421994;79528.541693;71912.072954;average overall mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::total;61148.774618;62235.537087;42771.072727;59744.421994;79528.541693;71912.072954;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data;61148.774618;62235.537087;42771.072727;59744.421994;79528.541693;71912.072954;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::total;61148.774618;62235.537087;42771.072727;59744.421994;79528.541693;71912.072954;average overall mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu2.branchPred.lookups;8874450;3301028;526181;799184;4289062;118935;Number of BP lookups 
system.cpu2.branchPred.condPredicted;7534119;2563105;399944;621472;4155837;96853;Number of conditional branches predicted 
system.cpu2.branchPred.condIncorrect;221156;115661;22429;28729;22023;6134;Number of conditional branches incorrect 
system.cpu2.branchPred.BTBLookups;5515098;2315199;393930;639348;1667823;80965;Number of BTB lookups 
system.cpu2.branchPred.BTBHits;2574902;1589627;269663;499121;1246947;54076;Number of BTB hits 
system.cpu2.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu2.branchPred.BTBHitPct;46.688237;68.660491;68.454548;78.067187;74.764948;66.789353;BTB Hit Percentage 
system.cpu2.branchPred.usedRAS;500878;268236;47891;78485;46555;7447;Number of times the RAS was used to get a target. 
system.cpu2.branchPred.RASInCorrect;15915;6993;841;775;1333;175;Number of incorrect RAS predictions. 
system.cpu2.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu2.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu2.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu2.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu2.dtb.read_hits;5570183;3737875;563256;1046636;5786154;102655;DTB read hits 
system.cpu2.dtb.read_misses;32476;16841;2340;2098;59159;1639;DTB read misses 
system.cpu2.dtb.read_acv;76;5;6;4;6;2;DTB read access violations 
system.cpu2.dtb.read_accesses;545920;1019750;276191;781886;5361902;42690;DTB read accesses 
system.cpu2.dtb.write_hits;3460760;1965147;323823;535562;1362185;93965;DTB write hits 
system.cpu2.dtb.write_misses;10759;6213;585;599;312295;965;DTB write misses 
system.cpu2.dtb.write_acv;202;9;45;12;14;8;DTB write access violations 
system.cpu2.dtb.write_accesses;178118;229328;154384;368585;1251510;17928;DTB write accesses 
system.cpu2.dtb.data_hits;9030943;5703022;887079;1582198;7148339;196620;DTB hits 
system.cpu2.dtb.data_misses;43235;23054;2925;2697;371454;2604;DTB misses 
system.cpu2.dtb.data_acv;278;14;51;16;20;10;DTB access violations 
system.cpu2.dtb.data_accesses;724038;1249078;430575;1150471;6613412;60618;DTB accesses 
system.cpu2.itb.fetch_hits;1015589;704374;216273;668116;2755801;34509;ITB hits 
system.cpu2.itb.fetch_misses;16072;30964;5854;5385;11320;818;ITB misses 
system.cpu2.itb.fetch_acv;440;602;81;67;74;9;ITB acv 
system.cpu2.itb.fetch_accesses;1031661;735338;222127;673501;2767121;35327;ITB accesses 
system.cpu2.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu2.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu2.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu2.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu2.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu2.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu2.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu2.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu2.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu2.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu2.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu2.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu2.numCycles;26339364;13335652;1835858;2868817;33443876;450352;number of cpu cycles simulated 
system.cpu2.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu2.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu2.fetch.icacheStallCycles;10019762;4550474;682500;1106596;3657119;146977;Number of cycles fetch is stalled on an Icache miss 
system.cpu2.fetch.Insts;38666383;21209756;3185190;5796569;34701985;727989;Number of instructions fetch has processed 
system.cpu2.fetch.Branches;8874450;3301028;526181;799184;4289062;118935;Number of branches that fetch encountered 
system.cpu2.fetch.predictedBranches;3075780;1857863;317554;577606;1293502;61523;Number of branches that fetch has predicted taken 
system.cpu2.fetch.Cycles;15071536;6839813;856873;1466622;28939035;265881;Number of cycles fetch has run and was not squashing or blocked 
system.cpu2.fetch.SquashCycles;732672;356212;61732;73466;517184;17234;Number of cycles fetch has spent squashing 
system.cpu2.fetch.TlbCycles;731;118;7;19;78;;Number of cycles fetch has spent waiting for tlb 
system.cpu2.fetch.MiscStallCycles;74729;30783;1777;2666;40734;340;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu2.fetch.PendingTrapStallCycles;578873;1680054;257610;249944;540985;27918;Number of stall cycles due to pending traps 
system.cpu2.fetch.PendingQuiesceStallCycles;166433;38259;2652;3213;2927;71;Number of stall cycles due to pending quiesce instructions 
system.cpu2.fetch.CacheLines;5413282;2541512;413157;856231;3107259;94617;Number of cache lines fetched 
system.cpu2.fetch.IcacheSquashes;142337;64574;12702;11109;15311;3427;Number of outstanding Icache misses that were squashed 
system.cpu2.fetch.ItlbSquashes;4;1;1;;;;Number of outstanding ITLB misses that were squashed 
system.cpu2.fetch.rateDist::samples;26278400;13317607;1832285;2865793;33439470;449804;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::mean;1.471413;1.592610;1.738370;2.022675;1.037755;1.618458;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::stdev;2.693410;2.798456;2.825660;2.859425;2.504229;2.793598;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::0;18826970;9268882;1197002;1712702;27754952;311035;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::1;462293;288412;47013;63578;196219;9306;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::2;1038730;654819;115562;144860;372416;17985;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::3;670560;307362;59860;103390;941201;11846;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::4;1447092;524831;79932;251971;266836;26133;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::5;459175;345165;45804;46150;286760;6519;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::6;352232;190992;46016;198157;179761;9882;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::7;253469;178633;26139;54355;172979;6028;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::8;2767879;1558511;214957;290630;3268346;51070;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.rateDist::total;26278400;13317607;1832285;2865793;33439470;449804;Number of instructions fetched each cycle (Total) 
system.cpu2.fetch.branchRate;0.336927;0.247534;0.286613;0.278576;0.128247;0.264093;Number of branch fetches per cycle 
system.cpu2.fetch.rate;1.468007;1.590455;1.734987;2.020543;1.037619;1.616489;Number of inst fetches per cycle 
system.cpu2.decode.IdleCycles;8273327;3574448;609030;944997;2831407;113481;Number of cycles decode is idle 
system.cpu2.decode.BlockedCycles;11543467;6062709;621495;871049;26367849;217310;Number of cycles decode is blocked 
system.cpu2.decode.RunCycles;5427240;3212536;534637;892240;2434436;92740;Number of cycles decode is running 
system.cpu2.decode.UnblockCycles;699602;305398;39461;123204;1550133;18323;Number of cycles decode is unblocking 
system.cpu2.decode.SquashCycles;334763;162516;27662;34303;255645;7950;Number of cycles decode is squashing 
system.cpu2.decode.BranchResolved;335177;210411;44657;73320;36726;6608;Number of times decode resolved a branch 
system.cpu2.decode.BranchMispred;32318;15842;3330;2505;3039;706;Number of times decode detected a branch misprediction 
system.cpu2.decode.DecodedInsts;32840465;19423569;2979075;5538662;27002866;645966;Number of instructions handled by decode 
system.cpu2.decode.SquashedInsts;107833;43490;10649;8028;10919;2196;Number of squashed instructions handled by decode 
system.cpu2.rename.SquashCycles;334763;162516;27662;34303;255645;7950;Number of cycles rename is squashing 
system.cpu2.rename.IdleCycles;8701388;3795441;636433;1004959;3200990;124177;Number of cycles rename is idle 
system.cpu2.rename.BlockCycles;707128;246160;56378;45970;9271276;18227;Number of cycles rename is blocking 
system.cpu2.rename.serializeStallCycles;8985859;4836163;466418;474319;9438067;147959;count of cycles rename stalled for serializing inst 
system.cpu2.rename.RunCycles;5668755;3309785;545798;952551;3135830;100295;Number of cycles rename is running 
system.cpu2.rename.UnblockCycles;1880505;967542;99596;353691;8137662;51196;Number of cycles rename is unblocking 
system.cpu2.rename.RenamedInsts;31332848;18642560;2896012;5411785;25850182;617826;Number of instructions processed by rename 
system.cpu2.rename.ROBFullEvents;267511;10080;4400;7779;1048;;Number of times rename has blocked due to ROB full 
system.cpu2.rename.IQFullEvents;160786;76871;18346;23464;4703382;15435;Number of times rename has blocked due to IQ full 
system.cpu2.rename.LQFullEvents;439961;310261;6092;236026;1435735;164;Number of times rename has blocked due to LQ full 
system.cpu2.rename.SQFullEvents;118981;126542;21082;18709;70189;17970;Number of times rename has blocked due to SQ full 
system.cpu2.rename.RenamedOperands;22116807;13667021;2035386;3981336;19913598;407525;Number of destination operands rename has renamed 
system.cpu2.rename.RenameLookups;40222422;25295296;3719287;7112586;33223337;817241;Number of register rename lookups that rename has made 
system.cpu2.rename.int_rename_lookups;40064968;22704082;3349365;5981975;22381007;814364;Number of integer rename lookups 
system.cpu2.rename.fp_rename_lookups;146071;2582186;369505;1129903;10841543;2541;Number of floating rename lookups 
system.cpu2.rename.CommittedMaps;19081035;11817672;1657737;3589476;12885584;303324;Number of HB maps that are committed 
system.cpu2.rename.UndoneMaps;3035772;1849347;377651;391860;7028014;104193;Number of HB maps that are undone due to squashing 
system.cpu2.rename.serializingInsts;924015;463550;46998;47346;1429773;15830;count of serializing insts renamed 
system.cpu2.rename.tempSerializingInsts;88903;64226;6391;5852;10164;1883;count of temporary serializing insts renamed 
system.cpu2.rename.skidInsts;5247840;2265987;256314;700193;10004356;114238;count of insts added to the skid buffer 
system.cpu2.memDep0.insertedLoads;5903597;3922111;594366;1089263;5954721;114007;Number of loads inserted to the mem dependence unit. 
system.cpu2.memDep0.insertedStores;3696885;2103489;340689;558789;1883438;100289;Number of stores inserted to the mem dependence unit. 
system.cpu2.memDep0.conflictingLoads;1070475;453951;72126;303296;510275;25812;Number of conflicting loads. 
system.cpu2.memDep0.conflictingStores;711461;255599;40384;255578;345963;16460;Number of conflicting stores. 
system.cpu2.iq.iqInstsAdded;29108210;17566549;2689180;5033630;23559369;566721;Number of instructions added to the IQ (excludes non-spec) 
system.cpu2.iq.iqNonSpecInstsAdded;1153355;424510;56789;54764;1064108;12909;Number of non-speculative instructions added to the IQ 
system.cpu2.iq.iqInstsIssued;28359228;17139243;2576023;4923064;22953666;526162;Number of instructions issued 
system.cpu2.iq.iqSquashedInstsIssued;51824;36367;2292;2413;6097;1051;Number of squashed instructions issued 
system.cpu2.iq.iqSquashedInstsExamined;4010155;2180189;425552;393420;9426137;118995;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu2.iq.iqSquashedOperandsExamined;1967150;1115869;235895;235351;1917135;80080;Number of squashed operands that are examined and possibly removed from graph 
system.cpu2.iq.iqSquashedNonSpecRemoved;785158;246874;37467;36153;1029152;8306;Number of squashed non-spec instructions that were removed 
system.cpu2.iq.issued_per_cycle::samples;26278400;13317607;1832285;2865793;33439470;449804;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::mean;1.079184;1.286961;1.405907;1.717871;0.686424;1.169758;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::stdev;1.606078;1.857380;1.842852;1.694509;1.356653;1.737710;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::0;14597343;7073185;894483;973023;21857521;254149;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::1;4617086;2104867;275325;510001;6648113;66354;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::2;2498575;1424708;235167;481769;2621071;37769;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::3;1862429;825147;158645;447011;842528;34355;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::4;1312109;768275;118152;275385;323314;26998;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::5;732636;514870;69820;104124;426942;13856;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::6;437915;321658;46269;46190;220423;11912;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::7;143857;147055;20285;17128;211141;2827;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::8;76450;137842;14139;11162;288417;1584;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu2.iq.issued_per_cycle::total;26278400;13317607;1832285;2865793;33439470;449804;Number of insts issued each cycle 
system.cpu2.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntAlu;57108;33904;3943;3589;9237;851;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntMult;1;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatAdd;0;22794;634;12;5;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatCmp;0;23;132;1;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatCvt;0;520;166;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatMult;0;31488;6254;3688;8;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatDiv;0;86027;197;138;18;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::MemRead;346543;255250;30692;19624;140125;8126;attempts to use FU when none available 
system.cpu2.iq.fu_full::MemWrite;243577;191017;22029;16660;40128;8523;attempts to use FU when none available 
system.cpu2.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu2.iq.FU_type_0::No_OpClass;3082;533;224;572;88;456;Type of FU issued 
system.cpu2.iq.FU_type_0::IntAlu;18326385;9821631;1481844;2796866;7997233;308364;Type of FU issued 
system.cpu2.iq.FU_type_0::IntMult;56000;26264;4598;52972;7367;592;Type of FU issued 
system.cpu2.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatAdd;21736;776951;83315;222319;3213162;1176;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatCmp;0;49706;7006;94;52;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatCvt;0;11507;11508;17339;148;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatMult;0;227099;42984;177913;3015759;0;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatDiv;1539;45884;3003;18726;33;228;Type of FU issued 
system.cpu2.iq.FU_type_0::FloatSqrt;0;1;0;1;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::MemRead;5825460;3901763;584165;1067781;5879294;109777;Type of FU issued 
system.cpu2.iq.FU_type_0::MemWrite;3584979;2010355;328337;539562;1683301;96073;Type of FU issued 
system.cpu2.iq.FU_type_0::IprAccess;540047;267549;29039;28919;1157229;9496;Type of FU issued 
system.cpu2.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu2.iq.FU_type_0::total;28359228;17139243;2576023;4923064;22953666;526162;Type of FU issued 
system.cpu2.iq.rate;1.076686;1.285220;1.403171;1.716061;0.686334;1.168335;Inst issue rate 
system.cpu2.iq.fu_busy_cnt;647229;621023;64047;43712;189521;17500;FU busy when requested 
system.cpu2.iq.fu_busy_rate;0.022823;0.036234;0.024863;0.008879;0.008257;0.033260;FU busy rate (busy events/executed inst) 
system.cpu2.iq.int_inst_queue_reads;83066784;43643015;6548068;10609740;66813628;1512882;Number of integer instruction queue reads 
system.cpu2.iq.int_inst_queue_writes;33996864;17806776;2809203;4297759;27664402;695248;Number of integer instruction queue writes 
system.cpu2.iq.int_inst_queue_wakeup_accesses;27494093;14636102;2283463;3800635;16042419;505334;Number of integer instruction queue wakeup accesses 
system.cpu2.iq.fp_inst_queue_reads;629125;4610467;502603;2148306;12728792;7796;Number of floating instruction queue reads 
system.cpu2.iq.fp_inst_queue_writes;294497;2370429;364054;1185467;6388619;3879;Number of floating instruction queue writes 
system.cpu2.iq.fp_inst_queue_wakeup_accesses;289966;2166943;241774;1052848;6363616;3720;Number of floating instruction queue wakeup accesses 
system.cpu2.iq.int_alu_accesses;28665018;15353124;2382623;3889626;16778420;539145;Number of integer alu accesses 
system.cpu2.iq.fp_alu_accesses;338357;2406609;257223;1076578;6364679;4061;Number of floating point alu accesses 
system.cpu2.iew.lsq.thread0.forwLoads;380721;162924;50381;129554;27935;4610;Number of loads that had data forwarded from stores 
system.cpu2.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu2.iew.lsq.thread0.squashedLoads;819737;472900;94961;96840;3432016;27672;Number of loads squashed 
system.cpu2.iew.lsq.thread0.ignoredResponses;1257;684;348;121;167;46;Number of memory responses ignored because the instruction is squashed 
system.cpu2.iew.lsq.thread0.memOrderViolation;20885;7058;1801;1484;3453;526;Number of memory ordering violations 
system.cpu2.iew.lsq.thread0.squashedStores;425154;259681;34614;34268;977298;9978;Number of stores squashed 
system.cpu2.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu2.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu2.iew.lsq.thread0.rescheduledLoads;2465;252;281;311;417;6;Number of loads that were rescheduled 
system.cpu2.iew.lsq.thread0.cacheBlocked;13576;9813;2942;1097;3289;1484;Number of times an access to memory failed due to the cache being blocked 
system.cpu2.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu2.iew.iewSquashCycles;334763;162516;27662;34303;255645;7950;Number of cycles IEW is squashing 
system.cpu2.iew.iewBlockCycles;447320;213175;46382;36696;3132923;13430;Number of cycles IEW is blocking 
system.cpu2.iew.iewUnblockCycles;31761;20211;1953;2265;923912;946;Number of cycles IEW is unblocking 
system.cpu2.iew.iewDispatchedInsts;30574161;18169116;2814144;5271359;24931450;591023;Number of instructions dispatched to IQ 
system.cpu2.iew.iewDispSquashedInsts;111845;61276;11476;12019;13004;3743;Number of squashed instructions skipped by dispatch 
system.cpu2.iew.iewDispLoadInsts;5903597;3922111;594366;1089263;5954721;114007;Number of dispatched load instructions 
system.cpu2.iew.iewDispStoreInsts;3696885;2103489;340689;558789;1883438;100289;Number of dispatched store instructions 
system.cpu2.iew.iewDispNonSpecInsts;963742;341093;45897;45003;1047945;10124;Number of dispatched non-speculative instructions 
system.cpu2.iew.iewIQFullEvents;3736;1807;348;274;346605;129;Number of times the IQ has become full, causing a stall 
system.cpu2.iew.iewLSQFullEvents;26243;18020;1534;1858;4784;768;Number of times the LSQ has become full, causing a stall 
system.cpu2.iew.memOrderViolationEvents;20885;7058;1801;1484;3453;526;Number of memory order violations 
system.cpu2.iew.predictedTakenIncorrect;101897;68188;10373;23839;11175;3052;Number of branches that were predicted taken incorrectly 
system.cpu2.iew.predictedNotTakenIncorrect;227725;93447;16895;13909;133443;4545;Number of branches that were predicted not taken incorrectly 
system.cpu2.iew.branchMispredicts;329622;161635;27268;37748;144618;7597;Number of branch mispredicts detected at execute 
system.cpu2.iew.iewExecutedInsts;28003556;16929235;2548592;4884935;22896903;518378;Number of executed instructions 
system.cpu2.iew.iewExecLoadInsts;5623298;3773876;566922;1050089;5856431;104786;Number of load instructions executed 
system.cpu2.iew.iewExecSquashedInsts;355672;210007;27432;38129;56763;7783;Number of squashed instructions skipped in execute 
system.cpu2.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu2.iew.exec_nop;312596;178057;68175;182965;307973;11393;number of nop insts executed 
system.cpu2.iew.exec_refs;9111837;5758357;891793;1586795;7531621;199914;number of memory reference insts executed 
system.cpu2.iew.exec_branches;3977606;2238802;384528;639854;1271476;69911;Number of branches executed 
system.cpu2.iew.exec_stores;3488539;1984481;324871;536706;1675190;95128;Number of stores executed 
system.cpu2.iew.exec_rate;1.063183;1.269472;1.388229;1.702770;0.684637;1.151051;Inst execution rate 
system.cpu2.iew.wb_sent;27874922;16851393;2533686;4864215;22808290;513549;cumulative count of insts sent to commit 
system.cpu2.iew.wb_count;27784059;16803045;2525237;4853483;22406035;509054;cumulative count of insts written-back 
system.cpu2.iew.wb_producers;13463521;8655016;1338932;2662748;16675094;256103;num instructions producing a value 
system.cpu2.iew.wb_consumers;17351890;11613965;1765803;3136320;20265882;360052;num instructions consuming a value 
system.cpu2.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu2.iew.wb_rate;1.054849;1.260009;1.375508;1.691806;0.669959;1.130347;insts written-back per cycle 
system.cpu2.iew.wb_fanout;0.775911;0.745225;0.758257;0.849004;0.822816;0.711294;average fanout of values written-back 
system.cpu2.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu2.commit.commitSquashedInsts;4157653;2180030;449010;410925;7069480;117012;The number of squashed insts skipped by commit 
system.cpu2.commit.commitNonSpecStalls;368197;177636;19322;18611;34956;4603;The number of times commit has been forced to stall to communicate backwards 
system.cpu2.commit.branchMispredicts;306378;147900;25038;32210;141747;6797;The number of times a branch was mispredicted 
system.cpu2.commit.committed_per_cycle::samples;25528345;12945079;1759426;2795972;32375687;430122;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::mean;1.029178;1.223697;1.339261;1.735646;0.477654;1.082435;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::stdev;1.959790;2.193843;2.277540;2.591559;1.119974;2.030778;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::0;16182672;7813352;999243;1517456;23230090;272055;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::1;4384508;1993827;304676;400847;6441732;66523;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::2;1345716;1039696;153750;150503;1702332;28311;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::3;884486;586036;65537;77191;165427;13324;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::4;560506;286633;48270;159564;149097;15618;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::5;837334;184308;27262;194607;171925;6101;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::6;193667;127260;22524;14375;216293;6036;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::7;162527;133840;22302;29581;22395;3963;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::8;976929;780127;115862;251848;276396;18191;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu2.commit.committed_per_cycle::total;25528345;12945079;1759426;2795972;32375687;430122;Number of insts commited each cycle 
system.cpu2.commit.committedInsts;26273215;15840855;2356331;4852818;15464381;465579;Number of instructions committed 
system.cpu2.commit.committedOps;26273215;15840855;2356331;4852818;15464381;465579;Number of ops (including micro ops) committed 
system.cpu2.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu2.commit.refs;8355591;5293019;805480;1516944;3428845;176646;Number of memory references committed 
system.cpu2.commit.loads;5083860;3449211;499405;992423;2522705;86335;Number of loads committed 
system.cpu2.commit.membars;116252;71578;8436;7796;13268;2317;Number of memory barriers committed 
system.cpu2.commit.branches;3722628;2092120;352787;614568;830951;60120;Number of branches committed 
system.cpu2.commit.fp_insts;287651;2114424;203312;1049578;6361639;3618;Number of committed floating point instructions. 
system.cpu2.commit.int_insts;25482274;14374866;2148984;4233688;8787973;447596;Number of committed integer instructions. 
system.cpu2.commit.function_calls;400783;220344;36476;70454;36276;4554;Number of function calls committed. 
system.cpu2.commit.op_class_0::No_OpClass;189654;120202;54977;173705;285510;9835;Class of committed instruction 
system.cpu2.commit.op_class_0::IntAlu;16938486;8975812;1326733;2638655;4344864;265253;Class of committed instruction 
system.cpu2.commit.op_class_0::IntMult;52083;24472;4393;52375;6769;564;Class of committed instruction 
system.cpu2.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatAdd;21592;759134;72175;222182;3212105;1172;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatCmp;0;48966;5957;66;39;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatCvt;0;10339;8925;17312;135;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatMult;0;218723;37135;175584;3014850;0;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatDiv;1539;45684;2222;18678;31;227;Class of committed instruction 
system.cpu2.commit.op_class_0::FloatSqrt;0;1;0;1;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::MemRead;5200112;3520789;507841;1000219;2535973;88652;Class of committed instruction 
system.cpu2.commit.op_class_0::MemWrite;3329708;1849187;306934;525123;906876;90380;Class of committed instruction 
system.cpu2.commit.op_class_0::IprAccess;540041;267546;29039;28918;1157229;9496;Class of committed instruction 
system.cpu2.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu2.commit.op_class_0::total;26273215;15840855;2356331;4852818;15464381;465579;Class of committed instruction 
system.cpu2.commit.bw_lim_events;976929;780127;115862;251848;276396;18191;number cycles where commit BW limit reached 
system.cpu2.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu2.rob.rob_reads;54808861;30105912;4433123;7795630;53188495;986045;The number of ROB reads 
system.cpu2.rob.rob_writes;61606931;36412303;5683863;10597431;46131777;1185119;The number of ROB writes 
system.cpu2.timesIdled;16371;4973;647;613;803;91;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu2.idleCycles;60964;18045;3573;3024;4406;548;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu2.quiesceCycles;282256355;10856210;1023408;2604917;1707231;323288;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu2.committedInsts;26086640;15721186;2301578;4679684;15178959;456198;Number of Instructions Simulated 
system.cpu2.committedOps;26086640;15721186;2301578;4679684;15178959;456198;Number of Ops (including micro ops) Simulated 
system.cpu2.cpi;1.009688;0.848260;0.797652;0.613036;2.203305;0.987185;CPI: Cycles Per Instruction 
system.cpu2.cpi_total;1.009688;0.848260;0.797652;0.613036;2.203305;0.987185;CPI: Total CPI of All Threads 
system.cpu2.ipc;0.990405;1.178884;1.253680;1.631224;0.453864;1.012981;IPC: Instructions Per Cycle 
system.cpu2.ipc_total;0.990405;1.178884;1.253680;1.631224;0.453864;1.012981;IPC: Total IPC of All Threads 
system.cpu2.int_regfile_reads;37019946;20992100;3094138;5653921;21120359;708645;number of integer regfile reads 
system.cpu2.int_regfile_writes;20237065;10759868;1638981;2895452;12953309;342738;number of integer regfile writes 
system.cpu2.fp_regfile_reads;144699;2488757;294263;1029432;10819652;2463;number of floating regfile reads 
system.cpu2.fp_regfile_writes;146654;1889710;201553;841053;6295803;2359;number of floating regfile writes 
system.cpu2.misc_regfile_reads;1681125;3663610;452349;1547638;7435035;17921;number of misc regfile reads 
system.cpu2.misc_regfile_writes;444457;270334;25818;25811;493264;7814;number of misc regfile writes 
system.cpu2.icache.tags.replacements;580310;249844;35326;32312;41490;6911;number of replacements 
system.cpu2.icache.tags.tagsinuse;473.335723;511.626598;511.984291;511.637842;511.282446;511.905953;Cycle average of tags in use 
system.cpu2.icache.tags.total_refs;4822639;2273298;391907;824065;3064559;94794;Total number of references to valid blocks. 
system.cpu2.icache.tags.sampled_refs;580310;249844;35326;32312;41490;7422;Sample count of references to valid blocks. 
system.cpu2.icache.tags.avg_refs;8.310453;9.098870;11.094010;25.503373;73.862593;12.772029;Average number of references to valid blocks. 
system.cpu2.icache.tags.warmup_cycle;2934828048750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu2.icache.tags.occ_blocks::cpu2.inst;473.335723;511.626598;511.984291;511.637842;511.282446;511.905953;Average occupied blocks per requestor 
system.cpu2.icache.tags.occ_percent::cpu2.inst;0.924484;0.999271;0.999969;0.999293;0.998599;0.999816;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_percent::total;0.924484;0.999271;0.999969;0.999293;0.998599;0.999816;Average percentage of cache occupancy 
system.cpu2.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;511;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::2;13;142;6;84;10;160;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::3;451;260;506;428;502;257;Occupied blocks per task id 
system.cpu2.icache.tags.age_task_id_blocks_1024::4;48;;;;;1;Occupied blocks per task id 
system.cpu2.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;0.998047;Percentage of cache occupancy per task id 
system.cpu2.icache.tags.tag_accesses;11407524;5332874;861642;1744777;6256013;196146;Number of tag accesses 
system.cpu2.icache.tags.data_accesses;11407524;5332874;861642;1744777;6256013;196146;Number of data accesses 
system.cpu2.icache.ReadReq_hits::cpu2.inst;4827389;2290025;377369;823535;3065349;87596;number of ReadReq hits 
system.cpu2.icache.ReadReq_hits::total;4827389;2290025;377369;823535;3065349;87596;number of ReadReq hits 
system.cpu2.icache.demand_hits::cpu2.inst;4827389;2290025;377369;823535;3065349;87596;number of demand (read+write) hits 
system.cpu2.icache.demand_hits::total;4827389;2290025;377369;823535;3065349;87596;number of demand (read+write) hits 
system.cpu2.icache.overall_hits::cpu2.inst;4827389;2290025;377369;823535;3065349;87596;number of overall hits 
system.cpu2.icache.overall_hits::total;4827389;2290025;377369;823535;3065349;87596;number of overall hits 
system.cpu2.icache.ReadReq_misses::cpu2.inst;585893;251487;35788;32696;41910;7021;number of ReadReq misses 
system.cpu2.icache.ReadReq_misses::total;585893;251487;35788;32696;41910;7021;number of ReadReq misses 
system.cpu2.icache.demand_misses::cpu2.inst;585893;251487;35788;32696;41910;7021;number of demand (read+write) misses 
system.cpu2.icache.demand_misses::total;585893;251487;35788;32696;41910;7021;number of demand (read+write) misses 
system.cpu2.icache.overall_misses::cpu2.inst;585893;251487;35788;32696;41910;7021;number of overall misses 
system.cpu2.icache.overall_misses::total;585893;251487;35788;32696;41910;7021;number of overall misses 
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst;55590941277;23871316639;3380096990;3084782993;4004924677;660458499;number of ReadReq miss cycles 
system.cpu2.icache.ReadReq_miss_latency::total;55590941277;23871316639;3380096990;3084782993;4004924677;660458499;number of ReadReq miss cycles 
system.cpu2.icache.demand_miss_latency::cpu2.inst;55590941277;23871316639;3380096990;3084782993;4004924677;660458499;number of demand (read+write) miss cycles 
system.cpu2.icache.demand_miss_latency::total;55590941277;23871316639;3380096990;3084782993;4004924677;660458499;number of demand (read+write) miss cycles 
system.cpu2.icache.overall_miss_latency::cpu2.inst;55590941277;23871316639;3380096990;3084782993;4004924677;660458499;number of overall miss cycles 
system.cpu2.icache.overall_miss_latency::total;55590941277;23871316639;3380096990;3084782993;4004924677;660458499;number of overall miss cycles 
system.cpu2.icache.ReadReq_accesses::cpu2.inst;5413282;2541512;413157;856231;3107259;94617;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.ReadReq_accesses::total;5413282;2541512;413157;856231;3107259;94617;number of ReadReq accesses(hits+misses) 
system.cpu2.icache.demand_accesses::cpu2.inst;5413282;2541512;413157;856231;3107259;94617;number of demand (read+write) accesses 
system.cpu2.icache.demand_accesses::total;5413282;2541512;413157;856231;3107259;94617;number of demand (read+write) accesses 
system.cpu2.icache.overall_accesses::cpu2.inst;5413282;2541512;413157;856231;3107259;94617;number of overall (read+write) accesses 
system.cpu2.icache.overall_accesses::total;5413282;2541512;413157;856231;3107259;94617;number of overall (read+write) accesses 
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst;0.108232;0.098952;0.086621;0.038186;0.013488;0.074204;miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_miss_rate::total;0.108232;0.098952;0.086621;0.038186;0.013488;0.074204;miss rate for ReadReq accesses 
system.cpu2.icache.demand_miss_rate::cpu2.inst;0.108232;0.098952;0.086621;0.038186;0.013488;0.074204;miss rate for demand accesses 
system.cpu2.icache.demand_miss_rate::total;0.108232;0.098952;0.086621;0.038186;0.013488;0.074204;miss rate for demand accesses 
system.cpu2.icache.overall_miss_rate::cpu2.inst;0.108232;0.098952;0.086621;0.038186;0.013488;0.074204;miss rate for overall accesses 
system.cpu2.icache.overall_miss_rate::total;0.108232;0.098952;0.086621;0.038186;0.013488;0.074204;miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst;94882.412449;94920.678361;94447.775511;94347.412313;95560.121141;94069.007121;average ReadReq miss latency 
system.cpu2.icache.ReadReq_avg_miss_latency::total;94882.412449;94920.678361;94447.775511;94347.412313;95560.121141;94069.007121;average ReadReq miss latency 
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst;94882.412449;94920.678361;94447.775511;94347.412313;95560.121141;94069.007121;average overall miss latency 
system.cpu2.icache.demand_avg_miss_latency::total;94882.412449;94920.678361;94447.775511;94347.412313;95560.121141;94069.007121;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst;94882.412449;94920.678361;94447.775511;94347.412313;95560.121141;94069.007121;average overall miss latency 
system.cpu2.icache.overall_avg_miss_latency::total;94882.412449;94920.678361;94447.775511;94347.412313;95560.121141;94069.007121;average overall miss latency 
system.cpu2.icache.blocked_cycles::no_mshrs;1;1;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_mshrs;1;1;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_mshrs;1;1;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu2.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu2.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst;4933;1635;462;381;415;109;number of ReadReq MSHR hits 
system.cpu2.icache.ReadReq_mshr_hits::total;4933;1635;462;381;415;109;number of ReadReq MSHR hits 
system.cpu2.icache.demand_mshr_hits::cpu2.inst;4933;1635;462;381;415;109;number of demand (read+write) MSHR hits 
system.cpu2.icache.demand_mshr_hits::total;4933;1635;462;381;415;109;number of demand (read+write) MSHR hits 
system.cpu2.icache.overall_mshr_hits::cpu2.inst;4933;1635;462;381;415;109;number of overall MSHR hits 
system.cpu2.icache.overall_mshr_hits::total;4933;1635;462;381;415;109;number of overall MSHR hits 
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst;580960;249852;35326;32315;41495;6912;number of ReadReq MSHR misses 
system.cpu2.icache.ReadReq_mshr_misses::total;580960;249852;35326;32315;41495;6912;number of ReadReq MSHR misses 
system.cpu2.icache.demand_mshr_misses::cpu2.inst;580960;249852;35326;32315;41495;6912;number of demand (read+write) MSHR misses 
system.cpu2.icache.demand_mshr_misses::total;580960;249852;35326;32315;41495;6912;number of demand (read+write) MSHR misses 
system.cpu2.icache.overall_mshr_misses::cpu2.inst;580960;249852;35326;32315;41495;6912;number of overall MSHR misses 
system.cpu2.icache.overall_mshr_misses::total;580960;249852;35326;32315;41495;6912;number of overall MSHR misses 
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst;40624174722;17481759358;2460138758;2246911006;2929137321;478296501;number of ReadReq MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_latency::total;40624174722;17481759358;2460138758;2246911006;2929137321;478296501;number of ReadReq MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst;40624174722;17481759358;2460138758;2246911006;2929137321;478296501;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.demand_mshr_miss_latency::total;40624174722;17481759358;2460138758;2246911006;2929137321;478296501;number of demand (read+write) MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst;40624174722;17481759358;2460138758;2246911006;2929137321;478296501;number of overall MSHR miss cycles 
system.cpu2.icache.overall_mshr_miss_latency::total;40624174722;17481759358;2460138758;2246911006;2929137321;478296501;number of overall MSHR miss cycles 
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst;0.107321;0.098308;0.085503;0.037741;0.013354;0.073052;mshr miss rate for ReadReq accesses 
system.cpu2.icache.ReadReq_mshr_miss_rate::total;0.107321;0.098308;0.085503;0.037741;0.013354;0.073052;mshr miss rate for ReadReq accesses 
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst;0.107321;0.098308;0.085503;0.037741;0.013354;0.073052;mshr miss rate for demand accesses 
system.cpu2.icache.demand_mshr_miss_rate::total;0.107321;0.098308;0.085503;0.037741;0.013354;0.073052;mshr miss rate for demand accesses 
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst;0.107321;0.098308;0.085503;0.037741;0.013354;0.073052;mshr miss rate for overall accesses 
system.cpu2.icache.overall_mshr_miss_rate::total;0.107321;0.098308;0.085503;0.037741;0.013354;0.073052;mshr miss rate for overall accesses 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst;69925.941067;69968.458760;69641.022420;69531.518057;70590.127027;69197.989149;average ReadReq mshr miss latency 
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total;69925.941067;69968.458760;69641.022420;69531.518057;70590.127027;69197.989149;average ReadReq mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst;69925.941067;69968.458760;69641.022420;69531.518057;70590.127027;69197.989149;average overall mshr miss latency 
system.cpu2.icache.demand_avg_mshr_miss_latency::total;69925.941067;69968.458760;69641.022420;69531.518057;70590.127027;69197.989149;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst;69925.941067;69968.458760;69641.022420;69531.518057;70590.127027;69197.989149;average overall mshr miss latency 
system.cpu2.icache.overall_avg_mshr_miss_latency::total;69925.941067;69968.458760;69641.022420;69531.518057;70590.127027;69197.989149;average overall mshr miss latency 
system.cpu2.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu2.dcache.tags.replacements;194481;108518;19492;20692;149277;11379;number of replacements 
system.cpu2.dcache.tags.tagsinuse;719.286527;954.691851;970.721508;927.868956;1007.706583;868.360247;Cycle average of tags in use 
system.cpu2.dcache.tags.total_refs;7677439;4942007;730523;1359646;6288138;142003;Total number of references to valid blocks. 
system.cpu2.dcache.tags.sampled_refs;194481;108518;19492;20692;149277;12403;Sample count of references to valid blocks. 
system.cpu2.dcache.tags.avg_refs;39.476550;45.540896;37.478094;65.708776;42.123957;11.449085;Average number of references to valid blocks. 
system.cpu2.dcache.tags.warmup_cycle;2947747688750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu2.dcache.tags.occ_blocks::cpu2.data;719.286527;954.691851;970.721508;927.868956;1007.706583;868.360247;Average occupied blocks per requestor 
system.cpu2.dcache.tags.occ_percent::cpu2.data;0.702428;0.932316;0.947970;0.906122;0.984088;0.848008;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_percent::total;0.702428;0.932316;0.947970;0.906122;0.984088;0.848008;Average percentage of cache occupancy 
system.cpu2.dcache.tags.occ_task_id_blocks::1024;865;1024;760;716;746;1024;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::3;746;19;749;637;743;17;Occupied blocks per task id 
system.cpu2.dcache.tags.age_task_id_blocks_1024::4;119;;10;;1;;Occupied blocks per task id 
system.cpu2.dcache.tags.occ_task_id_percent::1024;0.844727;1;0.742188;0.699219;0.728516;1;Percentage of cache occupancy per task id 
system.cpu2.dcache.tags.tag_accesses;17213415;11034902;1655007;2905663;13497148;387372;Number of tag accesses 
system.cpu2.dcache.tags.data_accesses;17213415;11034902;1655007;2905663;13497148;387372;Number of data accesses 
system.cpu2.dcache.ReadReq_hits::cpu2.data;4806898;3327361;475203;884084;5645797;82898;number of ReadReq hits 
system.cpu2.dcache.ReadReq_hits::total;4806898;3327361;475203;884084;5645797;82898;number of ReadReq hits 
system.cpu2.dcache.WriteReq_hits::cpu2.data;2736884;1432979;237515;462492;631859;37765;number of WriteReq hits 
system.cpu2.dcache.WriteReq_hits::total;2736884;1432979;237515;462492;631859;37765;number of WriteReq hits 
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data;55859;34360;4504;4037;7017;1277;number of LoadLockedReq hits 
system.cpu2.dcache.LoadLockedReq_hits::total;55859;34360;4504;4037;7017;1277;number of LoadLockedReq hits 
system.cpu2.dcache.StoreCondReq_hits::cpu2.data;48641;23053;4263;3715;6777;1266;number of StoreCondReq hits 
system.cpu2.dcache.StoreCondReq_hits::total;48641;23053;4263;3715;6777;1266;number of StoreCondReq hits 
system.cpu2.dcache.demand_hits::cpu2.data;7543782;4760340;712718;1346576;6277656;120663;number of demand (read+write) hits 
system.cpu2.dcache.demand_hits::total;7543782;4760340;712718;1346576;6277656;120663;number of demand (read+write) hits 
system.cpu2.dcache.overall_hits::cpu2.data;7543782;4760340;712718;1346576;6277656;120663;number of overall hits 
system.cpu2.dcache.overall_hits::total;7543782;4760340;712718;1346576;6277656;120663;number of overall hits 
system.cpu2.dcache.ReadReq_misses::cpu2.data;311370;204605;30693;28098;113033;13216;number of ReadReq misses 
system.cpu2.dcache.ReadReq_misses::total;311370;204605;30693;28098;113033;13216;number of ReadReq misses 
system.cpu2.dcache.WriteReq_misses::cpu2.data;449814;356080;63194;56926;265064;51117;number of WriteReq misses 
system.cpu2.dcache.WriteReq_misses::total;449814;356080;63194;56926;265064;51117;number of WriteReq misses 
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data;20706;18901;972;953;1576;198;number of LoadLockedReq misses 
system.cpu2.dcache.LoadLockedReq_misses::total;20706;18901;972;953;1576;198;number of LoadLockedReq misses 
system.cpu2.dcache.StoreCondReq_misses::cpu2.data;21874;22808;508;672;1038;44;number of StoreCondReq misses 
system.cpu2.dcache.StoreCondReq_misses::total;21874;22808;508;672;1038;44;number of StoreCondReq misses 
system.cpu2.dcache.demand_misses::cpu2.data;761184;560685;93887;85024;378097;64333;number of demand (read+write) misses 
system.cpu2.dcache.demand_misses::total;761184;560685;93887;85024;378097;64333;number of demand (read+write) misses 
system.cpu2.dcache.overall_misses::cpu2.data;761184;560685;93887;85024;378097;64333;number of overall misses 
system.cpu2.dcache.overall_misses::total;761184;560685;93887;85024;378097;64333;number of overall misses 
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data;27592029770;15636041891;2718298710;2343201935;10608685111;1245777500;number of ReadReq miss cycles 
system.cpu2.dcache.ReadReq_miss_latency::total;27592029770;15636041891;2718298710;2343201935;10608685111;1245777500;number of ReadReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data;37820416232;30617029934;5951257920;5215448167;26972857595;4944618657;number of WriteReq miss cycles 
system.cpu2.dcache.WriteReq_miss_latency::total;37820416232;30617029934;5951257920;5215448167;26972857595;4944618657;number of WriteReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data;1535452496;1197915239;78382000;71017250;117735746;18457750;number of LoadLockedReq miss cycles 
system.cpu2.dcache.LoadLockedReq_miss_latency::total;1535452496;1197915239;78382000;71017250;117735746;18457750;number of LoadLockedReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data;1325436179;1384513226;30914947;40799925;63561924;2692995;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondReq_miss_latency::total;1325436179;1384513226;30914947;40799925;63561924;2692995;number of StoreCondReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data;370000;3160000;72000;;576000;;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.StoreCondFailReq_miss_latency::total;370000;3160000;72000;;576000;;number of StoreCondFailReq miss cycles 
system.cpu2.dcache.demand_miss_latency::cpu2.data;65412446002;46253071825;8669556630;7558650102;37581542706;6190396157;number of demand (read+write) miss cycles 
system.cpu2.dcache.demand_miss_latency::total;65412446002;46253071825;8669556630;7558650102;37581542706;6190396157;number of demand (read+write) miss cycles 
system.cpu2.dcache.overall_miss_latency::cpu2.data;65412446002;46253071825;8669556630;7558650102;37581542706;6190396157;number of overall miss cycles 
system.cpu2.dcache.overall_miss_latency::total;65412446002;46253071825;8669556630;7558650102;37581542706;6190396157;number of overall miss cycles 
system.cpu2.dcache.ReadReq_accesses::cpu2.data;5118268;3531966;505896;912182;5758830;96114;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.ReadReq_accesses::total;5118268;3531966;505896;912182;5758830;96114;number of ReadReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::cpu2.data;3186698;1789059;300709;519418;896923;88882;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.WriteReq_accesses::total;3186698;1789059;300709;519418;896923;88882;number of WriteReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data;76565;53261;5476;4990;8593;1475;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.LoadLockedReq_accesses::total;76565;53261;5476;4990;8593;1475;number of LoadLockedReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data;70515;45861;4771;4387;7815;1310;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.StoreCondReq_accesses::total;70515;45861;4771;4387;7815;1310;number of StoreCondReq accesses(hits+misses) 
system.cpu2.dcache.demand_accesses::cpu2.data;8304966;5321025;806605;1431600;6655753;184996;number of demand (read+write) accesses 
system.cpu2.dcache.demand_accesses::total;8304966;5321025;806605;1431600;6655753;184996;number of demand (read+write) accesses 
system.cpu2.dcache.overall_accesses::cpu2.data;8304966;5321025;806605;1431600;6655753;184996;number of overall (read+write) accesses 
system.cpu2.dcache.overall_accesses::total;8304966;5321025;806605;1431600;6655753;184996;number of overall (read+write) accesses 
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data;0.060835;0.057929;0.060671;0.030803;0.019628;0.137503;miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_miss_rate::total;0.060835;0.057929;0.060671;0.030803;0.019628;0.137503;miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data;0.141154;0.199032;0.210150;0.109596;0.295526;0.575111;miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_miss_rate::total;0.141154;0.199032;0.210150;0.109596;0.295526;0.575111;miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data;0.270437;0.354875;0.177502;0.190982;0.183405;0.134237;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_miss_rate::total;0.270437;0.354875;0.177502;0.190982;0.183405;0.134237;miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data;0.310204;0.497329;0.106477;0.153180;0.132821;0.033588;miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_miss_rate::total;0.310204;0.497329;0.106477;0.153180;0.132821;0.033588;miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_miss_rate::cpu2.data;0.091654;0.105372;0.116398;0.059391;0.056808;0.347753;miss rate for demand accesses 
system.cpu2.dcache.demand_miss_rate::total;0.091654;0.105372;0.116398;0.059391;0.056808;0.347753;miss rate for demand accesses 
system.cpu2.dcache.overall_miss_rate::cpu2.data;0.091654;0.105372;0.116398;0.059391;0.056808;0.347753;miss rate for overall accesses 
system.cpu2.dcache.overall_miss_rate::total;0.091654;0.105372;0.116398;0.059391;0.056808;0.347753;miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data;88614.926839;76420.624574;88564.125696;83393.904726;93854.760212;94262.825363;average ReadReq miss latency 
system.cpu2.dcache.ReadReq_avg_miss_latency::total;88614.926839;76420.624574;88564.125696;83393.904726;93854.760212;94262.825363;average ReadReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data;84080.122522;85983.570922;94174.414027;91618.033359;101759.792333;96731.393802;average WriteReq miss latency 
system.cpu2.dcache.WriteReq_avg_miss_latency::total;84080.122522;85983.570922;94174.414027;91618.033359;101759.792333;96731.393802;average WriteReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data;74154.954892;63378.405322;80639.917695;74519.674711;74705.422589;93220.959596;average LoadLockedReq miss latency 
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total;74154.954892;63378.405322;80639.917695;74519.674711;74705.422589;93220.959596;average LoadLockedReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data;60594.138201;60702.965012;60856.194882;60714.174107;61234.994220;61204.431818;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total;60594.138201;60702.965012;60856.194882;60714.174107;61234.994220;61204.431818;average StoreCondReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data;inf;inf;inf;;inf;;average StoreCondFailReq miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;;inf;;average StoreCondFailReq miss latency 
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data;85935.130011;82493.863444;92340.330717;88900.194086;99396.564125;96224.273033;average overall miss latency 
system.cpu2.dcache.demand_avg_miss_latency::total;85935.130011;82493.863444;92340.330717;88900.194086;99396.564125;96224.273033;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data;85935.130011;82493.863444;92340.330717;88900.194086;99396.564125;96224.273033;average overall miss latency 
system.cpu2.dcache.overall_avg_miss_latency::total;85935.130011;82493.863444;92340.330717;88900.194086;99396.564125;96224.273033;average overall miss latency 
system.cpu2.dcache.blocked_cycles::no_mshrs;18432;18997;3989;2581;12521;3371;number of cycles access was blocked 
system.cpu2.dcache.blocked_cycles::no_targets;58;26;17;11;50;11;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_mshrs;5203;3964;900;523;2261;643;number of cycles access was blocked 
system.cpu2.dcache.blocked::no_targets;18;12;5;3;10;3;number of cycles access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_mshrs;3.542572;4.792381;4.432222;4.934990;5.537815;5.242613;average number of cycles each access was blocked 
system.cpu2.dcache.avg_blocked_cycles::no_targets;3.222222;2.166667;3.400000;3.666667;5;3.666667;average number of cycles each access was blocked 
system.cpu2.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu2.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu2.dcache.writebacks::writebacks;93919;65236;11624;10674;97159;7115;number of writebacks 
system.cpu2.dcache.writebacks::total;93919;65236;11624;10674;97159;7115;number of writebacks 
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data;128511;85030;19238;13128;44887;8202;number of ReadReq MSHR hits 
system.cpu2.dcache.ReadReq_mshr_hits::total;128511;85030;19238;13128;44887;8202;number of ReadReq MSHR hits 
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data;309121;248472;53226;47621;180309;44366;number of WriteReq MSHR hits 
system.cpu2.dcache.WriteReq_mshr_hits::total;309121;248472;53226;47621;180309;44366;number of WriteReq MSHR hits 
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data;3402;1049;171;122;212;90;number of LoadLockedReq MSHR hits 
system.cpu2.dcache.LoadLockedReq_mshr_hits::total;3402;1049;171;122;212;90;number of LoadLockedReq MSHR hits 
system.cpu2.dcache.demand_mshr_hits::cpu2.data;437632;333502;72464;60749;225196;52568;number of demand (read+write) MSHR hits 
system.cpu2.dcache.demand_mshr_hits::total;437632;333502;72464;60749;225196;52568;number of demand (read+write) MSHR hits 
system.cpu2.dcache.overall_mshr_hits::cpu2.data;437632;333502;72464;60749;225196;52568;number of overall MSHR hits 
system.cpu2.dcache.overall_mshr_hits::total;437632;333502;72464;60749;225196;52568;number of overall MSHR hits 
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data;182859;119575;11455;14970;68146;5014;number of ReadReq MSHR misses 
system.cpu2.dcache.ReadReq_mshr_misses::total;182859;119575;11455;14970;68146;5014;number of ReadReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data;140693;107608;9968;9305;84755;6751;number of WriteReq MSHR misses 
system.cpu2.dcache.WriteReq_mshr_misses::total;140693;107608;9968;9305;84755;6751;number of WriteReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data;17304;17852;801;831;1364;108;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.LoadLockedReq_mshr_misses::total;17304;17852;801;831;1364;108;number of LoadLockedReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data;21866;22672;507;668;1036;44;number of StoreCondReq MSHR misses 
system.cpu2.dcache.StoreCondReq_mshr_misses::total;21866;22672;507;668;1036;44;number of StoreCondReq MSHR misses 
system.cpu2.dcache.demand_mshr_misses::cpu2.data;323552;227183;21423;24275;152901;11765;number of demand (read+write) MSHR misses 
system.cpu2.dcache.demand_mshr_misses::total;323552;227183;21423;24275;152901;11765;number of demand (read+write) MSHR misses 
system.cpu2.dcache.overall_mshr_misses::cpu2.data;323552;227183;21423;24275;152901;11765;number of overall MSHR misses 
system.cpu2.dcache.overall_mshr_misses::total;323552;227183;21423;24275;152901;11765;number of overall MSHR misses 
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data;12006703513;6796313825;819442761;973662258;5277647065;371886250;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_miss_latency::total;12006703513;6796313825;819442761;973662258;5277647065;371886250;number of ReadReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data;8568089553;5610462534;690859876;600108819;6803370528;508241996;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.WriteReq_mshr_miss_latency::total;8568089553;5610462534;690859876;600108819;6803370528;508241996;number of WriteReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data;873566753;739852256;44375250;42299750;69378003;7252000;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total;873566753;739852256;44375250;42299750;69378003;7252000;number of LoadLockedReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data;802962821;856753774;19200053;25290075;40112076;1670005;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total;802962821;856753774;19200053;25290075;40112076;1670005;number of StoreCondReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data;260000;2170000;50000;;400000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total;260000;2170000;50000;;400000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data;20574793066;12406776359;1510302637;1573771077;12081017593;880128246;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.demand_mshr_miss_latency::total;20574793066;12406776359;1510302637;1573771077;12081017593;880128246;number of demand (read+write) MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data;20574793066;12406776359;1510302637;1573771077;12081017593;880128246;number of overall MSHR miss cycles 
system.cpu2.dcache.overall_mshr_miss_latency::total;20574793066;12406776359;1510302637;1573771077;12081017593;880128246;number of overall MSHR miss cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data;329334000;33730000;26210000;24640000;28221000;;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total;329334000;33730000;26210000;24640000;28221000;;number of ReadReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data;1771958000;694254000;56610000;65374000;133898000;2422000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total;1771958000;694254000;56610000;65374000;133898000;2422000;number of WriteReq MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data;2101292000;727984000;82820000;90014000;162119000;2422000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.overall_mshr_uncacheable_latency::total;2101292000;727984000;82820000;90014000;162119000;2422000;number of overall MSHR uncacheable cycles 
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data;0.035727;0.033855;0.022643;0.016411;0.011833;0.052167;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.ReadReq_mshr_miss_rate::total;0.035727;0.033855;0.022643;0.016411;0.011833;0.052167;mshr miss rate for ReadReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data;0.044150;0.060148;0.033148;0.017914;0.094495;0.075955;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.WriteReq_mshr_miss_rate::total;0.044150;0.060148;0.033148;0.017914;0.094495;0.075955;mshr miss rate for WriteReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data;0.226004;0.335180;0.146275;0.166533;0.158734;0.073220;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total;0.226004;0.335180;0.146275;0.166533;0.158734;0.073220;mshr miss rate for LoadLockedReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data;0.310090;0.494363;0.106267;0.152268;0.132566;0.033588;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total;0.310090;0.494363;0.106267;0.152268;0.132566;0.033588;mshr miss rate for StoreCondReq accesses 
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data;0.038959;0.042695;0.026559;0.016957;0.022973;0.063596;mshr miss rate for demand accesses 
system.cpu2.dcache.demand_mshr_miss_rate::total;0.038959;0.042695;0.026559;0.016957;0.022973;0.063596;mshr miss rate for demand accesses 
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data;0.038959;0.042695;0.026559;0.016957;0.022973;0.063596;mshr miss rate for overall accesses 
system.cpu2.dcache.overall_mshr_miss_rate::total;0.038959;0.042695;0.026559;0.016957;0.022973;0.063596;mshr miss rate for overall accesses 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data;65660.992967;56837.247125;71535.815015;65040.898998;77446.175344;74169.575189;average ReadReq mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total;65660.992967;56837.247125;71535.815015;65040.898998;77446.175344;74169.575189;average ReadReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data;60899.188680;52137.968683;69307.772472;64493.156260;80271.022689;75283.957340;average WriteReq mshr miss latency 
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total;60899.188680;52137.968683;69307.772472;64493.156260;80271.022689;75283.957340;average WriteReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data;50483.515546;41443.662111;55399.812734;50902.226233;50863.638563;67148.148148;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total;50483.515546;41443.662111;55399.812734;50902.226233;50863.638563;67148.148148;average LoadLockedReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data;36721.980289;37789.069072;37869.927022;37859.393713;38718.220077;37954.659091;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total;36721.980289;37789.069072;37869.927022;37859.393713;38718.220077;37954.659091;average StoreCondReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data;inf;inf;inf;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data;63590.375167;54611.376551;70499.119498;64830.940350;79012.024728;74809.030684;average overall mshr miss latency 
system.cpu2.dcache.demand_avg_mshr_miss_latency::total;63590.375167;54611.376551;70499.119498;64830.940350;79012.024728;74809.030684;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data;63590.375167;54611.376551;70499.119498;64830.940350;79012.024728;74809.030684;average overall mshr miss latency 
system.cpu2.dcache.overall_avg_mshr_miss_latency::total;63590.375167;54611.376551;70499.119498;64830.940350;79012.024728;74809.030684;average overall mshr miss latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu2.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu3.branchPred.lookups;6783319;2975841;218158;705822;3988736;4236;Number of BP lookups 
system.cpu3.branchPred.condPredicted;5849885;2261723;180575;664475;3922177;3492;Number of conditional branches predicted 
system.cpu3.branchPred.condIncorrect;140983;101456;9014;30964;9579;91;Number of conditional branches incorrect 
system.cpu3.branchPred.BTBLookups;3442886;1798429;129809;573007;1277971;3506;Number of BTB lookups 
system.cpu3.branchPred.BTBHits;1368114;1379458;82336;518792;1089725;1159;Number of BTB hits 
system.cpu3.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu3.branchPred.BTBHitPct;39.737418;76.703501;63.428576;90.538510;85.269932;33.057616;BTB Hit Percentage 
system.cpu3.branchPred.usedRAS;327974;261498;13065;15145;22815;268;Number of times the RAS was used to get a target. 
system.cpu3.branchPred.RASInCorrect;11147;7976;509;568;948;15;Number of incorrect RAS predictions. 
system.cpu3.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu3.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu3.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu3.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu3.dtb.read_hits;3002636;3407276;158169;929141;5466763;2609;DTB read hits 
system.cpu3.dtb.read_misses;21507;8963;2559;2001;55546;36;DTB read misses 
system.cpu3.dtb.read_acv;127;3;47;22;24;0;DTB read access violations 
system.cpu3.dtb.read_accesses;79708;921819;44260;798535;5278285;36;DTB read accesses 
system.cpu3.dtb.write_hits;1944335;1832983;100864;434731;1162803;1485;DTB write hits 
system.cpu3.dtb.write_misses;7875;3228;654;436;294298;14;DTB write misses 
system.cpu3.dtb.write_acv;133;23;45;22;23;0;DTB write access violations 
system.cpu3.dtb.write_accesses;32314;248637;29073;354901;1180450;14;DTB write accesses 
system.cpu3.dtb.data_hits;4946971;5240259;259033;1363872;6629566;4094;DTB hits 
system.cpu3.dtb.data_misses;29382;12191;3213;2437;349844;50;DTB misses 
system.cpu3.dtb.data_acv;260;26;92;44;47;0;DTB access violations 
system.cpu3.dtb.data_accesses;112022;1170456;73333;1153436;6458735;50;DTB accesses 
system.cpu3.itb.fetch_hits;645789;637520;60016;728022;2688327;397;ITB hits 
system.cpu3.itb.fetch_misses;2915;29952;2294;3060;8910;128;ITB misses 
system.cpu3.itb.fetch_acv;61;1377;65;102;25;0;ITB acv 
system.cpu3.itb.fetch_accesses;648704;667472;62310;731082;2697237;525;ITB accesses 
system.cpu3.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu3.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu3.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu3.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu3.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu3.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu3.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu3.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu3.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu3.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu3.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu3.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu3.numCycles;16931950;12142794;797347;2570014;32319350;14963;number of cpu cycles simulated 
system.cpu3.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu3.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu3.fetch.icacheStallCycles;6019290;4144017;258769;934302;3246712;3134;Number of cycles fetch is stalled on an Icache miss 
system.cpu3.fetch.Insts;23002910;19351348;1217683;5596367;32897524;17147;Number of instructions fetch has processed 
system.cpu3.fetch.Branches;6783319;2975841;218158;705822;3988736;4236;Number of branches that fetch encountered 
system.cpu3.fetch.predictedBranches;1696088;1640956;95401;533937;1112540;1427;Number of branches that fetch has predicted taken 
system.cpu3.fetch.Cycles;10401221;6075418;433232;1454336;28395936;4936;Number of cycles fetch has run and was not squashing or blocked 
system.cpu3.fetch.SquashCycles;524058;315610;27878;72448;478862;504;Number of cycles fetch has spent squashing 
system.cpu3.fetch.MiscStallCycles;55081;30452;934;2659;40068;104;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu3.fetch.PendingTrapStallCycles;55075;1680975;88214;139633;394130;6353;Number of stall cycles due to pending traps 
system.cpu3.fetch.PendingQuiesceStallCycles;101635;36869;1103;1229;1345;184;Number of stall cycles due to pending quiesce instructions 
system.cpu3.fetch.CacheLines;2788123;2340572;159774;830316;2879958;2274;Number of cache lines fetched 
system.cpu3.fetch.IcacheSquashes;95806;52477;4942;7374;4886;44;Number of outstanding Icache misses that were squashed 
system.cpu3.fetch.rateDist::samples;16894331;12125744;796191;2568907;32317639;14963;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::mean;1.361576;1.595890;1.529386;2.178501;1.017943;1.145960;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::stdev;2.704290;2.809713;2.760218;2.785728;2.492445;2.499983;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::0;12747966;8488838;570590;1473041;26996098;11793;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::1;337804;269286;13639;20471;171085;254;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::2;426333;491391;23766;89288;294909;357;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::3;295481;291259;20492;27147;911817;216;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::4;594392;476446;41440;368005;218741;538;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::5;244678;343575;11521;60737;263778;159;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::6;268096;174949;17334;344134;160379;184;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::7;120185;167850;11605;13302;161614;216;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::8;1859396;1422150;85804;172782;3139218;1246;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.rateDist::total;16894331;12125744;796191;2568907;32317639;14963;Number of instructions fetched each cycle (Total) 
system.cpu3.fetch.branchRate;0.400622;0.245071;0.273605;0.274637;0.123416;0.283098;Number of branch fetches per cycle 
system.cpu3.fetch.rate;1.358551;1.593649;1.527168;2.177563;1.017889;1.145960;Number of inst fetches per cycle 
system.cpu3.decode.IdleCycles;4793964;3293661;224169;731753;2451771;2827;Number of cycles decode is idle 
system.cpu3.decode.BlockedCycles;8625733;5502393;366063;873650;25956446;9147;Number of cycles decode is blocked 
system.cpu3.decode.RunCycles;2962069;2926901;176720;769566;2140393;2487;Number of cycles decode is running 
system.cpu3.decode.UnblockCycles;273784;260086;16368;158741;1530649;255;Number of cycles decode is unblocking 
system.cpu3.decode.SquashCycles;238780;142703;12871;35197;238380;247;Number of cycles decode is squashing 
system.cpu3.decode.BranchResolved;266479;204900;12047;12838;16640;191;Number of times decode resolved a branch 
system.cpu3.decode.BranchMispred;24491;15274;1108;1047;1074;5;Number of times decode detected a branch misprediction 
system.cpu3.decode.DecodedInsts;17794111;17825725;1071975;5294518;25358466;15263;Number of instructions handled by decode 
system.cpu3.decode.SquashedInsts;80082;41339;3360;2968;4703;32;Number of squashed instructions handled by decode 
system.cpu3.rename.SquashCycles;238780;142703;12871;35197;238380;247;Number of cycles rename is squashing 
system.cpu3.rename.IdleCycles;5027301;3488064;236658;808336;2803687;3056;Number of cycles rename is idle 
system.cpu3.rename.BlockCycles;295904;218357;17374;55168;9257073;291;Number of cycles rename is blocking 
system.cpu3.rename.serializeStallCycles;7558088;4467874;304781;349180;9109840;8073;count of cycles rename stalled for serializing inst 
system.cpu3.rename.RunCycles;3010992;3003848;181141;845171;2840595;2518;Number of cycles rename is running 
system.cpu3.rename.UnblockCycles;763264;804898;43366;475855;8068064;778;Number of cycles rename is unblocking 
system.cpu3.rename.RenamedInsts;16633521;17127547;1016264;5125976;24230753;14040;Number of instructions processed by rename 
system.cpu3.rename.ROBFullEvents;77;9335;;16907;2;;Number of times rename has blocked due to ROB full 
system.cpu3.rename.IQFullEvents;21251;59548;3460;7139;4689747;12;Number of times rename has blocked due to IQ full 
system.cpu3.rename.LQFullEvents;6992;264353;2686;380339;1432978;;Number of times rename has blocked due to LQ full 
system.cpu3.rename.SQFullEvents;57286;71877;5786;3880;53908;6;Number of times rename has blocked due to SQ full 
system.cpu3.rename.RenamedOperands;11252144;12589503;721912;3988483;18775742;9348;Number of destination operands rename has renamed 
system.cpu3.rename.RenameLookups;20262364;23300737;1316530;7077997;31131670;16226;Number of register rename lookups that rename has made 
system.cpu3.rename.int_rename_lookups;20210956;21051651;1187020;5084951;20290479;16218;Number of integer rename lookups 
system.cpu3.rename.fp_rename_lookups;45157;2240703;128916;1991974;10840528;;Number of floating rename lookups 
system.cpu3.rename.CommittedMaps;9521048;10981466;598663;3515241;11933728;7897;Number of HB maps that are committed 
system.cpu3.rename.UndoneMaps;1731088;1608045;123249;473242;6842014;1451;Number of HB maps that are undone due to squashing 
system.cpu3.rename.serializingInsts;772442;418196;34474;37310;1399248;862;count of serializing insts renamed 
system.cpu3.rename.tempSerializingInsts;71823;59060;3237;3301;5028;42;count of temporary serializing insts renamed 
system.cpu3.rename.skidInsts;2793110;1984057;126133;906233;9847829;3036;count of insts added to the skid buffer 
system.cpu3.memDep0.insertedLoads;3210360;3573242;173814;980416;5641974;2799;Number of loads inserted to the mem dependence unit. 
system.cpu3.memDep0.insertedStores;2092005;1954568;108768;461842;1699929;1718;Number of stores inserted to the mem dependence unit. 
system.cpu3.memDep0.conflictingLoads;644949;416403;28027;391894;660165;639;Number of conflicting loads. 
system.cpu3.memDep0.conflictingStores;319402;224797;15536;369512;409558;411;Number of conflicting stores. 
system.cpu3.iq.iqInstsAdded;15064853;16160227;930488;4864873;22049837;12376;Number of instructions added to the IQ (excludes non-spec) 
system.cpu3.iq.iqNonSpecInstsAdded;1008209;389335;28868;33225;1020396;1171;Number of non-speculative instructions added to the IQ 
system.cpu3.iq.iqInstsIssued;14722942;15778254;897304;4717286;21400102;12034;Number of instructions issued 
system.cpu3.iq.iqSquashedInstsIssued;34040;31095;1372;1629;4436;64;Number of squashed instructions issued 
system.cpu3.iq.iqSquashedInstsExamined;2636522;1911379;144612;427911;9204720;2640;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu3.iq.iqSquashedOperandsExamined;1081751;973015;74931;290310;1915939;1116;Number of squashed operands that are examined and possibly removed from graph 
system.cpu3.iq.iqSquashedNonSpecRemoved;730703;222161;19660;22661;1001567;922;Number of squashed non-spec instructions that were removed 
system.cpu3.iq.issued_per_cycle::samples;16894331;12125744;796191;2568907;32317639;14963;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::mean;0.871472;1.301219;1.126996;1.836301;0.662180;0.804250;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::stdev;1.496532;1.868387;1.740398;1.708650;1.319543;1.416566;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::0;10676249;6411302;465623;735655;21278494;9542;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::1;2654945;1938949;110652;533614;6462188;2533;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::2;1253957;1232691;62027;473613;2493025;1123;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::3;869102;785323;63738;377687;759190;702;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::4;741191;713392;42452;264951;317911;592;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::5;368854;487061;25581;101852;341579;217;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::6;209958;294596;14645;50307;190884;123;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::7;76605;137935;5983;17345;245493;90;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::8;43470;124495;5490;13883;228875;41;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu3.iq.issued_per_cycle::total;16894331;12125744;796191;2568907;32317639;14963;Number of insts issued each cycle 
system.cpu3.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntAlu;20599;34004;887;1649;1973;15;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatAdd;0;18014;527;1;2;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatCmp;0;33;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatCvt;0;449;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatMult;0;28199;768;6876;5;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatDiv;0;77831;0;313;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::MemRead;239020;241418;14226;12041;134712;203;attempts to use FU when none available 
system.cpu3.iq.fu_full::MemWrite;158739;176333;7666;8130;27319;134;attempts to use FU when none available 
system.cpu3.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu3.iq.FU_type_0::No_OpClass;535;6;558;1236;7;0;Type of FU issued 
system.cpu3.iq.FU_type_0::IntAlu;9058547;9122490;549477;2580040;7022765;7134;Type of FU issued 
system.cpu3.iq.FU_type_0::IntMult;34234;25346;1058;2106;3928;42;Type of FU issued 
system.cpu3.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatAdd;5819;678807;27802;372609;3212459;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatCmp;0;47445;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatCvt;0;11130;905;1924;9;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatMult;0;191410;23040;349989;3015613;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatDiv;268;43503;279;5111;3;0;Type of FU issued 
system.cpu3.iq.FU_type_0::FloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::MemRead;3177919;3546482;170133;945852;5545311;2741;Type of FU issued 
system.cpu3.iq.FU_type_0::MemWrite;1989922;1872147;103491;437340;1464823;1569;Type of FU issued 
system.cpu3.iq.FU_type_0::IprAccess;455698;239488;20561;21079;1135184;548;Type of FU issued 
system.cpu3.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu3.iq.FU_type_0::total;14722942;15778254;897304;4717286;21400102;12034;Type of FU issued 
system.cpu3.iq.rate;0.869536;1.299392;1.125362;1.835510;0.662145;0.804250;Inst issue rate 
system.cpu3.iq.fu_busy_cnt;418358;576281;24074;29010;164011;352;FU busy when requested 
system.cpu3.iq.fu_busy_rate;0.028415;0.036524;0.026829;0.006150;0.007664;0.029250;FU busy rate (busy events/executed inst) 
system.cpu3.iq.int_inst_queue_reads;46588549;40260100;2378119;8334006;62561243;39447;Number of integer instruction queue reads 
system.cpu3.iq.int_inst_queue_writes;18627967;16438503;983956;3261408;25889591;16226;Number of integer instruction queue writes 
system.cpu3.iq.int_inst_queue_wakeup_accesses;14270998;13603276;757798;2825004;14510056;11679;Number of integer instruction queue wakeup accesses 
system.cpu3.iq.fp_inst_queue_reads;204063;4029529;238126;3700112;12725047;0;Number of floating instruction queue reads 
system.cpu3.iq.fp_inst_queue_writes;95678;2027715;120749;2065334;6387389;0;Number of floating instruction queue writes 
system.cpu3.iq.fp_inst_queue_wakeup_accesses;93609;1899160;114961;1809461;6361763;0;Number of floating instruction queue wakeup accesses 
system.cpu3.iq.int_alu_accesses;15031002;14247549;799215;2890846;15201336;12386;Number of integer alu accesses 
system.cpu3.iq.fp_alu_accesses;109763;2106980;121605;1854214;6362770;0;Number of floating point alu accesses 
system.cpu3.iew.lsq.thread0.forwLoads;127789;176665;4701;6603;17188;98;Number of loads that had data forwarded from stores 
system.cpu3.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu3.iew.lsq.thread0.squashedLoads;495378;395586;33359;102928;3378363;394;Number of loads squashed 
system.cpu3.iew.lsq.thread0.ignoredResponses;615;491;91;85;56;0;Number of memory responses ignored because the instruction is squashed 
system.cpu3.iew.lsq.thread0.memOrderViolation;14448;6472;765;770;2060;39;Number of memory ordering violations 
system.cpu3.iew.lsq.thread0.squashedStores;272599;239499;13151;33007;956080;369;Number of stores squashed 
system.cpu3.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu3.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu3.iew.lsq.thread0.rescheduledLoads;1519;23;20;19;11;1;Number of loads that were rescheduled 
system.cpu3.iew.lsq.thread0.cacheBlocked;3708;6634;990;550;2369;0;Number of times an access to memory failed due to the cache being blocked 
system.cpu3.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu3.iew.iewSquashCycles;238780;142703;12871;35197;238380;247;Number of cycles IEW is squashing 
system.cpu3.iew.iewBlockCycles;286080;193069;15412;39882;3119338;293;Number of cycles IEW is blocking 
system.cpu3.iew.iewUnblockCycles;5226;12858;573;4780;924557;0;Number of cycles IEW is unblocking 
system.cpu3.iew.iewDispatchedInsts;16255956;16710473;978440;4929354;23356722;13745;Number of instructions dispatched to IQ 
system.cpu3.iew.iewDispSquashedInsts;63501;49181;6511;8859;6356;23;Number of squashed instructions skipped by dispatch 
system.cpu3.iew.iewDispLoadInsts;3210360;3573242;173814;980416;5641974;2799;Number of dispatched load instructions 
system.cpu3.iew.iewDispStoreInsts;2092005;1954568;108768;461842;1699929;1718;Number of dispatched store instructions 
system.cpu3.iew.iewDispNonSpecInsts;887858;310861;23781;28128;1012889;1094;Number of dispatched non-speculative instructions 
system.cpu3.iew.iewIQFullEvents;657;1853;187;165;346445;0;Number of times the IQ has become full, causing a stall 
system.cpu3.iew.iewLSQFullEvents;4442;9924;337;4512;5785;0;Number of times the LSQ has become full, causing a stall 
system.cpu3.iew.memOrderViolationEvents;14448;6472;765;770;2060;39;Number of memory order violations 
system.cpu3.iew.predictedTakenIncorrect;51823;57564;4498;34965;5296;57;Number of branches that were predicted taken incorrectly 
system.cpu3.iew.predictedNotTakenIncorrect;180048;86080;7702;7837;122745;169;Number of branches that were predicted not taken incorrectly 
system.cpu3.iew.branchMispredicts;231871;143644;12200;42802;128041;226;Number of branch mispredicts detected at execute 
system.cpu3.iew.iewExecutedInsts;14487315;15595810;883619;4671375;21334349;11775;Number of executed instructions 
system.cpu3.iew.iewExecLoadInsts;3034219;3434170;162211;932289;5533088;2645;Number of load instructions executed 
system.cpu3.iew.iewExecSquashedInsts;235626;182445;13685;45911;65753;259;Number of squashed instructions skipped in execute 
system.cpu3.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu3.iew.exec_nop;182894;160911;19084;31256;286489;198;number of nop insts executed 
system.cpu3.iew.exec_refs;4995708;5283450;264350;1368076;6990912;4152;number of memory reference insts executed 
system.cpu3.iew.exec_branches;2140315;2037716;119397;537272;1045166;1590;Number of branches executed 
system.cpu3.iew.exec_stores;1961489;1849280;102139;435787;1457824;1507;Number of stores executed 
system.cpu3.iew.exec_rate;0.855620;1.284368;1.108199;1.817646;0.660111;0.786941;Inst execution rate 
system.cpu3.iew.wb_sent;14420017;15535691;878356;4646497;21260172;11740;cumulative count of insts sent to commit 
system.cpu3.iew.wb_count;14364607;15502436;872759;4634465;20871819;11679;cumulative count of insts written-back 
system.cpu3.iew.wb_producers;6555668;7935358;418533;2464528;15818388;5602;num instructions producing a value 
system.cpu3.iew.wb_consumers;8949869;10772752;556967;2759698;19159501;7617;num instructions consuming a value 
system.cpu3.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu3.iew.wb_rate;0.848373;1.276678;1.094579;1.803284;0.645799;0.780525;insts written-back per cycle 
system.cpu3.iew.wb_fanout;0.732488;0.736614;0.751450;0.893043;0.825616;0.735460;average fanout of values written-back 
system.cpu3.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu3.commit.commitSquashedInsts;2805756;1939010;150016;437005;6864317;2853;The number of squashed insts skipped by commit 
system.cpu3.commit.commitNonSpecStalls;277506;167174;9208;10564;18829;249;The number of times commit has been forced to stall to communicate backwards 
system.cpu3.commit.branchMispredicts;222006;130722;11188;33749;126514;219;The number of times a branch was mispredicted 
system.cpu3.commit.committed_per_cycle::samples;16368716;11795813;768720;2494589;31285098;14415;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::mean;0.818183;1.243147;1.069782;1.798964;0.451629;0.753937;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::stdev;1.719034;2.215619;2.074865;2.482824;1.058726;1.619103;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::0;11193441;7082237;498645;1296040;22599592;9957;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::1;2509582;1866898;108281;390352;6259890;2293;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::2;850985;863118;49522;46177;1583883;730;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::3;571702;560010;33711;27710;138314;516;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::4;350164;282619;16794;261845;113755;225;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::5;234703;166321;9185;293009;153820;193;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::6;139276;121572;6785;9979;206046;112;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::7;94785;125048;6282;6275;12125;82;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::8;424078;727990;39515;163202;217673;307;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu3.commit.committed_per_cycle::total;16368716;11795813;768720;2494589;31285098;14415;Number of insts commited each cycle 
system.cpu3.commit.committedInsts;13392604;14663933;822363;4487676;14129253;10868;Number of instructions committed 
system.cpu3.commit.committedOps;13392604;14663933;822363;4487676;14129253;10868;Number of ops (including micro ops) committed 
system.cpu3.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu3.commit.refs;4534388;4892725;236072;1306323;3007460;3754;Number of memory references committed 
system.cpu3.commit.loads;2714982;3177656;140455;877488;2263611;2405;Number of loads committed 
system.cpu3.commit.membars;104476;66824;4222;4213;6071;69;Number of memory barriers committed 
system.cpu3.commit.branches;1947990;1907868;108122;514333;621849;1460;Number of branches committed 
system.cpu3.commit.fp_insts;89714;1861917;114453;1802586;6359816;0;Number of committed floating point instructions. 
system.cpu3.commit.int_insts;12880396;13355162;741977;3722743;7492928;10358;Number of committed integer instructions. 
system.cpu3.commit.function_calls;270785;216989;8677;11052;18010;235;Number of function calls committed. 
system.cpu3.commit.op_class_0::No_OpClass;78228;105380;14460;25854;269935;65;Class of committed instruction 
system.cpu3.commit.op_class_0::IntAlu;8180414;8379148;494100;2403580;3480838;6397;Class of committed instruction 
system.cpu3.commit.op_class_0::IntMult;30562;23506;952;1951;3467;35;Class of committed instruction 
system.cpu3.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatAdd;5782;665587;27644;372406;3211422;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatCmp;0;46689;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatCvt;0;10109;894;1911;5;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatMult;0;185225;23040;345048;3014669;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatDiv;267;43252;279;5090;3;0;Class of committed instruction 
system.cpu3.commit.op_class_0::FloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::MemRead;2819458;3244480;144677;881701;2269682;2474;Class of committed instruction 
system.cpu3.commit.op_class_0::MemWrite;1822195;1721073;95756;429056;744048;1349;Class of committed instruction 
system.cpu3.commit.op_class_0::IprAccess;455698;239484;20561;21079;1135184;548;Class of committed instruction 
system.cpu3.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu3.commit.op_class_0::total;13392604;14663933;822363;4487676;14129253;10868;Class of committed instruction 
system.cpu3.commit.bw_lim_events;424078;727990;39515;163202;217673;307;number cycles where commit BW limit reached 
system.cpu3.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu3.rob.rob_reads;32040999;27615756;1686914;7246853;50626181;27717;The number of ROB reads 
system.cpu3.rob.rob_writes;32918858;33533450;1972444;9923767;43019799;27990;The number of ROB writes 
system.cpu3.timesIdled;11299;4656;244;229;372;8;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu3.idleCycles;37619;17050;1156;1107;1711;;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu3.quiesceCycles;291736212;11905737;2132696;2898697;2837240;668192;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu3.committedInsts;13314910;14558559;808461;4463058;13859325;10803;Number of Instructions Simulated 
system.cpu3.committedOps;13314910;14558559;808461;4463058;13859325;10803;Number of Ops (including micro ops) Simulated 
system.cpu3.cpi;1.271653;0.834066;0.986253;0.575841;2.331957;1.385078;CPI: Cycles Per Instruction 
system.cpu3.cpi_total;1.271653;0.834066;0.986253;0.575841;2.331957;1.385078;CPI: Total CPI of All Threads 
system.cpu3.ipc;0.786378;1.198946;1.013939;1.736589;0.428824;0.721981;IPC: Instructions Per Cycle 
system.cpu3.ipc_total;0.786378;1.198946;1.013939;1.736589;0.428824;0.721981;IPC: Total IPC of All Threads 
system.cpu3.int_regfile_reads;18515838;19493361;1070890;4698512;19002981;14513;number of integer regfile reads 
system.cpu3.int_regfile_writes;10238302;10042682;561417;2206838;11847913;8524;number of integer regfile writes 
system.cpu3.fp_regfile_reads;44581;2182996;125675;1797433;10817982;;number of floating regfile reads 
system.cpu3.fp_regfile_writes;48503;1650638;87468;1460272;6294812;;number of floating regfile writes 
system.cpu3.misc_regfile_reads;1476976;3278344;206334;2631878;7403490;10213;number of misc regfile reads 
system.cpu3.misc_regfile_writes;371606;247352;16081;17715;473326;364;number of misc regfile writes 
system.cpu3.icache.tags.replacements;409043;221846;12628;12723;16980;83;number of replacements 
system.cpu3.icache.tags.tagsinuse;479.526475;510.915619;511.870894;511.175487;511.999761;512;Cycle average of tags in use 
system.cpu3.icache.tags.total_refs;2353787;1982248;297837;815493;2863585;10046;Total number of references to valid blocks. 
system.cpu3.icache.tags.sampled_refs;409043;221846;12628;12723;16980;595;Sample count of references to valid blocks. 
system.cpu3.icache.tags.avg_refs;5.754375;8.935243;23.585445;64.095968;168.644582;16.884034;Average number of references to valid blocks. 
system.cpu3.icache.tags.warmup_cycle;2957524078750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu3.icache.tags.occ_blocks::cpu3.inst;479.526475;510.915619;511.870894;511.175487;511.999761;512;Average occupied blocks per requestor 
system.cpu3.icache.tags.occ_percent::cpu3.inst;0.936575;0.997882;0.999748;0.998390;1.000000;1;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_percent::total;0.936575;0.997882;0.999748;0.998390;1.000000;1;Average percentage of cache occupancy 
system.cpu3.icache.tags.occ_task_id_blocks::1024;512;511;512;512;512;512;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::0;22;;;;;;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::1;93;;;;;;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::2;134;12;9;9;17;9;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::3;262;17;468;456;464;19;Occupied blocks per task id 
system.cpu3.icache.tags.age_task_id_blocks_1024::4;1;482;35;47;31;484;Occupied blocks per task id 
system.cpu3.icache.tags.occ_task_id_percent::1024;1;0.998047;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu3.icache.tags.tag_accesses;5985812;4903018;332177;1673363;5776898;4631;Number of tag accesses 
system.cpu3.icache.tags.data_accesses;5985812;4903018;332177;1673363;5776898;4631;Number of data accesses 
system.cpu3.icache.ReadReq_hits::cpu3.inst;2376641;2116888;146964;817450;2862862;2191;number of ReadReq hits 
system.cpu3.icache.ReadReq_hits::total;2376641;2116888;146964;817450;2862862;2191;number of ReadReq hits 
system.cpu3.icache.demand_hits::cpu3.inst;2376641;2116888;146964;817450;2862862;2191;number of demand (read+write) hits 
system.cpu3.icache.demand_hits::total;2376641;2116888;146964;817450;2862862;2191;number of demand (read+write) hits 
system.cpu3.icache.overall_hits::cpu3.inst;2376641;2116888;146964;817450;2862862;2191;number of overall hits 
system.cpu3.icache.overall_hits::total;2376641;2116888;146964;817450;2862862;2191;number of overall hits 
system.cpu3.icache.ReadReq_misses::cpu3.inst;411482;223684;12810;12866;17096;83;number of ReadReq misses 
system.cpu3.icache.ReadReq_misses::total;411482;223684;12810;12866;17096;83;number of ReadReq misses 
system.cpu3.icache.demand_misses::cpu3.inst;411482;223684;12810;12866;17096;83;number of demand (read+write) misses 
system.cpu3.icache.demand_misses::total;411482;223684;12810;12866;17096;83;number of demand (read+write) misses 
system.cpu3.icache.overall_misses::cpu3.inst;411482;223684;12810;12866;17096;83;number of overall misses 
system.cpu3.icache.overall_misses::total;411482;223684;12810;12866;17096;83;number of overall misses 
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst;38836034629;21214612097;1218051237;1225809496;1674486437;7909750;number of ReadReq miss cycles 
system.cpu3.icache.ReadReq_miss_latency::total;38836034629;21214612097;1218051237;1225809496;1674486437;7909750;number of ReadReq miss cycles 
system.cpu3.icache.demand_miss_latency::cpu3.inst;38836034629;21214612097;1218051237;1225809496;1674486437;7909750;number of demand (read+write) miss cycles 
system.cpu3.icache.demand_miss_latency::total;38836034629;21214612097;1218051237;1225809496;1674486437;7909750;number of demand (read+write) miss cycles 
system.cpu3.icache.overall_miss_latency::cpu3.inst;38836034629;21214612097;1218051237;1225809496;1674486437;7909750;number of overall miss cycles 
system.cpu3.icache.overall_miss_latency::total;38836034629;21214612097;1218051237;1225809496;1674486437;7909750;number of overall miss cycles 
system.cpu3.icache.ReadReq_accesses::cpu3.inst;2788123;2340572;159774;830316;2879958;2274;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.ReadReq_accesses::total;2788123;2340572;159774;830316;2879958;2274;number of ReadReq accesses(hits+misses) 
system.cpu3.icache.demand_accesses::cpu3.inst;2788123;2340572;159774;830316;2879958;2274;number of demand (read+write) accesses 
system.cpu3.icache.demand_accesses::total;2788123;2340572;159774;830316;2879958;2274;number of demand (read+write) accesses 
system.cpu3.icache.overall_accesses::cpu3.inst;2788123;2340572;159774;830316;2879958;2274;number of overall (read+write) accesses 
system.cpu3.icache.overall_accesses::total;2788123;2340572;159774;830316;2879958;2274;number of overall (read+write) accesses 
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst;0.147584;0.095568;0.080176;0.015495;0.005936;0.036500;miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_miss_rate::total;0.147584;0.095568;0.080176;0.015495;0.005936;0.036500;miss rate for ReadReq accesses 
system.cpu3.icache.demand_miss_rate::cpu3.inst;0.147584;0.095568;0.080176;0.015495;0.005936;0.036500;miss rate for demand accesses 
system.cpu3.icache.demand_miss_rate::total;0.147584;0.095568;0.080176;0.015495;0.005936;0.036500;miss rate for demand accesses 
system.cpu3.icache.overall_miss_rate::cpu3.inst;0.147584;0.095568;0.080176;0.015495;0.005936;0.036500;miss rate for overall accesses 
system.cpu3.icache.overall_miss_rate::total;0.147584;0.095568;0.080176;0.015495;0.005936;0.036500;miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst;94380.883317;94841.884520;95085.966979;95275.104617;97946.094818;95298.192771;average ReadReq miss latency 
system.cpu3.icache.ReadReq_avg_miss_latency::total;94380.883317;94841.884520;95085.966979;95275.104617;97946.094818;95298.192771;average ReadReq miss latency 
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst;94380.883317;94841.884520;95085.966979;95275.104617;97946.094818;95298.192771;average overall miss latency 
system.cpu3.icache.demand_avg_miss_latency::total;94380.883317;94841.884520;95085.966979;95275.104617;97946.094818;95298.192771;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst;94380.883317;94841.884520;95085.966979;95275.104617;97946.094818;95298.192771;average overall miss latency 
system.cpu3.icache.overall_avg_miss_latency::total;94380.883317;94841.884520;95085.966979;95275.104617;97946.094818;95298.192771;average overall miss latency 
system.cpu3.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu3.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu3.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst;1916;1810;181;135;114;;number of ReadReq MSHR hits 
system.cpu3.icache.ReadReq_mshr_hits::total;1916;1810;181;135;114;;number of ReadReq MSHR hits 
system.cpu3.icache.demand_mshr_hits::cpu3.inst;1916;1810;181;135;114;;number of demand (read+write) MSHR hits 
system.cpu3.icache.demand_mshr_hits::total;1916;1810;181;135;114;;number of demand (read+write) MSHR hits 
system.cpu3.icache.overall_mshr_hits::cpu3.inst;1916;1810;181;135;114;;number of overall MSHR hits 
system.cpu3.icache.overall_mshr_hits::total;1916;1810;181;135;114;;number of overall MSHR hits 
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst;409566;221874;12629;12731;16982;83;number of ReadReq MSHR misses 
system.cpu3.icache.ReadReq_mshr_misses::total;409566;221874;12629;12731;16982;83;number of ReadReq MSHR misses 
system.cpu3.icache.demand_mshr_misses::cpu3.inst;409566;221874;12629;12731;16982;83;number of demand (read+write) MSHR misses 
system.cpu3.icache.demand_mshr_misses::total;409566;221874;12629;12731;16982;83;number of demand (read+write) MSHR misses 
system.cpu3.icache.overall_mshr_misses::cpu3.inst;409566;221874;12629;12731;16982;83;number of overall MSHR misses 
system.cpu3.icache.overall_mshr_misses::total;409566;221874;12629;12731;16982;83;number of overall MSHR misses 
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst;28414496869;15540798652;885370012;893887004;1234047813;5759250;number of ReadReq MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_latency::total;28414496869;15540798652;885370012;893887004;1234047813;5759250;number of ReadReq MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst;28414496869;15540798652;885370012;893887004;1234047813;5759250;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.demand_mshr_miss_latency::total;28414496869;15540798652;885370012;893887004;1234047813;5759250;number of demand (read+write) MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst;28414496869;15540798652;885370012;893887004;1234047813;5759250;number of overall MSHR miss cycles 
system.cpu3.icache.overall_mshr_miss_latency::total;28414496869;15540798652;885370012;893887004;1234047813;5759250;number of overall MSHR miss cycles 
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst;0.146897;0.094795;0.079043;0.015333;0.005897;0.036500;mshr miss rate for ReadReq accesses 
system.cpu3.icache.ReadReq_mshr_miss_rate::total;0.146897;0.094795;0.079043;0.015333;0.005897;0.036500;mshr miss rate for ReadReq accesses 
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst;0.146897;0.094795;0.079043;0.015333;0.005897;0.036500;mshr miss rate for demand accesses 
system.cpu3.icache.demand_mshr_miss_rate::total;0.146897;0.094795;0.079043;0.015333;0.005897;0.036500;mshr miss rate for demand accesses 
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst;0.146897;0.094795;0.079043;0.015333;0.005897;0.036500;mshr miss rate for overall accesses 
system.cpu3.icache.overall_mshr_miss_rate::total;0.146897;0.094795;0.079043;0.015333;0.005897;0.036500;mshr miss rate for overall accesses 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst;69377.089087;70043.351866;70106.105947;70213.416385;72667.990402;69388.554217;average ReadReq mshr miss latency 
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total;69377.089087;70043.351866;70106.105947;70213.416385;72667.990402;69388.554217;average ReadReq mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst;69377.089087;70043.351866;70106.105947;70213.416385;72667.990402;69388.554217;average overall mshr miss latency 
system.cpu3.icache.demand_avg_mshr_miss_latency::total;69377.089087;70043.351866;70106.105947;70213.416385;72667.990402;69388.554217;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst;69377.089087;70043.351866;70106.105947;70213.416385;72667.990402;69388.554217;average overall mshr miss latency 
system.cpu3.icache.overall_avg_mshr_miss_latency::total;69377.089087;70043.351866;70106.105947;70213.416385;72667.990402;69388.554217;average overall mshr miss latency 
system.cpu3.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu3.dcache.tags.replacements;115325;71041;7528;11669;142100;0;number of replacements 
system.cpu3.dcache.tags.tagsinuse;906.395532;958.277754;904.589731;931.885830;1007.813844;621.121402;Cycle average of tags in use 
system.cpu3.dcache.tags.total_refs;4225925;2517391;2319960;1286315;5935800;17426;Total number of references to valid blocks. 
system.cpu3.dcache.tags.sampled_refs;115325;71041;7528;11669;142100;615;Sample count of references to valid blocks. 
system.cpu3.dcache.tags.avg_refs;36.643616;35.435748;308.177471;110.233525;41.771992;28.334959;Average number of references to valid blocks. 
system.cpu3.dcache.tags.warmup_cycle;2957979650000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu3.dcache.tags.occ_blocks::cpu3.data;906.395532;958.277754;904.589731;931.885830;1007.813844;621.121402;Average occupied blocks per requestor 
system.cpu3.dcache.tags.occ_percent::cpu3.data;0.885152;0.935818;0.883388;0.910045;0.984193;0.606564;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_percent::total;0.885152;0.935818;0.883388;0.910045;0.984193;0.606564;Average percentage of cache occupancy 
system.cpu3.dcache.tags.occ_task_id_blocks::1024;1024;811;921;848;637;615;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::0;6;;;;;;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::1;344;;;;;;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::2;657;;2;2;9;1;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::3;16;7;871;760;520;11;Occupied blocks per task id 
system.cpu3.dcache.tags.age_task_id_blocks_1024::4;1;804;48;86;108;603;Occupied blocks per task id 
system.cpu3.dcache.tags.occ_task_id_percent::1024;1;0.791992;0.899414;0.828125;0.622070;0.600586;Percentage of cache occupancy per task id 
system.cpu3.dcache.tags.tag_accesses;9543538;10055932;507598;2716967;12549472;7707;Number of tag accesses 
system.cpu3.dcache.tags.data_accesses;9543538;10055932;507598;2716967;12549472;7707;Number of data accesses 
system.cpu3.dcache.ReadReq_hits::cpu3.data;2637946;3028641;137010;902064;5345861;2457;number of ReadReq hits 
system.cpu3.dcache.ReadReq_hits::total;2637946;3028641;137010;902064;5345861;2457;number of ReadReq hits 
system.cpu3.dcache.WriteReq_hits::cpu3.data;1447147;1453206;74942;413731;526361;1294;number of WriteReq hits 
system.cpu3.dcache.WriteReq_hits::total;1447147;1453206;74942;413731;526361;1294;number of WriteReq hits 
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data;49903;29789;2032;1900;2712;29;number of LoadLockedReq hits 
system.cpu3.dcache.LoadLockedReq_hits::total;49903;29789;2032;1900;2712;29;number of LoadLockedReq hits 
system.cpu3.dcache.StoreCondReq_hits::cpu3.data;42206;19212;1879;1665;2778;22;number of StoreCondReq hits 
system.cpu3.dcache.StoreCondReq_hits::total;42206;19212;1879;1665;2778;22;number of StoreCondReq hits 
system.cpu3.dcache.demand_hits::cpu3.data;4085093;4481847;211952;1315795;5872222;3751;number of demand (read+write) hits 
system.cpu3.dcache.demand_hits::total;4085093;4481847;211952;1315795;5872222;3751;number of demand (read+write) hits 
system.cpu3.dcache.overall_hits::cpu3.data;4085093;4481847;211952;1315795;5872222;3751;number of overall hits 
system.cpu3.dcache.overall_hits::total;4085093;4481847;211952;1315795;5872222;3751;number of overall hits 
system.cpu3.dcache.ReadReq_misses::cpu3.data;177964;164501;14631;18545;109796;21;number of ReadReq misses 
system.cpu3.dcache.ReadReq_misses::total;177964;164501;14631;18545;109796;21;number of ReadReq misses 
system.cpu3.dcache.WriteReq_misses::cpu3.data;303672;211522;18155;12360;212835;8;number of WriteReq misses 
system.cpu3.dcache.WriteReq_misses::total;303672;211522;18155;12360;212835;8;number of WriteReq misses 
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data;14704;19599;451;641;1144;3;number of LoadLockedReq misses 
system.cpu3.dcache.LoadLockedReq_misses::total;14704;19599;451;641;1144;3;number of LoadLockedReq misses 
system.cpu3.dcache.StoreCondReq_misses::cpu3.data;17077;22749;279;563;822;9;number of StoreCondReq misses 
system.cpu3.dcache.StoreCondReq_misses::total;17077;22749;279;563;822;9;number of StoreCondReq misses 
system.cpu3.dcache.demand_misses::cpu3.data;481636;376023;32786;30905;322631;29;number of demand (read+write) misses 
system.cpu3.dcache.demand_misses::total;481636;376023;32786;30905;322631;29;number of demand (read+write) misses 
system.cpu3.dcache.overall_misses::cpu3.data;481636;376023;32786;30905;322631;29;number of overall misses 
system.cpu3.dcache.overall_misses::total;481636;376023;32786;30905;322631;29;number of overall misses 
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data;13994086301;12225391726;1269156980;1569896926;10359518344;1748750;number of ReadReq miss cycles 
system.cpu3.dcache.ReadReq_miss_latency::total;13994086301;12225391726;1269156980;1569896926;10359518344;1748750;number of ReadReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data;22786715302;16975637823;1597132214;1044474969;22055536986;423992;number of WriteReq miss cycles 
system.cpu3.dcache.WriteReq_miss_latency::total;22786715302;16975637823;1597132214;1044474969;22055536986;423992;number of WriteReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data;1061532242;1237138482;36620000;47550498;87359245;226500;number of LoadLockedReq miss cycles 
system.cpu3.dcache.LoadLockedReq_miss_latency::total;1061532242;1237138482;36620000;47550498;87359245;226500;number of LoadLockedReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data;1038538516;1380298204;16856949;34082916;50687942;512995;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondReq_miss_latency::total;1038538516;1380298204;16856949;34082916;50687942;512995;number of StoreCondReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data;504000;2840000;72000;;216000;;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.StoreCondFailReq_miss_latency::total;504000;2840000;72000;;216000;;number of StoreCondFailReq miss cycles 
system.cpu3.dcache.demand_miss_latency::cpu3.data;36780801603;29201029549;2866289194;2614371895;32415055330;2172742;number of demand (read+write) miss cycles 
system.cpu3.dcache.demand_miss_latency::total;36780801603;29201029549;2866289194;2614371895;32415055330;2172742;number of demand (read+write) miss cycles 
system.cpu3.dcache.overall_miss_latency::cpu3.data;36780801603;29201029549;2866289194;2614371895;32415055330;2172742;number of overall miss cycles 
system.cpu3.dcache.overall_miss_latency::total;36780801603;29201029549;2866289194;2614371895;32415055330;2172742;number of overall miss cycles 
system.cpu3.dcache.ReadReq_accesses::cpu3.data;2815910;3193142;151641;920609;5455657;2478;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.ReadReq_accesses::total;2815910;3193142;151641;920609;5455657;2478;number of ReadReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::cpu3.data;1750819;1664728;93097;426091;739196;1302;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.WriteReq_accesses::total;1750819;1664728;93097;426091;739196;1302;number of WriteReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data;64607;49388;2483;2541;3856;32;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.LoadLockedReq_accesses::total;64607;49388;2483;2541;3856;32;number of LoadLockedReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data;59283;41961;2158;2228;3600;31;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.StoreCondReq_accesses::total;59283;41961;2158;2228;3600;31;number of StoreCondReq accesses(hits+misses) 
system.cpu3.dcache.demand_accesses::cpu3.data;4566729;4857870;244738;1346700;6194853;3780;number of demand (read+write) accesses 
system.cpu3.dcache.demand_accesses::total;4566729;4857870;244738;1346700;6194853;3780;number of demand (read+write) accesses 
system.cpu3.dcache.overall_accesses::cpu3.data;4566729;4857870;244738;1346700;6194853;3780;number of overall (read+write) accesses 
system.cpu3.dcache.overall_accesses::total;4566729;4857870;244738;1346700;6194853;3780;number of overall (read+write) accesses 
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data;0.063199;0.051517;0.096484;0.020144;0.020125;0.008475;miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_miss_rate::total;0.063199;0.051517;0.096484;0.020144;0.020125;0.008475;miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data;0.173446;0.127061;0.195012;0.029008;0.287928;0.006144;miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_miss_rate::total;0.173446;0.127061;0.195012;0.029008;0.287928;0.006144;miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data;0.227591;0.396837;0.181635;0.252263;0.296680;0.093750;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_miss_rate::total;0.227591;0.396837;0.181635;0.252263;0.296680;0.093750;miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data;0.288059;0.542146;0.129286;0.252693;0.228333;0.290323;miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_miss_rate::total;0.288059;0.542146;0.129286;0.252693;0.228333;0.290323;miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_miss_rate::cpu3.data;0.105466;0.077405;0.133964;0.022949;0.052080;0.007672;miss rate for demand accesses 
system.cpu3.dcache.demand_miss_rate::total;0.105466;0.077405;0.133964;0.022949;0.052080;0.007672;miss rate for demand accesses 
system.cpu3.dcache.overall_miss_rate::cpu3.data;0.105466;0.077405;0.133964;0.022949;0.052080;0.007672;miss rate for overall accesses 
system.cpu3.dcache.overall_miss_rate::total;0.105466;0.077405;0.133964;0.022949;0.052080;0.007672;miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data;78634.365945;74318.038954;86744.377008;84653.379671;94352.420343;83273.809524;average ReadReq miss latency 
system.cpu3.dcache.ReadReq_avg_miss_latency::total;78634.365945;74318.038954;86744.377008;84653.379671;94352.420343;83273.809524;average ReadReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data;75037.261591;80254.714985;87972.030515;84504.447330;103627.396744;52999;average WriteReq miss latency 
system.cpu3.dcache.WriteReq_avg_miss_latency::total;75037.261591;80254.714985;87972.030515;84504.447330;103627.396744;52999;average WriteReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data;72193.433215;63122.530843;81197.339246;74181.744150;76362.976399;75500;average LoadLockedReq miss latency 
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total;72193.433215;63122.530843;81197.339246;74181.744150;76362.976399;75500;average LoadLockedReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data;60815.044563;60675.115566;60419.172043;60538.039076;61664.163017;56999.444444;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total;60815.044563;60675.115566;60419.172043;60538.039076;61664.163017;56999.444444;average StoreCondReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data;inf;inf;inf;;inf;;average StoreCondFailReq miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;;inf;;average StoreCondFailReq miss latency 
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data;76366.387901;77657.562301;87424.180870;84593.816373;100470.988002;74922.137931;average overall miss latency 
system.cpu3.dcache.demand_avg_miss_latency::total;76366.387901;77657.562301;87424.180870;84593.816373;100470.988002;74922.137931;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data;76366.387901;77657.562301;87424.180870;84593.816373;100470.988002;74922.137931;average overall miss latency 
system.cpu3.dcache.overall_avg_miss_latency::total;76366.387901;77657.562301;87424.180870;84593.816373;100470.988002;74922.137931;average overall miss latency 
system.cpu3.dcache.blocked_cycles::no_mshrs;6660;11900;1266;719;9653;0;number of cycles access was blocked 
system.cpu3.dcache.blocked_cycles::no_targets;110;5;4;7;5;0;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_mshrs;1966;3303;343;167;1737;0;number of cycles access was blocked 
system.cpu3.dcache.blocked::no_targets;20;5;3;2;1;0;number of cycles access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_mshrs;3.387589;3.602785;3.690962;4.305389;5.557283;nan;average number of cycles each access was blocked 
system.cpu3.dcache.avg_blocked_cycles::no_targets;5.500000;1;1.333333;3.500000;5;nan;average number of cycles each access was blocked 
system.cpu3.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu3.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu3.dcache.writebacks::writebacks;70458;38315;3941;5831;89898;;number of writebacks 
system.cpu3.dcache.writebacks::total;70458;38315;3941;5831;89898;;number of writebacks 
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data;77613;58254;8979;6887;41209;3;number of ReadReq MSHR hits 
system.cpu3.dcache.ReadReq_mshr_hits::total;77613;58254;8979;6887;41209;3;number of ReadReq MSHR hits 
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data;225379;128557;14614;8975;136493;;number of WriteReq MSHR hits 
system.cpu3.dcache.WriteReq_mshr_hits::total;225379;128557;14614;8975;136493;;number of WriteReq MSHR hits 
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data;1696;1006;114;95;126;;number of LoadLockedReq MSHR hits 
system.cpu3.dcache.LoadLockedReq_mshr_hits::total;1696;1006;114;95;126;;number of LoadLockedReq MSHR hits 
system.cpu3.dcache.demand_mshr_hits::cpu3.data;302992;186811;23593;15862;177702;3;number of demand (read+write) MSHR hits 
system.cpu3.dcache.demand_mshr_hits::total;302992;186811;23593;15862;177702;3;number of demand (read+write) MSHR hits 
system.cpu3.dcache.overall_mshr_hits::cpu3.data;302992;186811;23593;15862;177702;3;number of overall MSHR hits 
system.cpu3.dcache.overall_mshr_hits::total;302992;186811;23593;15862;177702;3;number of overall MSHR hits 
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data;100351;106247;5652;11658;68587;18;number of ReadReq MSHR misses 
system.cpu3.dcache.ReadReq_mshr_misses::total;100351;106247;5652;11658;68587;18;number of ReadReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data;78293;82965;3541;3385;76342;8;number of WriteReq MSHR misses 
system.cpu3.dcache.WriteReq_mshr_misses::total;78293;82965;3541;3385;76342;8;number of WriteReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data;13008;18593;337;546;1018;3;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.LoadLockedReq_mshr_misses::total;13008;18593;337;546;1018;3;number of LoadLockedReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data;17066;22602;279;560;818;9;number of StoreCondReq MSHR misses 
system.cpu3.dcache.StoreCondReq_mshr_misses::total;17066;22602;279;560;818;9;number of StoreCondReq MSHR misses 
system.cpu3.dcache.demand_mshr_misses::cpu3.data;178644;189212;9193;15043;144929;26;number of demand (read+write) MSHR misses 
system.cpu3.dcache.demand_mshr_misses::total;178644;189212;9193;15043;144929;26;number of demand (read+write) MSHR misses 
system.cpu3.dcache.overall_mshr_misses::cpu3.data;178644;189212;9193;15043;144929;26;number of overall MSHR misses 
system.cpu3.dcache.overall_mshr_misses::total;178644;189212;9193;15043;144929;26;number of overall MSHR misses 
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data;5924708571;5776400572;391637006;745038262;5280128827;1097250;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_miss_latency::total;5924708571;5776400572;391637006;745038262;5280128827;1097250;number of ReadReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data;3875358168;3939793977;219922761;174233209;6218754148;161008;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.WriteReq_mshr_miss_latency::total;3875358168;3939793977;219922761;174233209;6218754148;161008;number of WriteReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data;618391008;765722012;18173750;26589502;53606753;152500;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total;618391008;765722012;18173750;26589502;53606753;152500;number of LoadLockedReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data;635999484;853694796;10181051;20850084;32122058;261005;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total;635999484;853694796;10181051;20850084;32122058;261005;number of StoreCondReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data;350000;1960000;50000;;150000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total;350000;1960000;50000;;150000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data;9800066739;9716194549;611559767;919271471;11498882975;1258258;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.demand_mshr_miss_latency::total;9800066739;9716194549;611559767;919271471;11498882975;1258258;number of demand (read+write) MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data;9800066739;9716194549;611559767;919271471;11498882975;1258258;number of overall MSHR miss cycles 
system.cpu3.dcache.overall_mshr_miss_latency::total;9800066739;9716194549;611559767;919271471;11498882975;1258258;number of overall MSHR miss cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data;8227000;1800000;1800000;1200000;1200000;;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total;8227000;1800000;1800000;1200000;1200000;;number of ReadReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data;1008660000;688654000;19754000;32584000;91534000;1780000;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total;1008660000;688654000;19754000;32584000;91534000;1780000;number of WriteReq MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data;1016887000;690454000;21554000;33784000;92734000;1780000;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.overall_mshr_uncacheable_latency::total;1016887000;690454000;21554000;33784000;92734000;1780000;number of overall MSHR uncacheable cycles 
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data;0.035637;0.033273;0.037272;0.012663;0.012572;0.007264;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.ReadReq_mshr_miss_rate::total;0.035637;0.033273;0.037272;0.012663;0.012572;0.007264;mshr miss rate for ReadReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data;0.044718;0.049837;0.038036;0.007944;0.103277;0.006144;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.WriteReq_mshr_miss_rate::total;0.044718;0.049837;0.038036;0.007944;0.103277;0.006144;mshr miss rate for WriteReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data;0.201340;0.376468;0.135723;0.214876;0.264004;0.093750;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total;0.201340;0.376468;0.135723;0.214876;0.264004;0.093750;mshr miss rate for LoadLockedReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data;0.287873;0.538643;0.129286;0.251346;0.227222;0.290323;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total;0.287873;0.538643;0.129286;0.251346;0.227222;0.290323;mshr miss rate for StoreCondReq accesses 
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data;0.039119;0.038950;0.037563;0.011170;0.023395;0.006878;mshr miss rate for demand accesses 
system.cpu3.dcache.demand_mshr_miss_rate::total;0.039119;0.038950;0.037563;0.011170;0.023395;0.006878;mshr miss rate for demand accesses 
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data;0.039119;0.038950;0.037563;0.011170;0.023395;0.006878;mshr miss rate for overall accesses 
system.cpu3.dcache.overall_mshr_miss_rate::total;0.039119;0.038950;0.037563;0.011170;0.023395;0.006878;mshr miss rate for overall accesses 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data;59039.855816;54367.658117;69291.756192;63907.896895;76984.396854;60958.333333;average ReadReq mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total;59039.855816;54367.658117;69291.756192;63907.896895;76984.396854;60958.333333;average ReadReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data;49498.143742;47487.422130;62107.529229;51472.144461;81459.146315;20126;average WriteReq mshr miss latency 
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total;49498.143742;47487.422130;62107.529229;51472.144461;81459.146315;20126;average WriteReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data;47539.284133;41183.349217;53928.041543;48698.721612;52658.892927;50833.333333;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total;47539.284133;41183.349217;53928.041543;48698.721612;52658.892927;50833.333333;average LoadLockedReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data;37267.050510;37770.763472;36491.222222;37232.292857;39269.019560;29000.555556;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total;37267.050510;37770.763472;36491.222222;37232.292857;39269.019560;29000.555556;average StoreCondReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data;inf;inf;inf;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data;54858.079415;51350.836887;66524.504188;61109.583926;79341.491178;48394.538462;average overall mshr miss latency 
system.cpu3.dcache.demand_avg_mshr_miss_latency::total;54858.079415;51350.836887;66524.504188;61109.583926;79341.491178;48394.538462;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data;54858.079415;51350.836887;66524.504188;61109.583926;79341.491178;48394.538462;average overall mshr miss latency 
system.cpu3.dcache.overall_avg_mshr_miss_latency::total;54858.079415;51350.836887;66524.504188;61109.583926;79341.491178;48394.538462;average overall mshr miss latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu3.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu0.kern.inst.quiesce;7247;1325;139;199;148;7;number of quiesce instructions executed 
system.cpu0.kern.inst.hwrei;147661;53378;4195;5663;122037;746;number of hwrei instructions executed 
system.cpu0.kern.ipl_count::0;49310;16524;1533;1944;3376;208;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::21;14;41;9;10;11;;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::22;2970;248;30;56;360;7;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::30;763;1243;4;5;16;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::31;79954;21667;1849;2506;6721;293;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::total;133011;39723;3425;4521;10484;509;number of times we switched to this ipl 
system.cpu0.kern.ipl_good::0;49118;16524;1531;1942;3374;208;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::21;14;41;9;10;11;;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::22;2970;248;30;56;360;7;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::30;763;1243;4;5;16;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::31;48358;15288;1527;1937;3358;207;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::total;101223;33344;3101;3950;7119;423;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_ticks::0;2745544320000;164343460000;24087620000;48126450000;337988910000;6122060000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::21;36370000;101410000;20990000;24660000;26980000;;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::22;4921980000;422510000;48880000;91480000;603080000;12540000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::30;2863160000;4126950000;17910000;22630000;63920000;5610000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::31;332594330000;72216490000;5377110000;6635360000;12608800000;501040000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::total;3085960160000;241210820000;29552510000;54900580000;351291690000;6641250000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_used::0;0.996106;1;0.998695;0.998971;0.999408;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::31;0.604823;0.705589;0.825852;0.772945;0.499628;0.706485;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::total;0.761012;0.839413;0.905401;0.873701;0.679035;0.831041;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.syscall::3;11;1;1;2;2;1;number of syscalls executed 
system.cpu0.kern.syscall::6;10;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::17;5;;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::20;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::23;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::33;3;;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::45;19;;3;3;3;;number of syscalls executed 
system.cpu0.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::59;2;1;;;;;number of syscalls executed 
system.cpu0.kern.syscall::71;28;;4;4;4;;number of syscalls executed 
system.cpu0.kern.syscall::74;9;;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::132;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::total;104;27;12;16;17;2;number of syscalls executed 
system.cpu0.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wripir;1090;1353;3;4;21;1;number of callpals executed 
system.cpu0.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpctx;2161;3471;53;66;86;12;number of callpals executed 
system.cpu0.kern.callpal::tbi;14;22;;3;3;1;number of callpals executed 
system.cpu0.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpipl;124869;32498;3240;4245;9403;475;number of callpals executed 
system.cpu0.kern.callpal::rdps;6236;583;62;112;724;14;number of callpals executed 
system.cpu0.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrusp;3;;1;1;1;;number of callpals executed 
system.cpu0.kern.callpal::rdusp;2;1;;1;1;1;number of callpals executed 
system.cpu0.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu0.kern.callpal::rti;4396;5696;142;205;694;26;number of callpals executed 
system.cpu0.kern.callpal::callsys;135;3975;15;40;71;10;number of callpals executed 
system.cpu0.kern.callpal::imb;47;2;2;3;2;;number of callpals executed 
system.cpu0.kern.callpal::total;138967;48164;3518;4680;11020;540;number of callpals executed 
system.cpu0.kern.mode_switch::kernel;6387;9167;194;271;780;39;number of protection mode switches 
system.cpu0.kern.mode_switch::user;482;4197;99;135;632;20;number of protection mode switches 
system.cpu0.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu0.kern.mode_switch_good::kernel;0.075466;0.457838;0.505155;0.498155;0.810256;0.538462;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::total;0.140341;0.628105;0.672355;0.665025;0.895184;0.694915;fraction of useful protection mode switches 
system.cpu0.kern.mode_ticks::kernel;3052288160000;227742340000;33002580000;50944290000;37388820000;1235980000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::user;12736890000;29219690000;1733670000;3956290000;313902870000;569160000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu0.kern.swap_context;2162;3471;53;66;86;12;number of times the context was actually changed 
system.cpu1.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu1.kern.inst.quiesce;4132;280;33;73;48;7;number of quiesce instructions executed 
system.cpu1.kern.inst.hwrei;58931;5211;556;2601;118068;927;number of hwrei instructions executed 
system.cpu1.kern.ipl_count::0;13206;1150;124;606;1964;127;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::22;2944;247;30;56;360;7;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::30;130;36;4;28;18;3;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::31;32810;2698;338;1011;4513;191;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::total;49090;4131;496;1701;6855;328;number of times we switched to this ipl 
system.cpu1.kern.ipl_good::0;13163;1150;124;606;1964;127;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::22;2944;247;30;56;360;7;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::30;130;36;4;28;18;3;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::31;13033;1116;120;578;1946;126;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::total;29270;2549;278;1268;4288;263;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_ticks::0;2826166370000;237164840000;28784520000;52445190000;344228040000;6513120000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::22;4664360000;393090000;47140000;90570000;589240000;11240000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::30;538860000;164630000;19070000;100350000;75320000;13630000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::31;254586240000;3489920000;450270000;2065530000;6653360000;302000000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::total;3085955830000;241212480000;29301000000;54701640000;351545960000;6839990000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_used::0;0.996744;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::31;0.397226;0.413640;0.355030;0.571711;0.431199;0.659686;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::total;0.596252;0.617042;0.560484;0.745444;0.625529;0.801829;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::3;6;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::4;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::6;6;1;;1;1;1;number of syscalls executed 
system.cpu1.kern.syscall::17;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::19;4;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::45;10;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::48;1;1;;1;1;1;number of syscalls executed 
system.cpu1.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::71;9;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::73;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::74;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::92;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::total;63;3;;4;4;3;number of syscalls executed 
system.cpu1.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wripir;38;1;;17;14;1;number of callpals executed 
system.cpu1.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpctx;273;62;;106;79;58;number of callpals executed 
system.cpu1.kern.callpal::tbi;4;4;;5;5;5;number of callpals executed 
system.cpu1.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpipl;42645;3500;428;1383;5864;243;number of callpals executed 
system.cpu1.kern.callpal::rdps;5889;495;60;128;725;15;number of callpals executed 
system.cpu1.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rti;3370;349;34;234;613;76;number of callpals executed 
system.cpu1.kern.callpal::callsys;89;9;;91;41;9;number of callpals executed 
system.cpu1.kern.callpal::imb;58;1;;2;1;2;number of callpals executed 
system.cpu1.kern.callpal::rdunique;1;;;2;31;;number of callpals executed 
system.cpu1.kern.callpal::total;52383;4421;522;1968;7373;409;number of callpals executed 
system.cpu1.kern.mode_switch::kernel;501;127;0;243;634;125;number of protection mode switches 
system.cpu1.kern.mode_switch::user;262;67;0;161;560;68;number of protection mode switches 
system.cpu1.kern.mode_switch::idle;3108;284;34;97;58;9;number of protection mode switches 
system.cpu1.kern.mode_switch_good::kernel;0.626747;0.551181;nan;0.765432;0.902208;0.552000;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::user;1;1;nan;1;1;1;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::idle;0.016731;0.010563;0;0.257732;0.206897;0.111111;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::total;0.162232;0.292887;0;0.742515;0.913738;0.683168;fraction of useful protection mode switches 
system.cpu1.kern.mode_ticks::kernel;10210690000;1269830000;0;2725820000;10914110000;1070460000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::user;8897060000;655270000;0;9771600000;312957800000;655380000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::idle;3061860910000;240524570000;0;63595340000;26706150000;14226170000;number of ticks spent at the given mode 
system.cpu1.kern.swap_context;274;62;0;106;79;58;number of times the context was actually changed 
system.cpu2.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu2.kern.inst.quiesce;6296;1520;74;105;82;3;number of quiesce instructions executed 
system.cpu2.kern.inst.hwrei;116795;47829;5813;5911;122671;1330;number of hwrei instructions executed 
system.cpu2.kern.ipl_count::0;35398;14249;1588;1642;3598;272;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::21;100;23;17;16;18;;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::22;2953;251;30;56;360;7;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::30;1540;1406;17;37;19;1;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::31;56895;18614;2382;2542;6703;325;number of times we switched to this ipl 
system.cpu2.kern.ipl_count::total;96886;34543;4034;4293;10698;605;number of times we switched to this ipl 
system.cpu2.kern.ipl_good::0;34648;14246;1587;1641;3597;270;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::21;100;23;17;16;18;;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::22;2953;251;30;56;360;7;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::30;1540;1406;17;37;19;1;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::31;33122;12873;1572;1606;3582;269;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_good::total;72363;28799;3223;3356;7576;547;number of times we switched to this ipl from a different ipl 
system.cpu2.kern.ipl_ticks::0;2742736550000;172258110000;23099270000;48780060000;339358180000;7234480000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::21;273870000;61030000;47610000;43880000;49000000;;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::22;4822110000;421760000;53900000;94830000;610610000;13080000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::30;5626300000;4645060000;61930000;131500000;74090000;3440000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::31;332498120000;64518300000;5344310000;5687070000;11419190000;471570000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_ticks::total;3085956950000;241904260000;28607020000;54737340000;351511070000;7722570000;number of cycles we spent at this ipl 
system.cpu2.kern.ipl_used::0;0.978812;0.999789;0.999370;0.999391;0.999722;0.992647;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::31;0.582160;0.691576;0.659950;0.631786;0.534388;0.827692;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.ipl_used::total;0.746888;0.833715;0.798959;0.781738;0.708170;0.904132;fraction of swpipl calls that actually changed the ipl 
system.cpu2.kern.syscall::2;6;;2;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::3;15;1;2;1;1;1;number of syscalls executed 
system.cpu2.kern.syscall::4;4;8;30;25;27;;number of syscalls executed 
system.cpu2.kern.syscall::6;20;1;;;;1;number of syscalls executed 
system.cpu2.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::17;9;5;5;5;6;1;number of syscalls executed 
system.cpu2.kern.syscall::19;7;;2;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::20;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::23;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::33;7;1;;;;1;number of syscalls executed 
system.cpu2.kern.syscall::45;28;3;;;;3;number of syscalls executed 
system.cpu2.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::48;4;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::54;6;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::59;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::71;22;20;4;4;8;4;number of syscalls executed 
system.cpu2.kern.syscall::73;3;;;;2;;number of syscalls executed 
system.cpu2.kern.syscall::74;6;4;3;3;4;1;number of syscalls executed 
system.cpu2.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::92;5;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::132;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::144;1;1;1;1;1;;number of syscalls executed 
system.cpu2.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu2.kern.syscall::total;162;48;52;44;54;12;number of syscalls executed 
system.cpu2.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wripir;1388;1278;18;26;24;3;number of callpals executed 
system.cpu2.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::swpctx;3489;3388;110;130;93;53;number of callpals executed 
system.cpu2.kern.callpal::tbi;18;18;4;1;2;1;number of callpals executed 
system.cpu2.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu2.kern.callpal::swpipl;86231;27395;3704;3836;9591;490;number of callpals executed 
system.cpu2.kern.callpal::rdps;6429;619;138;191;799;15;number of callpals executed 
system.cpu2.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu2.kern.callpal::wrusp;3;2;1;1;1;1;number of callpals executed 
system.cpu2.kern.callpal::rdusp;6;;2;1;1;;number of callpals executed 
system.cpu2.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu2.kern.callpal::rti;6073;5487;267;349;712;107;number of callpals executed 
system.cpu2.kern.callpal::callsys;257;3517;118;162;97;15;number of callpals executed 
system.cpu2.kern.callpal::imb;118;3;1;;;3;number of callpals executed 
system.cpu2.kern.callpal::rdunique;1;402;240;280;257;;number of callpals executed 
system.cpu2.kern.callpal::total;104027;42110;4604;4978;11578;688;number of callpals executed 
system.cpu2.kern.mode_switch::kernel;8825;8873;377;478;804;159;number of protection mode switches 
system.cpu2.kern.mode_switch::user;763;3849;212;258;643;99;number of protection mode switches 
system.cpu2.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu2.kern.mode_switch_good::kernel;0.086459;0.433675;0.564987;0.539749;0.799751;0.616352;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu2.kern.mode_switch_good::total;0.159157;0.605015;0.721562;0.701087;0.888735;0.763566;fraction of useful protection mode switches 
system.cpu2.kern.mode_ticks::kernel;3061839700000;219452060000;16024850000;36447760000;39111750000;11656620000;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::user;20317200000;26252090000;7001490000;17535390000;313066330000;1733810000;number of ticks spent at the given mode 
system.cpu2.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu2.kern.swap_context;3490;3388;110;130;93;53;number of times the context was actually changed 
system.cpu3.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu3.kern.inst.quiesce;4613;1478;43;51;56;8;number of quiesce instructions executed 
system.cpu3.kern.inst.hwrei;104272;44368;3242;3812;117986;133;number of hwrei instructions executed 
system.cpu3.kern.ipl_count::0;30885;13517;701;988;2086;29;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::22;2945;251;30;56;360;7;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::30;773;1426;18;30;27;1;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::31;57566;18088;1023;1568;4640;82;number of times we switched to this ipl 
system.cpu3.kern.ipl_count::total;92169;33282;1772;2642;7113;119;number of times we switched to this ipl 
system.cpu3.kern.ipl_good::0;30285;13517;701;988;2086;29;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::22;2945;251;30;56;360;7;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::30;773;1426;18;30;27;1;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::31;29673;12148;689;975;2070;28;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_good::total;63676;27342;1438;2049;4543;65;number of times we switched to this ipl from a different ipl 
system.cpu3.kern.ipl_ticks::0;2772080360000;172785040000;27083280000;51278660000;344261420000;6717610000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::22;4737910000;422740000;50430000;92210000;595350000;10700000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::30;2534990000;4673200000;68170000;104820000;97010000;4950000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::31;307313100000;62619350000;2098550000;3211420000;6612120000;98290000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_ticks::total;3086666360000;240500330000;29300430000;54687110000;351565900000;6831550000;number of cycles we spent at this ipl 
system.cpu3.kern.ipl_used::0;0.980573;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::31;0.515461;0.671605;0.673509;0.621811;0.446121;0.341463;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.ipl_used::total;0.690861;0.821525;0.811512;0.775549;0.638690;0.546218;fraction of swpipl calls that actually changed the ipl 
system.cpu3.kern.syscall::2;1;1;;;;;number of syscalls executed 
system.cpu3.kern.syscall::3;1;1;;;;;number of syscalls executed 
system.cpu3.kern.syscall::6;9;;2;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::17;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::45;5;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::48;5;;2;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::59;4;;2;1;1;;number of syscalls executed 
system.cpu3.kern.syscall::71;4;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::74;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu3.kern.syscall::total;40;5;9;5;4;;number of syscalls executed 
system.cpu3.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wripir;608;1446;18;48;15;;number of callpals executed 
system.cpu3.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::swpctx;1617;3312;168;155;99;;number of callpals executed 
system.cpu3.kern.callpal::tbi;29;20;9;4;6;;number of callpals executed 
system.cpu3.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu3.kern.callpal::swpipl;83791;26529;1467;2201;6109;103;number of callpals executed 
system.cpu3.kern.callpal::rdps;5922;558;77;124;733;14;number of callpals executed 
system.cpu3.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu3.kern.callpal::rdusp;1;1;;;;;number of callpals executed 
system.cpu3.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu3.kern.callpal::rti;4741;5097;260;359;621;8;number of callpals executed 
system.cpu3.kern.callpal::callsys;83;3285;97;218;42;;number of callpals executed 
system.cpu3.kern.callpal::imb;15;1;3;1;2;;number of callpals executed 
system.cpu3.kern.callpal::rdunique;1;314;18;16;20;;number of callpals executed 
system.cpu3.kern.callpal::total;96823;40563;2117;3126;7647;125;number of callpals executed 
system.cpu3.kern.mode_switch::kernel;5763;8411;429;515;721;8;number of protection mode switches 
system.cpu3.kern.mode_switch::user;508;3488;217;308;563;0;number of protection mode switches 
system.cpu3.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu3.kern.mode_switch_good::kernel;0.087975;0.414814;0.505828;0.598058;0.780860;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu3.kern.mode_switch_good::total;0.161856;0.586352;0.671827;0.748481;0.876947;0;fraction of useful protection mode switches 
system.cpu3.kern.mode_ticks::kernel;3080755700000;202139840000;38701850000;34431210000;41379310000;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::user;5910500000;22029290000;2573250000;19550730000;310872050000;0;number of ticks spent at the given mode 
system.cpu3.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu3.kern.swap_context;1618;3312;168;155;99;0;number of times the context was actually changed 
