#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Feb 03 23:21:41 2018
# Process ID: 23180
# Current directory: E:/Workspace/Vivado_16.4/2018_1_31_WS2812
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14856 E:\Workspace\Vivado_16.4\2018_1_31_WS2812\WS2812.xpr
# Log file: E:/Workspace/Vivado_16.4/2018_1_31_WS2812/vivado.log
# Journal file: E:/Workspace/Vivado_16.4/2018_1_31_WS2812\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Softwares/Vivado/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TOP_r0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj TOP_r0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
ERROR: [VRFC 10-1280] procedural assignment to a non-register tx_done is not permitted, left-hand side should be reg/integer/time/genvar [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tx_done is not permitted, left-hand side should be reg/integer/time/genvar [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tx_done is not permitted, left-hand side should be reg/integer/time/genvar [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tx_done is not permitted, left-hand side should be reg/integer/time/genvar [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:56]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tx_done is not permitted, left-hand side should be reg/integer/time/genvar [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:84]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tx_done is not permitted, left-hand side should be reg/integer/time/genvar [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:84]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tx_done is not permitted, left-hand side should be reg/integer/time/genvar [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tx_done is not permitted, left-hand side should be reg/integer/time/genvar [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:88]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:98]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:112]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:115]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:123]
ERROR: [VRFC 10-1040] module RZ_Code_r0 ignored due to previous errors [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TOP_r0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj TOP_r0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:59]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:98]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:112]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:115]
ERROR: [VRFC 10-91] tx_en is not declared [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:123]
ERROR: [VRFC 10-1040] module RZ_Code_r0 ignored due to previous errors [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TOP_r0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj TOP_r0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_r0_behav xil_defaultlib.TOP_r0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_r0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_r0_behav -key {Behavioral:sim_1:Functional:TOP_r0} -tclbatch {TOP_r0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TOP_r0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_r0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 789.941 ; gain = 0.000
run 2 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TOP_r0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj TOP_r0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_r0_behav xil_defaultlib.TOP_r0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_r0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_r0_behav -key {Behavioral:sim_1:Functional:TOP_r0} -tclbatch {TOP_r0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TOP_r0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_r0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library work [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:1]
[Sat Feb 03 23:28:56 2018] Launched synth_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TOP_r0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj TOP_r0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_r0_behav xil_defaultlib.TOP_r0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_r0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_r0_behav -key {Behavioral:sim_1:Functional:TOP_r0} -tclbatch {TOP_r0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TOP_r0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_r0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/TOP_r0/clk}} {{/TOP_r0/rst_n}} {{/TOP_r0/RZ_data}} {{/TOP_r0/data_ready}} {{/TOP_r0/data_valid}} {{/TOP_r0/RGB}} {{/TOP_r0/tx_done}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TOP_r0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj TOP_r0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_r0_behav xil_defaultlib.TOP_r0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_r0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
add_wave {{/TOP_r0/RZ_Code_r0_inst1/clk}} {{/TOP_r0/RZ_Code_r0_inst1/rst_n}} {{/TOP_r0/RZ_Code_r0_inst1/data_ready}} {{/TOP_r0/RZ_Code_r0_inst1/data_end}} {{/TOP_r0/RZ_Code_r0_inst1/RGB}} {{/TOP_r0/RZ_Code_r0_inst1/RZ_data}} {{/TOP_r0/RZ_Code_r0_inst1/tx_done}} {{/TOP_r0/RZ_Code_r0_inst1/data_ready_r0}} {{/TOP_r0/RZ_Code_r0_inst1/data_ready_r1}} {{/TOP_r0/RZ_Code_r0_inst1/data_ready_pose}} {{/TOP_r0/RZ_Code_r0_inst1/step}} {{/TOP_r0/RZ_Code_r0_inst1/cnt}} {{/TOP_r0/RZ_Code_r0_inst1/tx_en}} {{/TOP_r0/RZ_Code_r0_inst1/RGB_RZ}} {{/TOP_r0/RZ_Code_r0_inst1/data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files  E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files  {E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RZ_behav -key {Behavioral:sim_1:Functional:tb_RZ} -tclbatch {tb_RZ.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tb_RZ.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RZ_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/clk}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/rst_n}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_end}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RGB}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RZ_data}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/tx_done}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready_r0}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready_r1}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready_pose}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/step}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/cnt}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/tx_en}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RGB_RZ}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <RZ_Code_r0> not found while processing module instance <RZ_Code_r0_inst1> [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RZ_behav -key {Behavioral:sim_1:Functional:tb_RZ} -tclbatch {tb_RZ.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tb_RZ.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RZ_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/clk}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/rst_n}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_end}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RGB}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RZ_data}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/tx_done}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready_r0}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready_r1}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready_pose}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/step}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/cnt}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/tx_en}} {{/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RGB_RZ}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
ERROR: [VRFC 10-1412] syntax error near if [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:75]
ERROR: [VRFC 10-554] default case should appear only once [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:114]
ERROR: [VRFC 10-1040] module RZ_Code_r0 ignored due to previous errors [E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
add_wave {{/tb_RZ/TOP_r0_inst/RGB_Control_r0_inst0/data_ready}} {{/tb_RZ/TOP_r0_inst/RGB_Control_r0_inst0/data_valid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
add_wave {{/tb_RZ/TOP_r0_inst/RGB_Control_r0_inst0/i}} {{/tb_RZ/TOP_r0_inst/RGB_Control_r0_inst0/cnt}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
add_wave {{/tb_RZ/TOP_r0_inst/clk}} {{/tb_RZ/TOP_r0_inst/rst_n}} {{/tb_RZ/TOP_r0_inst/RZ_data}} {{/tb_RZ/TOP_r0_inst/data_ready}} {{/tb_RZ/TOP_r0_inst/data_valid}} {{/tb_RZ/TOP_r0_inst/RGB}} {{/tb_RZ/TOP_r0_inst/tx_done}} 
remove_forces { {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/clk} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/rst_n} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_ready_pose} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/tx_done} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/cnt} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/step} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/data_end} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RGB} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/tx_en} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RGB_RZ} {/tb_RZ/TOP_r0_inst/RZ_Code_r0_inst1/RZ_data} {/tb_RZ/TOP_r0_inst/RGB_Control_r0_inst0/data_ready} {/tb_RZ/TOP_r0_inst/RGB_Control_r0_inst0/data_valid} {/tb_RZ/TOP_r0_inst/RGB_Control_r0_inst0/i} {/tb_RZ/TOP_r0_inst/RGB_Control_r0_inst0/cnt} }
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_RZ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RZ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RZ_Code_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Control_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_r0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/TestBeach/tb_RZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RZ
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_31_WS2812/WS2812.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 865c2cc94ddd4dcba93ca6e7b48bc4a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RZ_behav xil_defaultlib.tb_RZ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/TOP_r0.v" Line 1. Module TOP_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RGB_Control_r0.v" Line 1. Module RGB_Control_r0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2018_1_31_WS2812/Design/Code/RZ_Code_r0.v" Line 1. Module RZ_Code_r0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Control_r0
Compiling module xil_defaultlib.RZ_Code_r0
Compiling module xil_defaultlib.TOP_r0
Compiling module xil_defaultlib.tb_RZ
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RZ_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
run 2 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 04 02:29:34 2018...
