
lab3_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000015c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002af0  0800015c  0800015c  0000115c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08002c4c  08002c4c  00003c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c54  08002c54  00004024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002c54  08002c54  00004024  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002c54  08002c54  00004024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c54  08002c54  00003c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c58  08002c58  00003c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08002c5c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000024  08002c80  00004024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08002c80  000040e0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00004024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc1d  00000000  00000000  0000405a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f21  00000000  00000000  00011c77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d58  00000000  00000000  00013b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a40  00000000  00000000  000148f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021de7  00000000  00000000  00015330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb42  00000000  00000000  00037117  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da218  00000000  00000000  00045c59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011fe71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037e8  00000000  00000000  0011feb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0012369c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800015c <__do_global_dtors_aux>:
 800015c:	b510      	push	{r4, lr}
 800015e:	4c05      	ldr	r4, [pc, #20]	@ (8000174 <__do_global_dtors_aux+0x18>)
 8000160:	7823      	ldrb	r3, [r4, #0]
 8000162:	b933      	cbnz	r3, 8000172 <__do_global_dtors_aux+0x16>
 8000164:	4b04      	ldr	r3, [pc, #16]	@ (8000178 <__do_global_dtors_aux+0x1c>)
 8000166:	b113      	cbz	r3, 800016e <__do_global_dtors_aux+0x12>
 8000168:	4804      	ldr	r0, [pc, #16]	@ (800017c <__do_global_dtors_aux+0x20>)
 800016a:	f3af 8000 	nop.w
 800016e:	2301      	movs	r3, #1
 8000170:	7023      	strb	r3, [r4, #0]
 8000172:	bd10      	pop	{r4, pc}
 8000174:	20000024 	.word	0x20000024
 8000178:	00000000 	.word	0x00000000
 800017c:	08002c34 	.word	0x08002c34

08000180 <frame_dummy>:
 8000180:	b508      	push	{r3, lr}
 8000182:	4b03      	ldr	r3, [pc, #12]	@ (8000190 <frame_dummy+0x10>)
 8000184:	b11b      	cbz	r3, 800018e <frame_dummy+0xe>
 8000186:	4903      	ldr	r1, [pc, #12]	@ (8000194 <frame_dummy+0x14>)
 8000188:	4803      	ldr	r0, [pc, #12]	@ (8000198 <frame_dummy+0x18>)
 800018a:	f3af 8000 	nop.w
 800018e:	bd08      	pop	{r3, pc}
 8000190:	00000000 	.word	0x00000000
 8000194:	20000028 	.word	0x20000028
 8000198:	08002c34 	.word	0x08002c34

0800019c <HAL_TIM_IC_CaptureCallback>:

volatile int32_t value = 27499;
volatile uint32_t prev_cnt = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800019c:	b480      	push	{r7}
 800019e:	b085      	sub	sp, #20
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
	 if(htim == &htim2)
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	4a22      	ldr	r2, [pc, #136]	@ (8000230 <HAL_TIM_IC_CaptureCallback+0x94>)
 80001a8:	4293      	cmp	r3, r2
 80001aa:	d13a      	bne.n	8000222 <HAL_TIM_IC_CaptureCallback+0x86>
	    {
	        uint32_t cnt = __HAL_TIM_GET_COUNTER(&htim2);
 80001ac:	4b20      	ldr	r3, [pc, #128]	@ (8000230 <HAL_TIM_IC_CaptureCallback+0x94>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80001b2:	60fb      	str	r3, [r7, #12]
	        int32_t diff = (int32_t)(cnt - prev_cnt);
 80001b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000234 <HAL_TIM_IC_CaptureCallback+0x98>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	68fa      	ldr	r2, [r7, #12]
 80001ba:	1ad3      	subs	r3, r2, r3
 80001bc:	60bb      	str	r3, [r7, #8]

	        if(diff > 0)
 80001be:	68bb      	ldr	r3, [r7, #8]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	dd0f      	ble.n	80001e4 <HAL_TIM_IC_CaptureCallback+0x48>
	        {
	            value = (value + 1000 < MAX_ARR) ? value + 1000 : MAX_ARR;
 80001c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000238 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	f64b 7266 	movw	r2, #48998	@ 0xbf66
 80001cc:	4293      	cmp	r3, r2
 80001ce:	dc04      	bgt.n	80001da <HAL_TIM_IC_CaptureCallback+0x3e>
 80001d0:	4b19      	ldr	r3, [pc, #100]	@ (8000238 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80001d8:	e001      	b.n	80001de <HAL_TIM_IC_CaptureCallback+0x42>
 80001da:	f24c 334f 	movw	r3, #49999	@ 0xc34f
 80001de:	4a16      	ldr	r2, [pc, #88]	@ (8000238 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80001e0:	6013      	str	r3, [r2, #0]
 80001e2:	e011      	b.n	8000208 <HAL_TIM_IC_CaptureCallback+0x6c>
	        }
	        else if(diff < 0)
 80001e4:	68bb      	ldr	r3, [r7, #8]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	da0e      	bge.n	8000208 <HAL_TIM_IC_CaptureCallback+0x6c>
	        {
	            value = (value - 1000 > MIN_ARR) ? value - 1000 : MIN_ARR;
 80001ea:	4b13      	ldr	r3, [pc, #76]	@ (8000238 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	f240 52db 	movw	r2, #1499	@ 0x5db
 80001f2:	4293      	cmp	r3, r2
 80001f4:	dd04      	ble.n	8000200 <HAL_TIM_IC_CaptureCallback+0x64>
 80001f6:	4b10      	ldr	r3, [pc, #64]	@ (8000238 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80001fe:	e001      	b.n	8000204 <HAL_TIM_IC_CaptureCallback+0x68>
 8000200:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000204:	4a0c      	ldr	r2, [pc, #48]	@ (8000238 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000206:	6013      	str	r3, [r2, #0]
	        }

	        prev_cnt = cnt;
 8000208:	4a0a      	ldr	r2, [pc, #40]	@ (8000234 <HAL_TIM_IC_CaptureCallback+0x98>)
 800020a:	68fb      	ldr	r3, [r7, #12]
 800020c:	6013      	str	r3, [r2, #0]

	        __HAL_TIM_SET_AUTORELOAD(&htim3, value);
 800020e:	4b0a      	ldr	r3, [pc, #40]	@ (8000238 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000210:	681a      	ldr	r2, [r3, #0]
 8000212:	4b0a      	ldr	r3, [pc, #40]	@ (800023c <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000218:	4b07      	ldr	r3, [pc, #28]	@ (8000238 <HAL_TIM_IC_CaptureCallback+0x9c>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	461a      	mov	r2, r3
 800021e:	4b07      	ldr	r3, [pc, #28]	@ (800023c <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000220:	60da      	str	r2, [r3, #12]
	    }
}
 8000222:	bf00      	nop
 8000224:	3714      	adds	r7, #20
 8000226:	46bd      	mov	sp, r7
 8000228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	20000040 	.word	0x20000040
 8000234:	200000d8 	.word	0x200000d8
 8000238:	20000000 	.word	0x20000000
 800023c:	2000008c 	.word	0x2000008c

08000240 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a05      	ldr	r2, [pc, #20]	@ (8000260 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d103      	bne.n	8000258 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
    	HAL_GPIO_TogglePin(LD1_GPIO_PORT, LD1_PIN);
 8000250:	2110      	movs	r1, #16
 8000252:	4804      	ldr	r0, [pc, #16]	@ (8000264 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000254:	f000 ff92 	bl	800117c <HAL_GPIO_TogglePin>
    }
}
 8000258:	bf00      	nop
 800025a:	3708      	adds	r7, #8
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	2000008c 	.word	0x2000008c
 8000264:	42020400 	.word	0x42020400

08000268 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800026c:	f000 fbfc 	bl	8000a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000270:	f000 f818 	bl	80002a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000274:	f000 f918 	bl	80004a8 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000278:	f000 f85e 	bl	8000338 <MX_ICACHE_Init>
  MX_TIM3_Init();
 800027c:	f000 f8c4 	bl	8000408 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000280:	f000 f86e 	bl	8000360 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000284:	4805      	ldr	r0, [pc, #20]	@ (800029c <main+0x34>)
 8000286:	f001 feb1 	bl	8001fec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 800028a:	213c      	movs	r1, #60	@ 0x3c
 800028c:	4804      	ldr	r0, [pc, #16]	@ (80002a0 <main+0x38>)
 800028e:	f001 ffa7 	bl	80021e0 <HAL_TIM_Encoder_Start_IT>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
 8000292:	2000      	movs	r0, #0
 8000294:	f000 fb82 	bl	800099c <BSP_LED_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000298:	bf00      	nop
 800029a:	e7fd      	b.n	8000298 <main+0x30>
 800029c:	2000008c 	.word	0x2000008c
 80002a0:	20000040 	.word	0x20000040

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b098      	sub	sp, #96	@ 0x60
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0320 	add.w	r3, r7, #32
 80002ae:	2240      	movs	r2, #64	@ 0x40
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f002 fc92 	bl	8002bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	463b      	mov	r3, r7
 80002ba:	2220      	movs	r2, #32
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f002 fc8c 	bl	8002bdc <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002c4:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80002c8:	f000 ffde 	bl	8001288 <HAL_PWREx_ControlVoltageScaling>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80002d2:	f000 f969 	bl	80005a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002d6:	2302      	movs	r3, #2
 80002d8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002de:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e0:	2310      	movs	r3, #16
 80002e2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
 80002e4:	2300      	movs	r3, #0
 80002e6:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e8:	f107 0320 	add.w	r3, r7, #32
 80002ec:	4618      	mov	r0, r3
 80002ee:	f001 f829 	bl	8001344 <HAL_RCC_OscConfig>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002f8:	f000 f956 	bl	80005a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002fc:	233f      	movs	r3, #63	@ 0x3f
 80002fe:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK7|RCC_CLOCKTYPE_HCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000300:	2300      	movs	r3, #0
 8000302:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000304:	2300      	movs	r3, #0
 8000306:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000308:	2300      	movs	r3, #0
 800030a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800030c:	2300      	movs	r3, #0
 800030e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB7CLKDivider = RCC_HCLK_DIV1;
 8000310:	2300      	movs	r3, #0
 8000312:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHB5_PLL1_CLKDivider = RCC_SYSCLK_PLL1_DIV1;
 8000314:	2300      	movs	r3, #0
 8000316:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHB5_HSEHSI_CLKDivider = RCC_SYSCLK_HSEHSI_DIV2;
 8000318:	2310      	movs	r3, #16
 800031a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800031c:	463b      	mov	r3, r7
 800031e:	2100      	movs	r1, #0
 8000320:	4618      	mov	r0, r3
 8000322:	f001 fc1f 	bl	8001b64 <HAL_RCC_ClockConfig>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d001      	beq.n	8000330 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800032c:	f000 f93c 	bl	80005a8 <Error_Handler>
  }
}
 8000330:	bf00      	nop
 8000332:	3760      	adds	r7, #96	@ 0x60
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}

08000338 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800033c:	2000      	movs	r0, #0
 800033e:	f000 ff73 	bl	8001228 <HAL_ICACHE_ConfigAssociativityMode>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000348:	f000 f92e 	bl	80005a8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800034c:	f000 ff8c 	bl	8001268 <HAL_ICACHE_Enable>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000356:	f000 f927 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800035a:	bf00      	nop
 800035c:	bd80      	pop	{r7, pc}
	...

08000360 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b08c      	sub	sp, #48	@ 0x30
 8000364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000366:	f107 030c 	add.w	r3, r7, #12
 800036a:	2224      	movs	r2, #36	@ 0x24
 800036c:	2100      	movs	r1, #0
 800036e:	4618      	mov	r0, r3
 8000370:	f002 fc34 	bl	8002bdc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000374:	463b      	mov	r3, r7
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]
 800037c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800037e:	4b21      	ldr	r3, [pc, #132]	@ (8000404 <MX_TIM2_Init+0xa4>)
 8000380:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000384:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000386:	4b1f      	ldr	r3, [pc, #124]	@ (8000404 <MX_TIM2_Init+0xa4>)
 8000388:	2200      	movs	r2, #0
 800038a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800038c:	4b1d      	ldr	r3, [pc, #116]	@ (8000404 <MX_TIM2_Init+0xa4>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000392:	4b1c      	ldr	r3, [pc, #112]	@ (8000404 <MX_TIM2_Init+0xa4>)
 8000394:	f04f 32ff 	mov.w	r2, #4294967295
 8000398:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800039a:	4b1a      	ldr	r3, [pc, #104]	@ (8000404 <MX_TIM2_Init+0xa4>)
 800039c:	2200      	movs	r2, #0
 800039e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003a0:	4b18      	ldr	r3, [pc, #96]	@ (8000404 <MX_TIM2_Init+0xa4>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80003a6:	2303      	movs	r3, #3
 80003a8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80003aa:	2302      	movs	r3, #2
 80003ac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80003ae:	2301      	movs	r3, #1
 80003b0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80003b2:	2300      	movs	r3, #0
 80003b4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80003b6:	2300      	movs	r3, #0
 80003b8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80003ba:	2302      	movs	r3, #2
 80003bc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80003be:	2301      	movs	r3, #1
 80003c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80003c2:	2300      	movs	r3, #0
 80003c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80003c6:	2300      	movs	r3, #0
 80003c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80003ca:	f107 030c 	add.w	r3, r7, #12
 80003ce:	4619      	mov	r1, r3
 80003d0:	480c      	ldr	r0, [pc, #48]	@ (8000404 <MX_TIM2_Init+0xa4>)
 80003d2:	f001 fe5f 	bl	8002094 <HAL_TIM_Encoder_Init>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80003dc:	f000 f8e4 	bl	80005a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003e0:	2300      	movs	r3, #0
 80003e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003e4:	2300      	movs	r3, #0
 80003e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003e8:	463b      	mov	r3, r7
 80003ea:	4619      	mov	r1, r3
 80003ec:	4805      	ldr	r0, [pc, #20]	@ (8000404 <MX_TIM2_Init+0xa4>)
 80003ee:	f002 fb47 	bl	8002a80 <HAL_TIMEx_MasterConfigSynchronization>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80003f8:	f000 f8d6 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80003fc:	bf00      	nop
 80003fe:	3730      	adds	r7, #48	@ 0x30
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	20000040 	.word	0x20000040

08000408 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b088      	sub	sp, #32
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800040e:	f107 0310 	add.w	r3, r7, #16
 8000412:	2200      	movs	r2, #0
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	605a      	str	r2, [r3, #4]
 8000418:	609a      	str	r2, [r3, #8]
 800041a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
 8000422:	605a      	str	r2, [r3, #4]
 8000424:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000426:	4b1e      	ldr	r3, [pc, #120]	@ (80004a0 <MX_TIM3_Init+0x98>)
 8000428:	4a1e      	ldr	r2, [pc, #120]	@ (80004a4 <MX_TIM3_Init+0x9c>)
 800042a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 639;
 800042c:	4b1c      	ldr	r3, [pc, #112]	@ (80004a0 <MX_TIM3_Init+0x98>)
 800042e:	f240 227f 	movw	r2, #639	@ 0x27f
 8000432:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000434:	4b1a      	ldr	r3, [pc, #104]	@ (80004a0 <MX_TIM3_Init+0x98>)
 8000436:	2200      	movs	r2, #0
 8000438:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 27499;
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <MX_TIM3_Init+0x98>)
 800043c:	f646 326b 	movw	r2, #27499	@ 0x6b6b
 8000440:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000442:	4b17      	ldr	r3, [pc, #92]	@ (80004a0 <MX_TIM3_Init+0x98>)
 8000444:	2200      	movs	r2, #0
 8000446:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000448:	4b15      	ldr	r3, [pc, #84]	@ (80004a0 <MX_TIM3_Init+0x98>)
 800044a:	2280      	movs	r2, #128	@ 0x80
 800044c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800044e:	4814      	ldr	r0, [pc, #80]	@ (80004a0 <MX_TIM3_Init+0x98>)
 8000450:	f001 fd74 	bl	8001f3c <HAL_TIM_Base_Init>
 8000454:	4603      	mov	r3, r0
 8000456:	2b00      	cmp	r3, #0
 8000458:	d001      	beq.n	800045e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800045a:	f000 f8a5 	bl	80005a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800045e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000462:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000464:	f107 0310 	add.w	r3, r7, #16
 8000468:	4619      	mov	r1, r3
 800046a:	480d      	ldr	r0, [pc, #52]	@ (80004a0 <MX_TIM3_Init+0x98>)
 800046c:	f002 f8b6 	bl	80025dc <HAL_TIM_ConfigClockSource>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000476:	f000 f897 	bl	80005a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800047a:	2300      	movs	r3, #0
 800047c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800047e:	2300      	movs	r3, #0
 8000480:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	4619      	mov	r1, r3
 8000486:	4806      	ldr	r0, [pc, #24]	@ (80004a0 <MX_TIM3_Init+0x98>)
 8000488:	f002 fafa 	bl	8002a80 <HAL_TIMEx_MasterConfigSynchronization>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8000492:	f000 f889 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000496:	bf00      	nop
 8000498:	3720      	adds	r7, #32
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	2000008c 	.word	0x2000008c
 80004a4:	40000400 	.word	0x40000400

080004a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b088      	sub	sp, #32
 80004ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ae:	f107 030c 	add.w	r3, r7, #12
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
 80004ba:	60da      	str	r2, [r3, #12]
 80004bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004be:	4b37      	ldr	r3, [pc, #220]	@ (800059c <MX_GPIO_Init+0xf4>)
 80004c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004c4:	4a35      	ldr	r2, [pc, #212]	@ (800059c <MX_GPIO_Init+0xf4>)
 80004c6:	f043 0302 	orr.w	r3, r3, #2
 80004ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80004ce:	4b33      	ldr	r3, [pc, #204]	@ (800059c <MX_GPIO_Init+0xf4>)
 80004d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004d4:	f003 0302 	and.w	r3, r3, #2
 80004d8:	60bb      	str	r3, [r7, #8]
 80004da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004dc:	4b2f      	ldr	r3, [pc, #188]	@ (800059c <MX_GPIO_Init+0xf4>)
 80004de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004e2:	4a2e      	ldr	r2, [pc, #184]	@ (800059c <MX_GPIO_Init+0xf4>)
 80004e4:	f043 0301 	orr.w	r3, r3, #1
 80004e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80004ec:	4b2b      	ldr	r3, [pc, #172]	@ (800059c <MX_GPIO_Init+0xf4>)
 80004ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004f2:	f003 0301 	and.w	r3, r3, #1
 80004f6:	607b      	str	r3, [r7, #4]
 80004f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004fa:	4b28      	ldr	r3, [pc, #160]	@ (800059c <MX_GPIO_Init+0xf4>)
 80004fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000500:	4a26      	ldr	r2, [pc, #152]	@ (800059c <MX_GPIO_Init+0xf4>)
 8000502:	f043 0304 	orr.w	r3, r3, #4
 8000506:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800050a:	4b24      	ldr	r3, [pc, #144]	@ (800059c <MX_GPIO_Init+0xf4>)
 800050c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000510:	f003 0304 	and.w	r3, r3, #4
 8000514:	603b      	str	r3, [r7, #0]
 8000516:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8000518:	2200      	movs	r2, #0
 800051a:	2110      	movs	r1, #16
 800051c:	4820      	ldr	r0, [pc, #128]	@ (80005a0 <MX_GPIO_Init+0xf8>)
 800051e:	f000 fe15 	bl	800114c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000522:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000526:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000528:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800052c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800052e:	2301      	movs	r3, #1
 8000530:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000532:	f107 030c 	add.w	r3, r7, #12
 8000536:	4619      	mov	r1, r3
 8000538:	481a      	ldr	r0, [pc, #104]	@ (80005a4 <MX_GPIO_Init+0xfc>)
 800053a:	f000 fcb1 	bl	8000ea0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B3_Pin B2_Pin */
  GPIO_InitStruct.Pin = B3_Pin|B2_Pin;
 800053e:	23c0      	movs	r3, #192	@ 0xc0
 8000540:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000542:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000546:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000548:	2301      	movs	r3, #1
 800054a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800054c:	f107 030c 	add.w	r3, r7, #12
 8000550:	4619      	mov	r1, r3
 8000552:	4813      	ldr	r0, [pc, #76]	@ (80005a0 <MX_GPIO_Init+0xf8>)
 8000554:	f000 fca4 	bl	8000ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD1_Pin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8000558:	2310      	movs	r3, #16
 800055a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800055c:	2301      	movs	r3, #1
 800055e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000560:	2300      	movs	r3, #0
 8000562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000564:	2300      	movs	r3, #0
 8000566:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8000568:	f107 030c 	add.w	r3, r7, #12
 800056c:	4619      	mov	r1, r3
 800056e:	480c      	ldr	r0, [pc, #48]	@ (80005a0 <MX_GPIO_Init+0xf8>)
 8000570:	f000 fc96 	bl	8000ea0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI7_IRQn, 0, 0);
 8000574:	2200      	movs	r2, #0
 8000576:	2100      	movs	r1, #0
 8000578:	2012      	movs	r0, #18
 800057a:	f000 fbeb 	bl	8000d54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI7_IRQn);
 800057e:	2012      	movs	r0, #18
 8000580:	f000 fc05 	bl	8000d8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 8000584:	2200      	movs	r2, #0
 8000586:	2100      	movs	r1, #0
 8000588:	2018      	movs	r0, #24
 800058a:	f000 fbe3 	bl	8000d54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 800058e:	2018      	movs	r0, #24
 8000590:	f000 fbfd 	bl	8000d8e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000594:	bf00      	nop
 8000596:	3720      	adds	r7, #32
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	46020c00 	.word	0x46020c00
 80005a0:	42020400 	.word	0x42020400
 80005a4:	42020800 	.word	0x42020800

080005a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ac:	b672      	cpsid	i
}
 80005ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <Error_Handler+0x8>

080005b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80005ba:	4b0a      	ldr	r3, [pc, #40]	@ (80005e4 <HAL_MspInit+0x30>)
 80005bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80005c0:	4a08      	ldr	r2, [pc, #32]	@ (80005e4 <HAL_MspInit+0x30>)
 80005c2:	f043 0304 	orr.w	r3, r3, #4
 80005c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80005ca:	4b06      	ldr	r3, [pc, #24]	@ (80005e4 <HAL_MspInit+0x30>)
 80005cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80005d0:	f003 0304 	and.w	r3, r3, #4
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	46020c00 	.word	0x46020c00

080005e8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b08a      	sub	sp, #40	@ 0x28
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f0:	f107 0314 	add.w	r3, r7, #20
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000608:	d156      	bne.n	80006b8 <HAL_TIM_Encoder_MspInit+0xd0>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800060a:	4b2d      	ldr	r3, [pc, #180]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 800060c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000610:	4a2b      	ldr	r2, [pc, #172]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800061a:	4b29      	ldr	r3, [pc, #164]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 800061c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000620:	f003 0301 	and.w	r3, r3, #1
 8000624:	613b      	str	r3, [r7, #16]
 8000626:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000628:	4b25      	ldr	r3, [pc, #148]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 800062a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800062e:	4a24      	ldr	r2, [pc, #144]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 8000630:	f043 0302 	orr.w	r3, r3, #2
 8000634:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000638:	4b21      	ldr	r3, [pc, #132]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 800063a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800063e:	f003 0302 	and.w	r3, r3, #2
 8000642:	60fb      	str	r3, [r7, #12]
 8000644:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000646:	4b1e      	ldr	r3, [pc, #120]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 8000648:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800064c:	4a1c      	ldr	r2, [pc, #112]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 800064e:	f043 0301 	orr.w	r3, r3, #1
 8000652:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000656:	4b1a      	ldr	r3, [pc, #104]	@ (80006c0 <HAL_TIM_Encoder_MspInit+0xd8>)
 8000658:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800065c:	f003 0301 	and.w	r3, r3, #1
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB12     ------> TIM2_CH1
    PA8     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000664:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800066a:	2302      	movs	r3, #2
 800066c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066e:	2300      	movs	r3, #0
 8000670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000672:	2300      	movs	r3, #0
 8000674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000676:	2301      	movs	r3, #1
 8000678:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4619      	mov	r1, r3
 8000680:	4810      	ldr	r0, [pc, #64]	@ (80006c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8000682:	f000 fc0d 	bl	8000ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000686:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068c:	2302      	movs	r3, #2
 800068e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000694:	2300      	movs	r3, #0
 8000696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000698:	2301      	movs	r3, #1
 800069a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	4619      	mov	r1, r3
 80006a2:	4809      	ldr	r0, [pc, #36]	@ (80006c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 80006a4:	f000 fbfc 	bl	8000ea0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2104      	movs	r1, #4
 80006ac:	2029      	movs	r0, #41	@ 0x29
 80006ae:	f000 fb51 	bl	8000d54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80006b2:	2029      	movs	r0, #41	@ 0x29
 80006b4:	f000 fb6b 	bl	8000d8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80006b8:	bf00      	nop
 80006ba:	3728      	adds	r7, #40	@ 0x28
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	46020c00 	.word	0x46020c00
 80006c4:	42020400 	.word	0x42020400
 80006c8:	42020000 	.word	0x42020000

080006cc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a0e      	ldr	r2, [pc, #56]	@ (8000714 <HAL_TIM_Base_MspInit+0x48>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d116      	bne.n	800070c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80006de:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <HAL_TIM_Base_MspInit+0x4c>)
 80006e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80006e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000718 <HAL_TIM_Base_MspInit+0x4c>)
 80006e6:	f043 0302 	orr.w	r3, r3, #2
 80006ea:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80006ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000718 <HAL_TIM_Base_MspInit+0x4c>)
 80006f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80006f4:	f003 0302 	and.w	r3, r3, #2
 80006f8:	60fb      	str	r3, [r7, #12]
 80006fa:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80006fc:	2200      	movs	r2, #0
 80006fe:	2106      	movs	r1, #6
 8000700:	202a      	movs	r0, #42	@ 0x2a
 8000702:	f000 fb27 	bl	8000d54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000706:	202a      	movs	r0, #42	@ 0x2a
 8000708:	f000 fb41 	bl	8000d8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40000400 	.word	0x40000400
 8000718:	46020c00 	.word	0x46020c00

0800071c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <NMI_Handler+0x4>

08000724 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <HardFault_Handler+0x4>

0800072c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000730:	bf00      	nop
 8000732:	e7fd      	b.n	8000730 <MemManage_Handler+0x4>

08000734 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000738:	bf00      	nop
 800073a:	e7fd      	b.n	8000738 <BusFault_Handler+0x4>

0800073c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000740:	bf00      	nop
 8000742:	e7fd      	b.n	8000740 <UsageFault_Handler+0x4>

08000744 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr

08000752 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000752:	b480      	push	{r7}
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000756:	bf00      	nop
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr

08000760 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000764:	bf00      	nop
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr

0800076e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000772:	f000 fa17 	bl	8000ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}

0800077a <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 800077e:	2080      	movs	r0, #128	@ 0x80
 8000780:	f000 fd16 	bl	80011b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}

08000788 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800078c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000790:	f000 fd0e 	bl	80011b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800079c:	4802      	ldr	r0, [pc, #8]	@ (80007a8 <TIM2_IRQHandler+0x10>)
 800079e:	f001 fdcd 	bl	800233c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000040 	.word	0x20000040

080007ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80007b0:	4802      	ldr	r0, [pc, #8]	@ (80007bc <TIM3_IRQHandler+0x10>)
 80007b2:	f001 fdc3 	bl	800233c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	2000008c 	.word	0x2000008c

080007c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  __IO uint32_t tmpreg;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007c4:	4b07      	ldr	r3, [pc, #28]	@ (80007e4 <SystemInit+0x24>)
 80007c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007ca:	4a06      	ldr	r2, [pc, #24]	@ (80007e4 <SystemInit+0x24>)
 80007cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
 80007d4:	4b03      	ldr	r3, [pc, #12]	@ (80007e4 <SystemInit+0x24>)
 80007d6:	4a04      	ldr	r2, [pc, #16]	@ (80007e8 <SystemInit+0x28>)
 80007d8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, ((*(uint32_t *)(FLASH_ENGY_BASE + 0x2ABUL)) & 0x3FUL));

  /* Disable VREFBUF kernel clock */
  CLEAR_BIT(RCC->APB7ENR, RCC_APB7ENR_VREFEN);
#endif /* VREFBUF */
}
 80007da:	bf00      	nop
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	e000ed00 	.word	0xe000ed00
 80007e8:	08000000 	.word	0x08000000

080007ec <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b089      	sub	sp, #36	@ 0x24
 80007f0:	af00      	add	r7, sp, #0
  uint32_t plln;
  float_t fracn;
  float_t pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 80007f2:	4b4f      	ldr	r3, [pc, #316]	@ (8000930 <SystemCoreClockUpdate+0x144>)
 80007f4:	69db      	ldr	r3, [r3, #28]
 80007f6:	f003 030c 	and.w	r3, r3, #12
 80007fa:	2b08      	cmp	r3, #8
 80007fc:	d002      	beq.n	8000804 <SystemCoreClockUpdate+0x18>
 80007fe:	2b0c      	cmp	r3, #12
 8000800:	d00b      	beq.n	800081a <SystemCoreClockUpdate+0x2e>
 8000802:	e07d      	b.n	8000900 <SystemCoreClockUpdate+0x114>
  {
    case RCC_CFGR1_SWS_1:  /* HSE used as system clock source */
      SystemCoreClock = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8000804:	4b4a      	ldr	r3, [pc, #296]	@ (8000930 <SystemCoreClockUpdate+0x144>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	0d1b      	lsrs	r3, r3, #20
 800080a:	f003 0301 	and.w	r3, r3, #1
 800080e:	4a49      	ldr	r2, [pc, #292]	@ (8000934 <SystemCoreClockUpdate+0x148>)
 8000810:	fa22 f303 	lsr.w	r3, r2, r3
 8000814:	4a48      	ldr	r2, [pc, #288]	@ (8000938 <SystemCoreClockUpdate+0x14c>)
 8000816:	6013      	str	r3, [r2, #0]
      break;
 8000818:	e076      	b.n	8000908 <SystemCoreClockUpdate+0x11c>

    case (RCC_CFGR1_SWS_0 | RCC_CFGR1_SWS_1):  /* PLL1 used as system clock source */
      /* PLL_VCO = (PLLsource / PLLM) * PLLN * FractionnalPart
          SYSCLK = PLL_VCO / PLLR */
      /* Get PLL1 CFGR and DIVR register values */
      tmp1 = RCC->PLL1CFGR;
 800081a:	4b45      	ldr	r3, [pc, #276]	@ (8000930 <SystemCoreClockUpdate+0x144>)
 800081c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800081e:	61fb      	str	r3, [r7, #28]
      tmp2 = RCC->PLL1DIVR;
 8000820:	4b43      	ldr	r3, [pc, #268]	@ (8000930 <SystemCoreClockUpdate+0x144>)
 8000822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000824:	617b      	str	r3, [r7, #20]

      /* Retrieve PLL1 multiplication factor and divider */
      pllm = ((tmp1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8000826:	69fb      	ldr	r3, [r7, #28]
 8000828:	0a1b      	lsrs	r3, r3, #8
 800082a:	f003 0307 	and.w	r3, r3, #7
 800082e:	3301      	adds	r3, #1
 8000830:	613b      	str	r3, [r7, #16]
      plln = (tmp2 & RCC_PLL1DIVR_PLL1N) + 1U;
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000838:	3301      	adds	r3, #1
 800083a:	60fb      	str	r3, [r7, #12]
      pllr = ((tmp2 & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	0e1b      	lsrs	r3, r3, #24
 8000840:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000844:	3301      	adds	r3, #1
 8000846:	60bb      	str	r3, [r7, #8]

      /* Check if fractional part is enable */
      if ((tmp1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u)
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	f003 0310 	and.w	r3, r3, #16
 800084e:	2b00      	cmp	r3, #0
 8000850:	d00b      	beq.n	800086a <SystemCoreClockUpdate+0x7e>
      {
        fracn = (float_t)((uint32_t)((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8000852:	4b37      	ldr	r3, [pc, #220]	@ (8000930 <SystemCoreClockUpdate+0x144>)
 8000854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000856:	08db      	lsrs	r3, r3, #3
 8000858:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800085c:	ee07 3a90 	vmov	s15, r3
 8000860:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000864:	edc7 7a06 	vstr	s15, [r7, #24]
 8000868:	e002      	b.n	8000870 <SystemCoreClockUpdate+0x84>
      }
      else
      {
        fracn = (float_t)0U;
 800086a:	f04f 0300 	mov.w	r3, #0
 800086e:	61bb      	str	r3, [r7, #24]
      }

      /* determine PLL source */
      pllsource = (tmp1 & RCC_PLL1CFGR_PLL1SRC);
 8000870:	69fb      	ldr	r3, [r7, #28]
 8000872:	f003 0303 	and.w	r3, r3, #3
 8000876:	607b      	str	r3, [r7, #4]
      switch (pllsource)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2b02      	cmp	r3, #2
 800087c:	d003      	beq.n	8000886 <SystemCoreClockUpdate+0x9a>
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2b03      	cmp	r3, #3
 8000882:	d003      	beq.n	800088c <SystemCoreClockUpdate+0xa0>
 8000884:	e00c      	b.n	80008a0 <SystemCoreClockUpdate+0xb4>
      {
        /* HSI used as PLL1 clock source */
        case RCC_PLL1CFGR_PLL1SRC_1:
          tmp1 = HSI_VALUE;
 8000886:	4b2d      	ldr	r3, [pc, #180]	@ (800093c <SystemCoreClockUpdate+0x150>)
 8000888:	61fb      	str	r3, [r7, #28]
          break;
 800088a:	e00c      	b.n	80008a6 <SystemCoreClockUpdate+0xba>

        /* HSE used as PLL1 clock source */
        case (RCC_PLL1CFGR_PLL1SRC_0 | RCC_PLL1CFGR_PLL1SRC_1):
          tmp1 = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 800088c:	4b28      	ldr	r3, [pc, #160]	@ (8000930 <SystemCoreClockUpdate+0x144>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	0d1b      	lsrs	r3, r3, #20
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	4a27      	ldr	r2, [pc, #156]	@ (8000934 <SystemCoreClockUpdate+0x148>)
 8000898:	fa22 f303 	lsr.w	r3, r2, r3
 800089c:	61fb      	str	r3, [r7, #28]
          break;
 800089e:	e002      	b.n	80008a6 <SystemCoreClockUpdate+0xba>

        default:
          tmp1 = 0U;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
          break;
 80008a4:	bf00      	nop
      }

      /* Compute VCO output frequency */
      pllvco = ((float_t) tmp1 / (float_t)pllm) * (((float_t)plln + (float_t)(fracn / (float_t)0x2000U)));
 80008a6:	69fb      	ldr	r3, [r7, #28]
 80008a8:	ee07 3a90 	vmov	s15, r3
 80008ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80008b0:	693b      	ldr	r3, [r7, #16]
 80008b2:	ee07 3a90 	vmov	s15, r3
 80008b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	ee07 3a90 	vmov	s15, r3
 80008c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80008c8:	ed97 6a06 	vldr	s12, [r7, #24]
 80008cc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8000940 <SystemCoreClockUpdate+0x154>
 80008d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80008d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80008d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008dc:	edc7 7a00 	vstr	s15, [r7]
      SystemCoreClock = (uint32_t)((float_t)(pllvco / (float_t)pllr));
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	ee07 3a90 	vmov	s15, r3
 80008e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80008ea:	edd7 6a00 	vldr	s13, [r7]
 80008ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80008f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008f6:	ee17 2a90 	vmov	r2, s15
 80008fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000938 <SystemCoreClockUpdate+0x14c>)
 80008fc:	601a      	str	r2, [r3, #0]
      break;
 80008fe:	e003      	b.n	8000908 <SystemCoreClockUpdate+0x11c>

    case 0x00u:  /* HSI used as system clock source */
    default:
      SystemCoreClock = HSI_VALUE;
 8000900:	4b0d      	ldr	r3, [pc, #52]	@ (8000938 <SystemCoreClockUpdate+0x14c>)
 8000902:	4a0e      	ldr	r2, [pc, #56]	@ (800093c <SystemCoreClockUpdate+0x150>)
 8000904:	601a      	str	r2, [r3, #0]
      break;
 8000906:	bf00      	nop
  }

  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp1 = AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE)];
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <SystemCoreClockUpdate+0x144>)
 800090a:	6a1b      	ldr	r3, [r3, #32]
 800090c:	f003 0307 	and.w	r3, r3, #7
 8000910:	4a0c      	ldr	r2, [pc, #48]	@ (8000944 <SystemCoreClockUpdate+0x158>)
 8000912:	5cd3      	ldrb	r3, [r2, r3]
 8000914:	61fb      	str	r3, [r7, #28]

  /* HCLK clock frequency */
  SystemCoreClock >>= tmp1;
 8000916:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <SystemCoreClockUpdate+0x14c>)
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	69fb      	ldr	r3, [r7, #28]
 800091c:	fa22 f303 	lsr.w	r3, r2, r3
 8000920:	4a05      	ldr	r2, [pc, #20]	@ (8000938 <SystemCoreClockUpdate+0x14c>)
 8000922:	6013      	str	r3, [r2, #0]
}
 8000924:	bf00      	nop
 8000926:	3724      	adds	r7, #36	@ 0x24
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr
 8000930:	46020c00 	.word	0x46020c00
 8000934:	01e84800 	.word	0x01e84800
 8000938:	20000004 	.word	0x20000004
 800093c:	00f42400 	.word	0x00f42400
 8000940:	46000000 	.word	0x46000000
 8000944:	08002c4c 	.word	0x08002c4c

08000948 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000948:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000980 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800094c:	f7ff ff38 	bl	80007c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000950:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000952:	e003      	b.n	800095c <LoopCopyDataInit>

08000954 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000954:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000956:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000958:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800095a:	3104      	adds	r1, #4

0800095c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800095c:	480a      	ldr	r0, [pc, #40]	@ (8000988 <LoopForever+0xa>)
	ldr	r3, =_edata
 800095e:	4b0b      	ldr	r3, [pc, #44]	@ (800098c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000960:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000962:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000964:	d3f6      	bcc.n	8000954 <CopyDataInit>
	ldr	r2, =_sbss
 8000966:	4a0a      	ldr	r2, [pc, #40]	@ (8000990 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000968:	e002      	b.n	8000970 <LoopFillZerobss>

0800096a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800096a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800096c:	f842 3b04 	str.w	r3, [r2], #4

08000970 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000970:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <LoopForever+0x16>)
	cmp	r2, r3
 8000972:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000974:	d3f9      	bcc.n	800096a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000976:	f002 f939 	bl	8002bec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800097a:	f7ff fc75 	bl	8000268 <main>

0800097e <LoopForever>:

LoopForever:
    b LoopForever
 800097e:	e7fe      	b.n	800097e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000980:	20020000 	.word	0x20020000
	ldr	r3, =_sidata
 8000984:	08002c5c 	.word	0x08002c5c
	ldr	r0, =_sdata
 8000988:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800098c:	20000024 	.word	0x20000024
	ldr	r2, =_sbss
 8000990:	20000024 	.word	0x20000024
	ldr	r3, = _ebss
 8000994:	200000e0 	.word	0x200000e0

08000998 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000998:	e7fe      	b.n	8000998 <ADC4_IRQHandler>
	...

0800099c <BSP_LED_Init>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code.
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	@ 0x28
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LD1)
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d10f      	bne.n	80009cc <BSP_LED_Init+0x30>
  {
    LD1_GPIO_CLK_ENABLE();
 80009ac:	4b2b      	ldr	r3, [pc, #172]	@ (8000a5c <BSP_LED_Init+0xc0>)
 80009ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009b2:	4a2a      	ldr	r2, [pc, #168]	@ (8000a5c <BSP_LED_Init+0xc0>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009bc:	4b27      	ldr	r3, [pc, #156]	@ (8000a5c <BSP_LED_Init+0xc0>)
 80009be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009c2:	f003 0302 	and.w	r3, r3, #2
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	e021      	b.n	8000a10 <BSP_LED_Init+0x74>
  }
  else if (Led == LD2)
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d10f      	bne.n	80009f2 <BSP_LED_Init+0x56>
  {
    LD2_GPIO_CLK_ENABLE();
 80009d2:	4b22      	ldr	r3, [pc, #136]	@ (8000a5c <BSP_LED_Init+0xc0>)
 80009d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009d8:	4a20      	ldr	r2, [pc, #128]	@ (8000a5c <BSP_LED_Init+0xc0>)
 80009da:	f043 0301 	orr.w	r3, r3, #1
 80009de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009e2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a5c <BSP_LED_Init+0xc0>)
 80009e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009e8:	f003 0301 	and.w	r3, r3, #1
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	e00e      	b.n	8000a10 <BSP_LED_Init+0x74>
  }
  else /* Led = LD3 */
  {
    LD3_GPIO_CLK_ENABLE();
 80009f2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a5c <BSP_LED_Init+0xc0>)
 80009f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009f8:	4a18      	ldr	r2, [pc, #96]	@ (8000a5c <BSP_LED_Init+0xc0>)
 80009fa:	f043 0302 	orr.w	r3, r3, #2
 80009fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a02:	4b16      	ldr	r3, [pc, #88]	@ (8000a5c <BSP_LED_Init+0xc0>)
 8000a04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a08:	f003 0302 	and.w	r3, r3, #2
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	68bb      	ldr	r3, [r7, #8]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	4a13      	ldr	r2, [pc, #76]	@ (8000a60 <BSP_LED_Init+0xc4>)
 8000a14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a18:	617b      	str	r3, [r7, #20]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Pull  = GPIO_PULLUP;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a22:	2302      	movs	r3, #2
 8000a24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	4a0e      	ldr	r2, [pc, #56]	@ (8000a64 <BSP_LED_Init+0xc8>)
 8000a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a2e:	f107 0214 	add.w	r2, r7, #20
 8000a32:	4611      	mov	r1, r2
 8000a34:	4618      	mov	r0, r3
 8000a36:	f000 fa33 	bl	8000ea0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	4a09      	ldr	r2, [pc, #36]	@ (8000a64 <BSP_LED_Init+0xc8>)
 8000a3e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	4a06      	ldr	r2, [pc, #24]	@ (8000a60 <BSP_LED_Init+0xc4>)
 8000a46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	f000 fb7d 	bl	800114c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000a52:	2300      	movs	r3, #0
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	3728      	adds	r7, #40	@ 0x28
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	46020c00 	.word	0x46020c00
 8000a60:	20000008 	.word	0x20000008
 8000a64:	20000010 	.word	0x20000010

08000a68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa4 <HAL_Init+0x3c>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a0c      	ldr	r2, [pc, #48]	@ (8000aa4 <HAL_Init+0x3c>)
 8000a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a78:	2003      	movs	r0, #3
 8000a7a:	f000 f960 	bl	8000d3e <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency */
  SystemCoreClockUpdate();
 8000a7e:	f7ff feb5 	bl	80007ec <SystemCoreClockUpdate>

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000a82:	2004      	movs	r0, #4
 8000a84:	f000 f9b4 	bl	8000df0 <HAL_SYSTICK_CLKSourceConfig>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f000 f80d 	bl	8000aa8 <HAL_InitTick>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <HAL_Init+0x30>
  {
    return HAL_ERROR;
 8000a94:	2301      	movs	r3, #1
 8000a96:	e002      	b.n	8000a9e <HAL_Init+0x36>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000a98:	f7ff fd8c 	bl	80005b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40022000 	.word	0x40022000

08000aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000ab4:	4b36      	ldr	r3, [pc, #216]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d101      	bne.n	8000ac0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000abc:	2301      	movs	r3, #1
 8000abe:	e062      	b.n	8000b86 <HAL_InitTick+0xde>
  }

  /* Check Clock source to calculate the tickNumber */
  if(READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000ac0:	4b34      	ldr	r3, [pc, #208]	@ (8000b94 <HAL_InitTick+0xec>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f003 0304 	and.w	r3, r3, #4
 8000ac8:	2b04      	cmp	r3, #4
 8000aca:	d10c      	bne.n	8000ae6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000acc:	4b32      	ldr	r3, [pc, #200]	@ (8000b98 <HAL_InitTick+0xf0>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	4b2f      	ldr	r3, [pc, #188]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ada:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	e03d      	b.n	8000b62 <HAL_InitTick+0xba>
  }
  else
  {
    systicksel = __HAL_RCC_GET_SYSTICK_SOURCE();
 8000ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8000b9c <HAL_InitTick+0xf4>)
 8000ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aec:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000af0:	60bb      	str	r3, [r7, #8]
    switch (systicksel)
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000af8:	d025      	beq.n	8000b46 <HAL_InitTick+0x9e>
 8000afa:	68bb      	ldr	r3, [r7, #8]
 8000afc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000b00:	d82e      	bhi.n	8000b60 <HAL_InitTick+0xb8>
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d004      	beq.n	8000b12 <HAL_InitTick+0x6a>
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000b0e:	d00d      	beq.n	8000b2c <HAL_InitTick+0x84>
        break;
#endif

      default:
        /* Nothing to do */
        break;
 8000b10:	e026      	b.n	8000b60 <HAL_InitTick+0xb8>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000b12:	4b21      	ldr	r3, [pc, #132]	@ (8000b98 <HAL_InitTick+0xf0>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4b1e      	ldr	r3, [pc, #120]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000b20:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b28:	60fb      	str	r3, [r7, #12]
        break;
 8000b2a:	e01a      	b.n	8000b62 <HAL_InitTick+0xba>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000b2c:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b36:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b3a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b42:	60fb      	str	r3, [r7, #12]
        break;
 8000b44:	e00d      	b.n	8000b62 <HAL_InitTick+0xba>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000b46:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <HAL_InitTick+0xe8>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b50:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b54:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b5c:	60fb      	str	r3, [r7, #12]
        break;
 8000b5e:	e000      	b.n	8000b62 <HAL_InitTick+0xba>
        break;
 8000b60:	bf00      	nop
    }
  }

  /* Configure the SysTick */
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000b62:	68f8      	ldr	r0, [r7, #12]
 8000b64:	f000 f922 	bl	8000dac <HAL_SYSTICK_Config>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_InitTick+0xca>
  {
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e009      	b.n	8000b86 <HAL_InitTick+0xde>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b72:	2200      	movs	r2, #0
 8000b74:	6879      	ldr	r1, [r7, #4]
 8000b76:	f04f 30ff 	mov.w	r0, #4294967295
 8000b7a:	f000 f8eb 	bl	8000d54 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000b7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ba0 <HAL_InitTick+0xf8>)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000020 	.word	0x20000020
 8000b94:	e000e010 	.word	0xe000e010
 8000b98:	20000004 	.word	0x20000004
 8000b9c:	46020c00 	.word	0x46020c00
 8000ba0:	2000001c 	.word	0x2000001c

08000ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <HAL_IncTick+0x20>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <HAL_IncTick+0x24>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a04      	ldr	r2, [pc, #16]	@ (8000bc8 <HAL_IncTick+0x24>)
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20000020 	.word	0x20000020
 8000bc8:	200000dc 	.word	0x200000dc

08000bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd0:	4b03      	ldr	r3, [pc, #12]	@ (8000be0 <HAL_GetTick+0x14>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	200000dc 	.word	0x200000dc

08000be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c00:	4013      	ands	r3, r2
 8000c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c16:	4a04      	ldr	r2, [pc, #16]	@ (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60d3      	str	r3, [r2, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c30:	4b04      	ldr	r3, [pc, #16]	@ (8000c44 <__NVIC_GetPriorityGrouping+0x18>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	0a1b      	lsrs	r3, r3, #8
 8000c36:	f003 0307 	and.w	r3, r3, #7
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	db0b      	blt.n	8000c72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	f003 021f 	and.w	r2, r3, #31
 8000c60:	4907      	ldr	r1, [pc, #28]	@ (8000c80 <__NVIC_EnableIRQ+0x38>)
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	095b      	lsrs	r3, r3, #5
 8000c68:	2001      	movs	r0, #1
 8000c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c72:	bf00      	nop
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000e100 	.word	0xe000e100

08000c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	6039      	str	r1, [r7, #0]
 8000c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	db0a      	blt.n	8000cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	b2da      	uxtb	r2, r3
 8000c9c:	490c      	ldr	r1, [pc, #48]	@ (8000cd0 <__NVIC_SetPriority+0x4c>)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	0112      	lsls	r2, r2, #4
 8000ca4:	b2d2      	uxtb	r2, r2
 8000ca6:	440b      	add	r3, r1
 8000ca8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cac:	e00a      	b.n	8000cc4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	4908      	ldr	r1, [pc, #32]	@ (8000cd4 <__NVIC_SetPriority+0x50>)
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	f003 030f 	and.w	r3, r3, #15
 8000cba:	3b04      	subs	r3, #4
 8000cbc:	0112      	lsls	r2, r2, #4
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	440b      	add	r3, r1
 8000cc2:	761a      	strb	r2, [r3, #24]
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	e000e100 	.word	0xe000e100
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b089      	sub	sp, #36	@ 0x24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	60f8      	str	r0, [r7, #12]
 8000ce0:	60b9      	str	r1, [r7, #8]
 8000ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	f1c3 0307 	rsb	r3, r3, #7
 8000cf2:	2b04      	cmp	r3, #4
 8000cf4:	bf28      	it	cs
 8000cf6:	2304      	movcs	r3, #4
 8000cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	2b06      	cmp	r3, #6
 8000d00:	d902      	bls.n	8000d08 <NVIC_EncodePriority+0x30>
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	3b03      	subs	r3, #3
 8000d06:	e000      	b.n	8000d0a <NVIC_EncodePriority+0x32>
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	43da      	mvns	r2, r3
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	401a      	ands	r2, r3
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d20:	f04f 31ff 	mov.w	r1, #4294967295
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2a:	43d9      	mvns	r1, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d30:	4313      	orrs	r3, r2
         );
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3724      	adds	r7, #36	@ 0x24
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f7ff ff4c 	bl	8000be4 <__NVIC_SetPriorityGrouping>
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
 8000d60:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
 8000d62:	f7ff ff63 	bl	8000c2c <__NVIC_GetPriorityGrouping>
 8000d66:	4603      	mov	r3, r0
 8000d68:	f003 0307 	and.w	r3, r3, #7
 8000d6c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	68b9      	ldr	r1, [r7, #8]
 8000d72:	6978      	ldr	r0, [r7, #20]
 8000d74:	f7ff ffb0 	bl	8000cd8 <NVIC_EncodePriority>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d7e:	4611      	mov	r1, r2
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff ff7f 	bl	8000c84 <__NVIC_SetPriority>
}
 8000d86:	bf00      	nop
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbaxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	4603      	mov	r3, r0
 8000d96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff ff53 	bl	8000c48 <__NVIC_EnableIRQ>
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3b01      	subs	r3, #1
 8000db8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dbc:	d301      	bcc.n	8000dc2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e00d      	b.n	8000dde <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dec <HAL_SYSTICK_Config+0x40>)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000dca:	4b08      	ldr	r3, [pc, #32]	@ (8000dec <HAL_SYSTICK_Config+0x40>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000dd0:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_SYSTICK_Config+0x40>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a05      	ldr	r2, [pc, #20]	@ (8000dec <HAL_SYSTICK_Config+0x40>)
 8000dd6:	f043 0303 	orr.w	r3, r3, #3
 8000dda:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	e000e010 	.word	0xe000e010

08000df0 <HAL_SYSTICK_CLKSourceConfig>:
  *
  *             (*) value not defined in all devices.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	d844      	bhi.n	8000e88 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8000e04 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e04:	08000e27 	.word	0x08000e27
 8000e08:	08000e45 	.word	0x08000e45
 8000e0c:	08000e67 	.word	0x08000e67
 8000e10:	08000e89 	.word	0x08000e89
 8000e14:	08000e19 	.word	0x08000e19
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000e18:	4b1f      	ldr	r3, [pc, #124]	@ (8000e98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8000e98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e1e:	f043 0304 	orr.w	r3, r3, #4
 8000e22:	6013      	str	r3, [r2, #0]
      break;
 8000e24:	e031      	b.n	8000e8a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000e26:	4b1c      	ldr	r3, [pc, #112]	@ (8000e98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8000e98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e2c:	f023 0304 	bic.w	r3, r3, #4
 8000e30:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000e32:	4b1a      	ldr	r3, [pc, #104]	@ (8000e9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e38:	4a18      	ldr	r2, [pc, #96]	@ (8000e9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e3a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000e3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000e42:	e022      	b.n	8000e8a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000e44:	4b14      	ldr	r3, [pc, #80]	@ (8000e98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a13      	ldr	r2, [pc, #76]	@ (8000e98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e4a:	f023 0304 	bic.w	r3, r3, #4
 8000e4e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000e50:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e56:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000e5a:	4a10      	ldr	r2, [pc, #64]	@ (8000e9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e5c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000e64:	e011      	b.n	8000e8a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000e66:	4b0c      	ldr	r3, [pc, #48]	@ (8000e98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a0b      	ldr	r2, [pc, #44]	@ (8000e98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000e6c:	f023 0304 	bic.w	r3, r3, #4
 8000e70:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000e72:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e78:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000e7c:	4a07      	ldr	r2, [pc, #28]	@ (8000e9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000e7e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000e82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000e86:	e000      	b.n	8000e8a <HAL_SYSTICK_CLKSourceConfig+0x9a>
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (RCC_CCIPR1_SYSTICKSEL_1 | RCC_CCIPR1_SYSTICKSEL_0));
      break;
#endif
    default:
      /* Nothing to do */
      break;
 8000e88:	bf00      	nop
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000e010 	.word	0xe000e010
 8000e9c:	46020c00 	.word	0x46020c00

08000ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000eae:	e13a      	b.n	8001126 <HAL_GPIO_Init+0x286>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	f000 812c 	beq.w	8001120 <HAL_GPIO_Init+0x280>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 0303 	and.w	r3, r3, #3
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d005      	beq.n	8000ee0 <HAL_GPIO_Init+0x40>
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f003 0303 	and.w	r3, r3, #3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d130      	bne.n	8000f42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	2203      	movs	r2, #3
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	68da      	ldr	r2, [r3, #12]
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f16:	2201      	movs	r2, #1
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	4013      	ands	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	091b      	lsrs	r3, r3, #4
 8000f2c:	f003 0201 	and.w	r2, r3, #1
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f003 0303 	and.w	r3, r3, #3
 8000f4a:	2b03      	cmp	r3, #3
 8000f4c:	d109      	bne.n	8000f62 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8000f56:	2b03      	cmp	r3, #3
 8000f58:	d11b      	bne.n	8000f92 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d017      	beq.n	8000f92 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	43db      	mvns	r3, r3
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	4013      	ands	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	689a      	ldr	r2, [r3, #8]
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	fa02 f303 	lsl.w	r3, r2, r3
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d123      	bne.n	8000fe6 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	08da      	lsrs	r2, r3, #3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3208      	adds	r2, #8
 8000fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000faa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	220f      	movs	r2, #15
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	691a      	ldr	r2, [r3, #16]
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	f003 0307 	and.w	r3, r3, #7
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	08da      	lsrs	r2, r3, #3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3208      	adds	r2, #8
 8000fe0:	6939      	ldr	r1, [r7, #16]
 8000fe2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	43db      	mvns	r3, r3
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f003 0203 	and.w	r2, r3, #3
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d07c      	beq.n	8001120 <HAL_GPIO_Init+0x280>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8001026:	4a47      	ldr	r2, [pc, #284]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	089b      	lsrs	r3, r3, #2
 800102c:	3318      	adds	r3, #24
 800102e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	f003 0303 	and.w	r3, r3, #3
 800103a:	00db      	lsls	r3, r3, #3
 800103c:	220f      	movs	r2, #15
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	0a9a      	lsrs	r2, r3, #10
 800104e:	4b3e      	ldr	r3, [pc, #248]	@ (8001148 <HAL_GPIO_Init+0x2a8>)
 8001050:	4013      	ands	r3, r2
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	f002 0203 	and.w	r2, r2, #3
 8001058:	00d2      	lsls	r2, r2, #3
 800105a:	4093      	lsls	r3, r2
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	4313      	orrs	r3, r2
 8001060:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8001062:	4938      	ldr	r1, [pc, #224]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	089b      	lsrs	r3, r3, #2
 8001068:	3318      	adds	r3, #24
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001070:	4b34      	ldr	r3, [pc, #208]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	43db      	mvns	r3, r3
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4013      	ands	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001088:	2b00      	cmp	r3, #0
 800108a:	d003      	beq.n	8001094 <HAL_GPIO_Init+0x1f4>
        {
          temp |= iocurrent;
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	4313      	orrs	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001094:	4a2b      	ldr	r2, [pc, #172]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800109a:	4b2a      	ldr	r3, [pc, #168]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	43db      	mvns	r3, r3
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	4013      	ands	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_Init+0x21e>
        {
          temp |= iocurrent;
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010be:	4a21      	ldr	r2, [pc, #132]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80010c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 80010c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80010ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	43db      	mvns	r3, r3
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	4013      	ands	r3, r2
 80010d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010ea:	4a16      	ldr	r2, [pc, #88]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 80010f2:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 80010f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4013      	ands	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	4313      	orrs	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001118:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <HAL_GPIO_Init+0x2a4>)
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3301      	adds	r3, #1
 8001124:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	fa22 f303 	lsr.w	r3, r2, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	f47f aebd 	bne.w	8000eb0 <HAL_GPIO_Init+0x10>
  }
}
 8001136:	bf00      	nop
 8001138:	bf00      	nop
 800113a:	371c      	adds	r7, #28
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	46022000 	.word	0x46022000
 8001148:	002f7f7f 	.word	0x002f7f7f

0800114c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	807b      	strh	r3, [r7, #2]
 8001158:	4613      	mov	r3, r2
 800115a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800115c:	787b      	ldrb	r3, [r7, #1]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001162:	887a      	ldrh	r2, [r7, #2]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001168:	e002      	b.n	8001170 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800116a:	887a      	ldrh	r2, [r7, #2]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	695b      	ldr	r3, [r3, #20]
 800118c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800118e:	887a      	ldrh	r2, [r7, #2]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4013      	ands	r3, r2
 8001194:	041a      	lsls	r2, r3, #16
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	43d9      	mvns	r1, r3
 800119a:	887b      	ldrh	r3, [r7, #2]
 800119c:	400b      	ands	r3, r1
 800119e:	431a      	orrs	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	619a      	str	r2, [r3, #24]
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00U)
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80011bc:	68da      	ldr	r2, [r3, #12]
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d006      	beq.n	80011d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80011c6:	4a0c      	ldr	r2, [pc, #48]	@ (80011f8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80011c8:	88fb      	ldrh	r3, [r7, #6]
 80011ca:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 f814 	bl	80011fc <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00U)
 80011d4:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80011d6:	691a      	ldr	r2, [r3, #16]
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	4013      	ands	r3, r2
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d006      	beq.n	80011ee <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80011e0:	4a05      	ldr	r2, [pc, #20]	@ (80011f8 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80011e2:	88fb      	ldrh	r3, [r7, #6]
 80011e4:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80011e6:	88fb      	ldrh	r3, [r7, #6]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 f812 	bl	8001212 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	46022000 	.word	0x46022000

080011fc <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001206:	bf00      	nop
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001212:	b480      	push	{r7}
 8001214:	b083      	sub	sp, #12
 8001216:	af00      	add	r7, sp, #0
 8001218:	4603      	mov	r3, r0
 800121a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001230:	2300      	movs	r3, #0
 8001232:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001234:	4b0b      	ldr	r3, [pc, #44]	@ (8001264 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 0301 	and.w	r3, r3, #1
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	73fb      	strb	r3, [r7, #15]
 8001244:	e007      	b.n	8001256 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8001246:	4b07      	ldr	r3, [pc, #28]	@ (8001264 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f023 0204 	bic.w	r2, r3, #4
 800124e:	4905      	ldr	r1, [pc, #20]	@ (8001264 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4313      	orrs	r3, r2
 8001254:	600b      	str	r3, [r1, #0]
  }

  return status;
 8001256:	7bfb      	ldrb	r3, [r7, #15]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	40030400 	.word	0x40030400

08001268 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800126c:	4b05      	ldr	r3, [pc, #20]	@ (8001284 <HAL_ICACHE_Enable+0x1c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a04      	ldr	r2, [pc, #16]	@ (8001284 <HAL_ICACHE_Enable+0x1c>)
 8001272:	f043 0301 	orr.w	r3, r3, #1
 8001276:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	40030400 	.word	0x40030400

08001288 <HAL_PWREx_ControlVoltageScaling>:
  *        only take effect after the 2.4 GHz RADIO has entered Sleep or Deepsleep mode.
  * @note  In range 2, the 2.4 GHz RADIO shall not transmit nor receive.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  uint32_t vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001290:	4b29      	ldr	r3, [pc, #164]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8001292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001294:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001298:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d101      	bne.n	80012a6 <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 80012a2:	2300      	movs	r3, #0
 80012a4:	e042      	b.n	800132c <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  /* Set voltage scaling level */
  MODIFY_REG(PWR->VOSR, PWR_VOSR_VOS, VoltageScaling);
 80012a6:	4b24      	ldr	r3, [pc, #144]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80012ae:	4922      	ldr	r1, [pc, #136]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	60cb      	str	r3, [r1, #12]


  /* Wait until VOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 80012b6:	4b21      	ldr	r3, [pc, #132]	@ (800133c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2232      	movs	r2, #50	@ 0x32
 80012bc:	fb02 f303 	mul.w	r3, r2, r3
 80012c0:	4a1f      	ldr	r2, [pc, #124]	@ (8001340 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80012c2:	fba2 2303 	umull	r2, r3, r2, r3
 80012c6:	0c9b      	lsrs	r3, r3, #18
 80012c8:	3301      	adds	r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80012cc:	e002      	b.n	80012d4 <HAL_PWREx_ControlVoltageScaling+0x4c>
  {
    timeout--;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	3b01      	subs	r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80012d4:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d102      	bne.n	80012e6 <HAL_PWREx_ControlVoltageScaling+0x5e>
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1f3      	bne.n	80012ce <HAL_PWREx_ControlVoltageScaling+0x46>
  }

  /* Check time out  */
  if (timeout == 0U)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d101      	bne.n	80012f0 <HAL_PWREx_ControlVoltageScaling+0x68>
  {
    return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e01d      	b.n	800132c <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  /* Wait until ACTVOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2232      	movs	r2, #50	@ 0x32
 80012f6:	fb02 f303 	mul.w	r3, r2, r3
 80012fa:	4a11      	ldr	r2, [pc, #68]	@ (8001340 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80012fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001300:	0c9b      	lsrs	r3, r3, #18
 8001302:	3301      	adds	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001306:	e002      	b.n	800130e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	3b01      	subs	r3, #1
 800130c:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800130e:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8001310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001312:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d102      	bne.n	8001320 <HAL_PWREx_ControlVoltageScaling+0x98>
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d1f3      	bne.n	8001308 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out  */
  if (timeout == 0U)
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d101      	bne.n	800132a <HAL_PWREx_ControlVoltageScaling+0xa2>
  {
    return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e000      	b.n	800132c <HAL_PWREx_ControlVoltageScaling+0xa4>
  }

  return HAL_OK;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3714      	adds	r7, #20
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	46020800 	.word	0x46020800
 800133c:	20000004 	.word	0x20000004
 8001340:	431bde83 	.word	0x431bde83

08001344 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08c      	sub	sp, #48	@ 0x30
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t mask;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d102      	bne.n	8001358 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	f000 bc00 	b.w	8001b58 <HAL_RCC_OscConfig+0x814>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001358:	4b8f      	ldr	r3, [pc, #572]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 800135a:	69db      	ldr	r3, [r3, #28]
 800135c:	f003 030c 	and.w	r3, r3, #12
 8001360:	623b      	str	r3, [r7, #32]
  pllsrc = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001362:	4b8d      	ldr	r3, [pc, #564]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001366:	f003 0303 	and.w	r3, r3, #3
 800136a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0301 	and.w	r3, r3, #1
 8001374:	2b00      	cmp	r3, #0
 8001376:	d072      	beq.n	800145e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL1 in these cases it is not allowed to be disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001378:	6a3b      	ldr	r3, [r7, #32]
 800137a:	2b08      	cmp	r3, #8
 800137c:	d005      	beq.n	800138a <HAL_RCC_OscConfig+0x46>
 800137e:	6a3b      	ldr	r3, [r7, #32]
 8001380:	2b0c      	cmp	r3, #12
 8001382:	d12a      	bne.n	80013da <HAL_RCC_OscConfig+0x96>
        ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsrc == RCC_PLLSOURCE_HSE)))
 8001384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001386:	2b03      	cmp	r3, #3
 8001388:	d127      	bne.n	80013da <HAL_RCC_OscConfig+0x96>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d101      	bne.n	8001396 <HAL_RCC_OscConfig+0x52>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e3e0      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      }
      else
      {
        /* Otherwise, applying divider is allowed */
        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001396:	6a3b      	ldr	r3, [r7, #32]
 8001398:	2b08      	cmp	r3, #8
 800139a:	d15f      	bne.n	800145c <HAL_RCC_OscConfig+0x118>
        {
          assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

          /* Adjust the HSE division factor */
          __HAL_RCC_HSE_CONFIG(RCC_HSE_ON | RCC_OscInitStruct->HSEDiv);
 800139c:	4b7e      	ldr	r3, [pc, #504]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	4a7b      	ldr	r2, [pc, #492]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80013ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013b0:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSE value */
          SystemCoreClock = (HSE_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSEPRE)) >> RCC_CR_HSEPRE_Pos)));
 80013b2:	4b79      	ldr	r3, [pc, #484]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	0d1b      	lsrs	r3, r3, #20
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	4a77      	ldr	r2, [pc, #476]	@ (800159c <HAL_RCC_OscConfig+0x258>)
 80013be:	fa22 f303 	lsr.w	r3, r2, r3
 80013c2:	4a77      	ldr	r2, [pc, #476]	@ (80015a0 <HAL_RCC_OscConfig+0x25c>)
 80013c4:	6013      	str	r3, [r2, #0]

          /* Adapt Systick interrupt period */
          if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80013c6:	4b77      	ldr	r3, [pc, #476]	@ (80015a4 <HAL_RCC_OscConfig+0x260>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff fb6c 	bl	8000aa8 <HAL_InitTick>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d042      	beq.n	800145c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e3be      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      }
    }
    else
    {
      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d01f      	beq.n	8001422 <HAL_RCC_OscConfig+0xde>
      {
        assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG((RCC_OscInitStruct->HSEState | RCC_OscInitStruct->HSEDiv));
 80013e2:	4b6d      	ldr	r3, [pc, #436]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6859      	ldr	r1, [r3, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	430b      	orrs	r3, r1
 80013f4:	4968      	ldr	r1, [pc, #416]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80013f6:	4313      	orrs	r3, r2
 80013f8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fa:	f7ff fbe7 	bl	8000bcc <HAL_GetTick>
 80013fe:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0xd0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001402:	f7ff fbe3 	bl	8000bcc <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b64      	cmp	r3, #100	@ 0x64
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0xd0>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e3a1      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001414:	4b60      	ldr	r3, [pc, #384]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0f0      	beq.n	8001402 <HAL_RCC_OscConfig+0xbe>
 8001420:	e01d      	b.n	800145e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001422:	4b5d      	ldr	r3, [pc, #372]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f423 1288 	bic.w	r2, r3, #1114112	@ 0x110000
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	495a      	ldr	r1, [pc, #360]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001430:	4313      	orrs	r3, r2
 8001432:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001434:	f7ff fbca 	bl	8000bcc <HAL_GetTick>
 8001438:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800143c:	f7ff fbc6 	bl	8000bcc <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b64      	cmp	r3, #100	@ 0x64
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e384      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800144e:	4b52      	ldr	r3, [pc, #328]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1f0      	bne.n	800143c <HAL_RCC_OscConfig+0xf8>
 800145a:	e000      	b.n	800145e <HAL_RCC_OscConfig+0x11a>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800145c:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d05a      	beq.n	8001520 <HAL_RCC_OscConfig+0x1dc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800146a:	6a3b      	ldr	r3, [r7, #32]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d005      	beq.n	800147c <HAL_RCC_OscConfig+0x138>
 8001470:	6a3b      	ldr	r3, [r7, #32]
 8001472:	2b0c      	cmp	r3, #12
 8001474:	d113      	bne.n	800149e <HAL_RCC_OscConfig+0x15a>
        ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsrc == RCC_PLLSOURCE_HSI)))
 8001476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001478:	2b02      	cmp	r3, #2
 800147a:	d110      	bne.n	800149e <HAL_RCC_OscConfig+0x15a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d101      	bne.n	8001488 <HAL_RCC_OscConfig+0x144>
      {
        return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e367      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001488:	4b43      	ldr	r3, [pc, #268]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	695b      	ldr	r3, [r3, #20]
 8001494:	041b      	lsls	r3, r3, #16
 8001496:	4940      	ldr	r1, [pc, #256]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001498:	4313      	orrs	r3, r2
 800149a:	610b      	str	r3, [r1, #16]
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800149c:	e040      	b.n	8001520 <HAL_RCC_OscConfig+0x1dc>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d023      	beq.n	80014ee <HAL_RCC_OscConfig+0x1aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a3b      	ldr	r2, [pc, #236]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80014ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b2:	f7ff fb8b 	bl	8000bcc <HAL_GetTick>
 80014b6:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x188>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014ba:	f7ff fb87 	bl	8000bcc <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e345      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014cc:	4b32      	ldr	r3, [pc, #200]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d0f0      	beq.n	80014ba <HAL_RCC_OscConfig+0x176>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80014da:	691b      	ldr	r3, [r3, #16]
 80014dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	695b      	ldr	r3, [r3, #20]
 80014e4:	041b      	lsls	r3, r3, #16
 80014e6:	492c      	ldr	r1, [pc, #176]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80014e8:	4313      	orrs	r3, r2
 80014ea:	610b      	str	r3, [r1, #16]
 80014ec:	e018      	b.n	8001520 <HAL_RCC_OscConfig+0x1dc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a29      	ldr	r2, [pc, #164]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 80014f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014fa:	f7ff fb67 	bl	8000bcc <HAL_GetTick>
 80014fe:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001500:	e008      	b.n	8001514 <HAL_RCC_OscConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001502:	f7ff fb63 	bl	8000bcc <HAL_GetTick>
 8001506:	4602      	mov	r2, r0
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	2b02      	cmp	r3, #2
 800150e:	d901      	bls.n	8001514 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001510:	2303      	movs	r3, #3
 8001512:	e321      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001514:	4b20      	ldr	r3, [pc, #128]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1f0      	bne.n	8001502 <HAL_RCC_OscConfig+0x1be>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0308 	and.w	r3, r3, #8
 8001528:	2b00      	cmp	r3, #0
 800152a:	f000 80f8 	beq.w	800171e <HAL_RCC_OscConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Update LSI1 configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 8001534:	4b18      	ldr	r3, [pc, #96]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001536:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	2b00      	cmp	r3, #0
 8001540:	d111      	bne.n	8001566 <HAL_RCC_OscConfig+0x222>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001542:	4b15      	ldr	r3, [pc, #84]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001544:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001548:	4a13      	ldr	r2, [pc, #76]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 800154a:	f043 0304 	orr.w	r3, r3, #4
 800154e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001552:	4b11      	ldr	r3, [pc, #68]	@ (8001598 <HAL_RCC_OscConfig+0x254>)
 8001554:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001558:	f003 0304 	and.w	r3, r3, #4
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8001560:	2301      	movs	r3, #1
 8001562:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001566:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <HAL_RCC_OscConfig+0x264>)
 8001568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b00      	cmp	r3, #0
 8001570:	d122      	bne.n	80015b8 <HAL_RCC_OscConfig+0x274>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001572:	4b0d      	ldr	r3, [pc, #52]	@ (80015a8 <HAL_RCC_OscConfig+0x264>)
 8001574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001576:	4a0c      	ldr	r2, [pc, #48]	@ (80015a8 <HAL_RCC_OscConfig+0x264>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800157e:	f7ff fb25 	bl	8000bcc <HAL_GetTick>
 8001582:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001584:	e012      	b.n	80015ac <HAL_RCC_OscConfig+0x268>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001586:	f7ff fb21 	bl	8000bcc <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d90b      	bls.n	80015ac <HAL_RCC_OscConfig+0x268>
        {
          return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e2df      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
 8001598:	46020c00 	.word	0x46020c00
 800159c:	01e84800 	.word	0x01e84800
 80015a0:	20000004 	.word	0x20000004
 80015a4:	2000001c 	.word	0x2000001c
 80015a8:	46020800 	.word	0x46020800
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80015ac:	4ba8      	ldr	r3, [pc, #672]	@ (8001850 <HAL_RCC_OscConfig+0x50c>)
 80015ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b0:	f003 0301 	and.w	r3, r3, #1
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0e6      	beq.n	8001586 <HAL_RCC_OscConfig+0x242>
        }
      }
    }

    /* Get BDCR1 register value */
    tmpreg1 = RCC->BDCR1;
 80015b8:	4ba6      	ldr	r3, [pc, #664]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 80015ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015be:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Define mask depending on LSI presence */
    mask = RCC_BDCR1_LSI1ON;
 80015c0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80015c4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_LSI2_SUPPORT)
    mask |= RCC_BDCR1_LSI2ON;
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80015cc:	61bb      	str	r3, [r7, #24]
#endif /* RCC_LSI2_SUPPORT */

    /* Check the LSI1 State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d079      	beq.n	80016ca <HAL_RCC_OscConfig+0x386>
    {
      if ((RCC_OscInitStruct->LSIState & RCC_LSI1_ON) != 0x00u)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d030      	beq.n	8001644 <HAL_RCC_OscConfig+0x300>
      {
        /* Check LSI1 division factor */
        assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

        /* Check is LSIDiv is requested to be changed and LSI is already ON */
        if ((RCC_OscInitStruct->LSIDiv != (tmpreg1 & RCC_BDCR1_LSI1PREDIV)) && ((tmpreg1 & RCC_BDCR1_LSI1RDY) != 0x00u))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	69da      	ldr	r2, [r3, #28]
 80015e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d020      	beq.n	8001632 <HAL_RCC_OscConfig+0x2ee>
 80015f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d01b      	beq.n	8001632 <HAL_RCC_OscConfig+0x2ee>
        {
          /* Disable LSI1 */
          tmpreg1 &= ~RCC_BDCR1_LSI1ON;
 80015fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001600:	62bb      	str	r3, [r7, #40]	@ 0x28
          RCC->BDCR1 = tmpreg1;
 8001602:	4a94      	ldr	r2, [pc, #592]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001606:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800160a:	f7ff fadf 	bl	8000bcc <HAL_GetTick>
 800160e:	61f8      	str	r0, [r7, #28]

          /* Wait till LSI1 is disabled */
          while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSI1RDY) != 0x00u)
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x2e0>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001612:	f7ff fadb 	bl	8000bcc <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b14      	cmp	r3, #20
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x2e0>
            {
              /* LSI1 may be forced ON by IWDG */
              return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e299      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
          while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSI1RDY) != 0x00u)
 8001624:	4b8b      	ldr	r3, [pc, #556]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001626:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800162a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1ef      	bne.n	8001612 <HAL_RCC_OscConfig+0x2ce>
          HAL_Delay(1);
#endif
        }

        /* Set LSI1 division factor */
        tmpreg1 &= ~RCC_BDCR1_LSI1PREDIV;
 8001632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001634:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001638:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmpreg1 |= RCC_OscInitStruct->LSIDiv;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001640:	4313      	orrs	r3, r2
 8001642:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Enable Concerned LSI */
      tmpreg1 |= RCC_OscInitStruct->LSIState;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800164a:	4313      	orrs	r3, r2
 800164c:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 800164e:	4a81      	ldr	r2, [pc, #516]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001652:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001656:	f7ff fab9 	bl	8000bcc <HAL_GetTick>
 800165a:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready : LSIRDY bit is position ON shifted by 1 */
      while (READ_BIT(RCC->BDCR1, (RCC_OscInitStruct->LSIState << 1)) == 0x00u)
 800165c:	e008      	b.n	8001670 <HAL_RCC_OscConfig+0x32c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800165e:	f7ff fab5 	bl	8000bcc <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b14      	cmp	r3, #20
 800166a:	d901      	bls.n	8001670 <HAL_RCC_OscConfig+0x32c>
        {
          return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e273      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (RCC_OscInitStruct->LSIState << 1)) == 0x00u)
 8001670:	4b78      	ldr	r3, [pc, #480]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001672:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	699b      	ldr	r3, [r3, #24]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	4013      	ands	r3, r2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0ed      	beq.n	800165e <HAL_RCC_OscConfig+0x31a>
        }
      }

#if defined(RCC_LSI2_SUPPORT)
      /* Disable other LSI in case it was ON */
      mask ^= RCC_OscInitStruct->LSIState;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	4053      	eors	r3, r2
 800168a:	61bb      	str	r3, [r7, #24]
      tmpreg1 &= ~mask;
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	43db      	mvns	r3, r3
 8001690:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001692:	4013      	ands	r3, r2
 8001694:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 8001696:	4a6f      	ldr	r2, [pc, #444]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800169a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800169e:	f7ff fa95 	bl	8000bcc <HAL_GetTick>
 80016a2:	61f8      	str	r0, [r7, #28]

      /* Wait till other LSI is disabled */
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 80016a4:	e008      	b.n	80016b8 <HAL_RCC_OscConfig+0x374>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a6:	f7ff fa91 	bl	8000bcc <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b14      	cmp	r3, #20
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e24f      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 80016b8:	4b66      	ldr	r3, [pc, #408]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 80016ba:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	4013      	ands	r3, r2
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1ee      	bne.n	80016a6 <HAL_RCC_OscConfig+0x362>
 80016c8:	e01d      	b.n	8001706 <HAL_RCC_OscConfig+0x3c2>
#endif
    }
    else
    {
      /* Disable the Internal Low Speed oscillator LSI1 and LSI2 is available */
      tmpreg1 &= ~mask;
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	43db      	mvns	r3, r3
 80016ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80016d0:	4013      	ands	r3, r2
 80016d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 80016d4:	4a5f      	ldr	r2, [pc, #380]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 80016d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016dc:	f7ff fa76 	bl	8000bcc <HAL_GetTick>
 80016e0:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is disabled : LSIRDY bit position is ON shifted by 1 */
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x3b2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016e4:	f7ff fa72 	bl	8000bcc <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b14      	cmp	r3, #20
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x3b2>
        {
          return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e230      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, (mask << 1)) != 0x00u)
 80016f6:	4b57      	ldr	r3, [pc, #348]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 80016f8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4013      	ands	r3, r2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1ee      	bne.n	80016e4 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001706:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800170a:	2b01      	cmp	r3, #1
 800170c:	d107      	bne.n	800171e <HAL_RCC_OscConfig+0x3da>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800170e:	4b51      	ldr	r3, [pc, #324]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001710:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001714:	4a4f      	ldr	r2, [pc, #316]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001716:	f023 0304 	bic.w	r3, r3, #4
 800171a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0304 	and.w	r3, r3, #4
 8001726:	2b00      	cmp	r3, #0
 8001728:	f000 80e2 	beq.w	80018f0 <HAL_RCC_OscConfig+0x5ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 800172c:	2300      	movs	r3, #0
 800172e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 8001732:	4b48      	ldr	r3, [pc, #288]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001734:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	2b00      	cmp	r3, #0
 800173e:	d111      	bne.n	8001764 <HAL_RCC_OscConfig+0x420>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001740:	4b44      	ldr	r3, [pc, #272]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001742:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001746:	4a43      	ldr	r2, [pc, #268]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001748:	f043 0304 	orr.w	r3, r3, #4
 800174c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001750:	4b40      	ldr	r3, [pc, #256]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001752:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001756:	f003 0304 	and.w	r3, r3, #4
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800175e:	2301      	movs	r3, #1
 8001760:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001764:	4b3a      	ldr	r3, [pc, #232]	@ (8001850 <HAL_RCC_OscConfig+0x50c>)
 8001766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	2b00      	cmp	r3, #0
 800176e:	d118      	bne.n	80017a2 <HAL_RCC_OscConfig+0x45e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001770:	4b37      	ldr	r3, [pc, #220]	@ (8001850 <HAL_RCC_OscConfig+0x50c>)
 8001772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001774:	4a36      	ldr	r2, [pc, #216]	@ (8001850 <HAL_RCC_OscConfig+0x50c>)
 8001776:	f043 0301 	orr.w	r3, r3, #1
 800177a:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800177c:	f7ff fa26 	bl	8000bcc <HAL_GetTick>
 8001780:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x452>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001784:	f7ff fa22 	bl	8000bcc <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e1e0      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001796:	4b2e      	ldr	r3, [pc, #184]	@ (8001850 <HAL_RCC_OscConfig+0x50c>)
 8001798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d0f0      	beq.n	8001784 <HAL_RCC_OscConfig+0x440>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d056      	beq.n	8001858 <HAL_RCC_OscConfig+0x514>
    {
      /* If LSE is already on or in bypass mode, only LSE system can be modified */
      tmpreg1 = (RCC->BDCR1 & ~RCC_BDCR1_LSESYSEN);
 80017aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 80017ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80017b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      tmpreg1 |= RCC_OscInitStruct->LSEState;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017bc:	4313      	orrs	r3, r2
 80017be:	62bb      	str	r3, [r7, #40]	@ 0x28
      RCC->BDCR1 = tmpreg1;
 80017c0:	4a24      	ldr	r2, [pc, #144]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 80017c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c8:	f7ff fa00 	bl	8000bcc <HAL_GetTick>
 80017cc:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) == 0U)
 80017ce:	e00a      	b.n	80017e6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017d0:	f7ff f9fc 	bl	8000bcc <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017de:	4293      	cmp	r3, r2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e1b8      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) == 0U)
 80017e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 80017e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0ed      	beq.n	80017d0 <HAL_RCC_OscConfig+0x48c>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR1_LSESYSEN) != 0U)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d01e      	beq.n	800183e <HAL_RCC_OscConfig+0x4fa>
      {
        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) == 0U)
 8001800:	e00a      	b.n	8001818 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001802:	f7ff f9e3 	bl	8000bcc <HAL_GetTick>
 8001806:	4602      	mov	r2, r0
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001810:	4293      	cmp	r3, r2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e19f      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) == 0U)
 8001818:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 800181a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800181e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001822:	2b00      	cmp	r3, #0
 8001824:	d0ed      	beq.n	8001802 <HAL_RCC_OscConfig+0x4be>
 8001826:	e057      	b.n	80018d8 <HAL_RCC_OscConfig+0x594>
      else
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001828:	f7ff f9d0 	bl	8000bcc <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001836:	4293      	cmp	r3, r2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x4fa>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e18c      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 800183e:	4b05      	ldr	r3, [pc, #20]	@ (8001854 <HAL_RCC_OscConfig+0x510>)
 8001840:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001844:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1ed      	bne.n	8001828 <HAL_RCC_OscConfig+0x4e4>
 800184c:	e044      	b.n	80018d8 <HAL_RCC_OscConfig+0x594>
 800184e:	bf00      	nop
 8001850:	46020800 	.word	0x46020800
 8001854:	46020c00 	.word	0x46020c00
        }
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR1, (RCC_BDCR1_LSEON | RCC_BDCR1_LSESYSEN));
 8001858:	4b8a      	ldr	r3, [pc, #552]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 800185a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800185e:	4a89      	ldr	r2, [pc, #548]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001860:	f023 0381 	bic.w	r3, r3, #129	@ 0x81
 8001864:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR1, RCC_BDCR1_LSEBYP);
 8001868:	4b86      	ldr	r3, [pc, #536]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 800186a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800186e:	4a85      	ldr	r2, [pc, #532]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001870:	f023 0304 	bic.w	r3, r3, #4
 8001874:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001878:	f7ff f9a8 	bl	8000bcc <HAL_GetTick>
 800187c:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) != 0U)
 800187e:	e00a      	b.n	8001896 <HAL_RCC_OscConfig+0x552>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001880:	f7ff f9a4 	bl	8000bcc <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800188e:	4293      	cmp	r3, r2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e160      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
      while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSERDY) != 0U)
 8001896:	4b7b      	ldr	r3, [pc, #492]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001898:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1ed      	bne.n	8001880 <HAL_RCC_OscConfig+0x53c>
        }
      }

      if (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSEN) != 0U)
 80018a4:	4b77      	ldr	r3, [pc, #476]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80018a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d012      	beq.n	80018d8 <HAL_RCC_OscConfig+0x594>
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 80018b2:	e00a      	b.n	80018ca <HAL_RCC_OscConfig+0x586>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018b4:	f7ff f98a 	bl	8000bcc <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e146      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->BDCR1, RCC_BDCR1_LSESYSRDY) != 0U)
 80018ca:	4b6e      	ldr	r3, [pc, #440]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80018cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1ed      	bne.n	80018b4 <HAL_RCC_OscConfig+0x570>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d107      	bne.n	80018f0 <HAL_RCC_OscConfig+0x5ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e0:	4b68      	ldr	r3, [pc, #416]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80018e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018e6:	4a67      	ldr	r2, [pc, #412]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80018e8:	f023 0304 	bic.w	r3, r3, #4
 80018ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if ((RCC_OscInitStruct->PLL1.PLLState) != RCC_PLL_NONE)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	f000 812e 	beq.w	8001b56 <HAL_RCC_OscConfig+0x812>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018fa:	6a3b      	ldr	r3, [r7, #32]
 80018fc:	2b0c      	cmp	r3, #12
 80018fe:	f000 80ba 	beq.w	8001a76 <HAL_RCC_OscConfig+0x732>
    {
      if ((RCC_OscInitStruct->PLL1.PLLState) == RCC_PLL_ON)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6a1b      	ldr	r3, [r3, #32]
 8001906:	2b02      	cmp	r3, #2
 8001908:	f040 8093 	bne.w	8001a32 <HAL_RCC_OscConfig+0x6ee>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL1.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL1.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL1.PLLR));

        /* Disable the main PLL1. */
        tmpreg1 = (RCC->CR & ~RCC_CR_PLL1ON);
 800190c:	4b5d      	ldr	r3, [pc, #372]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001914:	62bb      	str	r3, [r7, #40]	@ 0x28
        RCC->CR = tmpreg1;
 8001916:	4a5b      	ldr	r2, [pc, #364]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800191a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191c:	f7ff f956 	bl	8000bcc <HAL_GetTick>
 8001920:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is disabled */
        do
        {
          tmpreg1 = RCC->CR;
 8001922:	4b58      	ldr	r3, [pc, #352]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	62bb      	str	r3, [r7, #40]	@ 0x28
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001928:	f7ff f950 	bl	8000bcc <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e10e      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
          }
        } while ((tmpreg1 & RCC_CR_PLL1RDY) != 0U);
 800193a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800193c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1ee      	bne.n	8001922 <HAL_RCC_OscConfig+0x5de>

        /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
        if (RCC_OscInitStruct->PLL1.PLLSource == RCC_PLLSOURCE_HSE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001948:	2b03      	cmp	r3, #3
 800194a:	d108      	bne.n	800195e <HAL_RCC_OscConfig+0x61a>
        {
          /* Clock source is HSE or HSE/2 */
          pllsrc = HSE_VALUE >> ((tmpreg1 & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos);
 800194c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800194e:	0d1b      	lsrs	r3, r3, #20
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	4a4c      	ldr	r2, [pc, #304]	@ (8001a88 <HAL_RCC_OscConfig+0x744>)
 8001956:	fa22 f303 	lsr.w	r3, r2, r3
 800195a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800195c:	e001      	b.n	8001962 <HAL_RCC_OscConfig+0x61e>
        }
        else
        {
          /* Clock source is HSI */
          pllsrc = HSI_VALUE;
 800195e:	4b4b      	ldr	r3, [pc, #300]	@ (8001a8c <HAL_RCC_OscConfig+0x748>)
 8001960:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Compute VCO input frequency depending on M divider */
        pllsrc = (pllsrc / RCC_OscInitStruct->PLL1.PLLM);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001966:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001968:	fbb2 f3f3 	udiv	r3, r2, r3
 800196c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllsrc));

        if (pllsrc > PLL_INPUTRANGE0_FREQMAX)
 800196e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001970:	4a47      	ldr	r2, [pc, #284]	@ (8001a90 <HAL_RCC_OscConfig+0x74c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d902      	bls.n	800197c <HAL_RCC_OscConfig+0x638>
        {
          /* Reuse pllsrc local variable to store range */
          pllsrc = RCC_PLL_VCOINPUT_RANGE1;
 8001976:	230c      	movs	r3, #12
 8001978:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800197a:	e001      	b.n	8001980 <HAL_RCC_OscConfig+0x63c>
        }
        else
        {
          /* Reuse pllsrc local variable to store range */
          pllsrc = RCC_PLL_VCOINPUT_RANGE0;
 800197c:	2300      	movs	r3, #0
 800197e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Configure PLL1 source, PLLM divider, VCO input range and enable PLL1R output. Clear also FRACEN*/
        tmpreg2 = RCC->PLL1CFGR;
 8001980:	4b40      	ldr	r3, [pc, #256]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001984:	617b      	str	r3, [r7, #20]
        tmpreg2 &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1RGE | RCC_PLL1CFGR_PLL1FRACEN | RCC_PLL1CFGR_PLL1M);
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	f423 63e3 	bic.w	r3, r3, #1816	@ 0x718
 800198c:	f023 0307 	bic.w	r3, r3, #7
 8001990:	617b      	str	r3, [r7, #20]
        tmpreg2 |= (RCC_OscInitStruct->PLL1.PLLSource | pllsrc |
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001998:	431a      	orrs	r2, r3
                    ((RCC_OscInitStruct->PLL1.PLLM - 1u) << RCC_PLL1CFGR_PLL1M_Pos) | RCC_PLL1CFGR_PLL1REN);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800199e:	3b01      	subs	r3, #1
 80019a0:	021b      	lsls	r3, r3, #8
        tmpreg2 |= (RCC_OscInitStruct->PLL1.PLLSource | pllsrc |
 80019a2:	431a      	orrs	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019ac:	617b      	str	r3, [r7, #20]
        RCC->PLL1CFGR = tmpreg2;
 80019ae:	4a35      	ldr	r2, [pc, #212]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLLN multiplication factor and PLLP, PLLQ, PLLR dividers */
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b8:	1e5a      	subs	r2, r3, #1
                   ((RCC_OscInitStruct->PLL1.PLLP - 1u) << RCC_PLL1DIVR_PLL1P_Pos) |
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	3b01      	subs	r3, #1
 80019c0:	025b      	lsls	r3, r3, #9
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 80019c2:	431a      	orrs	r2, r3
                   ((RCC_OscInitStruct->PLL1.PLLQ - 1u) << RCC_PLL1DIVR_PLL1Q_Pos) |
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019c8:	3b01      	subs	r3, #1
 80019ca:	041b      	lsls	r3, r3, #16
                   ((RCC_OscInitStruct->PLL1.PLLP - 1u) << RCC_PLL1DIVR_PLL1P_Pos) |
 80019cc:	431a      	orrs	r2, r3
                   ((RCC_OscInitStruct->PLL1.PLLR - 1u) << RCC_PLL1DIVR_PLL1R_Pos));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019d2:	3b01      	subs	r3, #1
 80019d4:	061b      	lsls	r3, r3, #24
        tmpreg2 = ((RCC_OscInitStruct->PLL1.PLLN - 1u) |
 80019d6:	4313      	orrs	r3, r2
 80019d8:	617b      	str	r3, [r7, #20]
        RCC->PLL1DIVR = tmpreg2;
 80019da:	4a2a      	ldr	r2, [pc, #168]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	6353      	str	r3, [r2, #52]	@ 0x34

        if (RCC_OscInitStruct->PLL1.PLLFractional != 0x00u)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d00a      	beq.n	80019fe <HAL_RCC_OscConfig+0x6ba>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ec:	4a25      	ldr	r2, [pc, #148]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	6393      	str	r3, [r2, #56]	@ 0x38

          /* Enable PLL1FRACEN */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 80019f2:	4b24      	ldr	r3, [pc, #144]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80019f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f6:	4a23      	ldr	r2, [pc, #140]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 80019f8:	f043 0310 	orr.w	r3, r3, #16
 80019fc:	6293      	str	r3, [r2, #40]	@ 0x28
        }

        /* Enable the main PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80019fe:	4b21      	ldr	r3, [pc, #132]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a20      	ldr	r2, [pc, #128]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001a04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0a:	f7ff f8df 	bl	8000bcc <HAL_GetTick>
 8001a0e:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001a10:	e008      	b.n	8001a24 <HAL_RCC_OscConfig+0x6e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a12:	f7ff f8db 	bl	8000bcc <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e099      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001a24:	4b17      	ldr	r3, [pc, #92]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0f0      	beq.n	8001a12 <HAL_RCC_OscConfig+0x6ce>
 8001a30:	e091      	b.n	8001b56 <HAL_RCC_OscConfig+0x812>
        }
      }
      else
      {
        /* Disable the main PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001a32:	4b14      	ldr	r3, [pc, #80]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a13      	ldr	r2, [pc, #76]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001a38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3e:	f7ff f8c5 	bl	8000bcc <HAL_GetTick>
 8001a42:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001a44:	e008      	b.n	8001a58 <HAL_RCC_OscConfig+0x714>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a46:	f7ff f8c1 	bl	8000bcc <HAL_GetTick>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e07f      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001a58:	4b0a      	ldr	r3, [pc, #40]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d1f0      	bne.n	8001a46 <HAL_RCC_OscConfig+0x702>
          }
        }

        /* CLear the PLL1 source and disable outputs to save power when PLL1 is off */
        CLEAR_BIT(RCC->PLL1CFGR, (RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | \
 8001a64:	4b07      	ldr	r3, [pc, #28]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a68:	4a06      	ldr	r2, [pc, #24]	@ (8001a84 <HAL_RCC_OscConfig+0x740>)
 8001a6a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001a6e:	f023 0303 	bic.w	r3, r3, #3
 8001a72:	6293      	str	r3, [r2, #40]	@ 0x28
 8001a74:	e06f      	b.n	8001b56 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL1 used as System clock source */
      if ((RCC_OscInitStruct->PLL1.PLLState) == RCC_PLL_OFF)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d10a      	bne.n	8001a94 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e06a      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
 8001a82:	bf00      	nop
 8001a84:	46020c00 	.word	0x46020c00
 8001a88:	01e84800 	.word	0x01e84800
 8001a8c:	00f42400 	.word	0x00f42400
 8001a90:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        tmpreg1 = RCC->PLL1CFGR;
 8001a94:	4b32      	ldr	r3, [pc, #200]	@ (8001b60 <HAL_RCC_OscConfig+0x81c>)
 8001a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a98:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmpreg2 = RCC->PLL1DIVR;
 8001a9a:	4b31      	ldr	r3, [pc, #196]	@ (8001b60 <HAL_RCC_OscConfig+0x81c>)
 8001a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a9e:	617b      	str	r3, [r7, #20]

        if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) ||
 8001aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa2:	f003 0203 	and.w	r2, r3, #3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d12b      	bne.n	8001b06 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) != (RCC_OscInitStruct->PLL1.PLLM - 1u)) ||
 8001aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab0:	0a1b      	lsrs	r3, r3, #8
 8001ab2:	f003 0207 	and.w	r2, r3, #7
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aba:	3b01      	subs	r3, #1
        if (((tmpreg1 & RCC_PLL1CFGR_PLL1SRC) != RCC_OscInitStruct->PLL1.PLLSource) ||
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d122      	bne.n	8001b06 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) != (RCC_OscInitStruct->PLL1.PLLN - 1u)) ||
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aca:	3b01      	subs	r3, #1
            (((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) != (RCC_OscInitStruct->PLL1.PLLM - 1u)) ||
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d11a      	bne.n	8001b06 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) != (RCC_OscInitStruct->PLL1.PLLP - 1u)) ||
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	0a5b      	lsrs	r3, r3, #9
 8001ad4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001adc:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1N) >> RCC_PLL1DIVR_PLL1N_Pos) != (RCC_OscInitStruct->PLL1.PLLN - 1u)) ||
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d111      	bne.n	8001b06 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) != (RCC_OscInitStruct->PLL1.PLLQ - 1u)) ||
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	0c1b      	lsrs	r3, r3, #16
 8001ae6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001aee:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) != (RCC_OscInitStruct->PLL1.PLLP - 1u)) ||
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d108      	bne.n	8001b06 <HAL_RCC_OscConfig+0x7c2>
            (((tmpreg2 & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) != (RCC_OscInitStruct->PLL1.PLLR - 1u)))
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	0e1b      	lsrs	r3, r3, #24
 8001af8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b00:	3b01      	subs	r3, #1
            (((tmpreg2 & RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) != (RCC_OscInitStruct->PLL1.PLLQ - 1u)) ||
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d001      	beq.n	8001b0a <HAL_RCC_OscConfig+0x7c6>
        {
          return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e026      	b.n	8001b58 <HAL_RCC_OscConfig+0x814>
        }
        else
        {
          /* Check if only fractional part needs to be updated  */
          tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos);
 8001b0a:	4b15      	ldr	r3, [pc, #84]	@ (8001b60 <HAL_RCC_OscConfig+0x81c>)
 8001b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b0e:	08db      	lsrs	r3, r3, #3
 8001b10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001b14:	62bb      	str	r3, [r7, #40]	@ 0x28

          if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d01a      	beq.n	8001b56 <HAL_RCC_OscConfig+0x812>
          {
            assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

            /* Disable PLL1FRACEN */
            __HAL_RCC_PLL1_FRACN_DISABLE();
 8001b20:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <HAL_RCC_OscConfig+0x81c>)
 8001b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b24:	4a0e      	ldr	r2, [pc, #56]	@ (8001b60 <HAL_RCC_OscConfig+0x81c>)
 8001b26:	f023 0310 	bic.w	r3, r3, #16
 8001b2a:	6293      	str	r3, [r2, #40]	@ 0x28

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b2c:	f7ff f84e 	bl	8000bcc <HAL_GetTick>
 8001b30:	61f8      	str	r0, [r7, #28]

            /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
            while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8001b32:	bf00      	nop
 8001b34:	f7ff f84a 	bl	8000bcc <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d0f9      	beq.n	8001b34 <HAL_RCC_OscConfig+0x7f0>
            {
            }

            /* Configure PLL1 PLL1FRACN */
            __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b44:	4a06      	ldr	r2, [pc, #24]	@ (8001b60 <HAL_RCC_OscConfig+0x81c>)
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	6393      	str	r3, [r2, #56]	@ 0x38

            /* Enable PLL1FRACEN to latch new value. */
            __HAL_RCC_PLL1_FRACN_ENABLE();
 8001b4a:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <HAL_RCC_OscConfig+0x81c>)
 8001b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b4e:	4a04      	ldr	r2, [pc, #16]	@ (8001b60 <HAL_RCC_OscConfig+0x81c>)
 8001b50:	f043 0310 	orr.w	r3, r3, #16
 8001b54:	6293      	str	r3, [r2, #40]	@ 0x28
          }
        }
      }
    }
  }
  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3730      	adds	r7, #48	@ 0x30
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	46020c00 	.word	0x46020c00

08001b64 <HAL_RCC_ClockConfig>:
  *         HCLK5 prescaler is switched automatically by hardware, but configuration shall
  *         always be performed before setting new PLL1 source as Sysclk source.
  * @retval None
  */
HAL_StatusTypeDef  HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t update;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d101      	bne.n	8001b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e115      	b.n	8001da4 <HAL_RCC_ClockConfig+0x240>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b78:	4b8c      	ldr	r3, [pc, #560]	@ (8001dac <HAL_RCC_ClockConfig+0x248>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 030f 	and.w	r3, r3, #15
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d910      	bls.n	8001ba8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b86:	4b89      	ldr	r3, [pc, #548]	@ (8001dac <HAL_RCC_ClockConfig+0x248>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f023 020f 	bic.w	r2, r3, #15
 8001b8e:	4987      	ldr	r1, [pc, #540]	@ (8001dac <HAL_RCC_ClockConfig+0x248>)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b96:	4b85      	ldr	r3, [pc, #532]	@ (8001dac <HAL_RCC_ClockConfig+0x248>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d001      	beq.n	8001ba8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e0fd      	b.n	8001da4 <HAL_RCC_ClockConfig+0x240>
  }

  /*-------------------------- HCLK5 Configuration --------------------------*/
  /* HCLK5 prescaler is switched automatically by hardware, but configuration shall
    always be performed before setting new PLL1 source as Sysclk source. */
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK5) == RCC_CLOCKTYPE_HCLK5)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0320 	and.w	r3, r3, #32
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d00d      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x6c>
  {
    assert_param(IS_RCC_HCLK5_HSEHSI(RCC_ClkInitStruct->AHB5_HSEHSI_CLKDivider));
    assert_param(IS_RCC_HCLK5_PLL1(RCC_ClkInitStruct->AHB5_PLL1_CLKDivider));
    MODIFY_REG(RCC->CFGR4, (RCC_CFGR4_HDIV5 | RCC_CFGR4_HPRE5),
 8001bb4:	4b7e      	ldr	r3, [pc, #504]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001bb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001bba:	f023 0217 	bic.w	r2, r3, #23
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6999      	ldr	r1, [r3, #24]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	430b      	orrs	r3, r1
 8001bc8:	4979      	ldr	r1, [pc, #484]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	f8c1 3200 	str.w	r3, [r1, #512]	@ 0x200
               (RCC_ClkInitStruct->AHB5_PLL1_CLKDivider | RCC_ClkInitStruct->AHB5_HSEHSI_CLKDivider));
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d06f      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* Read CR register */
    tmpreg1 = RCC->CR;
 8001bdc:	4b74      	ldr	r3, [pc, #464]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	617b      	str	r3, [r7, #20]

    /* PLL1 is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b03      	cmp	r3, #3
 8001be8:	d118      	bne.n	8001c1c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the PLL1 ready flag */
      if ((tmpreg1 & RCC_CR_PLL1RDY) == 0U)
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0x94>
      {
        return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e0d5      	b.n	8001da4 <HAL_RCC_ClockConfig+0x240>
      }
      else
      {
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001bf8:	4b6d      	ldr	r3, [pc, #436]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	f003 020c 	and.w	r2, r3, #12
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d01a      	beq.n	8001c40 <HAL_RCC_ClockConfig+0xdc>
        {
          /* Whatever is PLL frequency, use step prediv to reach maximum frequency. */
          /* Select pll1r to be prediv with 2-step divider when selected as Sysclk source */
          MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RCLKPRESTEP, RCC_PLL1CFGR_PLL1RCLKPRE);
 8001c0a:	4b69      	ldr	r3, [pc, #420]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c0e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001c12:	4a67      	ldr	r2, [pc, #412]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001c14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c18:	6293      	str	r3, [r2, #40]	@ 0x28
 8001c1a:	e011      	b.n	8001c40 <HAL_RCC_ClockConfig+0xdc>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d106      	bne.n	8001c32 <HAL_RCC_ClockConfig+0xce>
      {
        /* Check the HSE ready flag */
        if ((tmpreg1 & RCC_CR_HSERDY) == 0U)
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d108      	bne.n	8001c40 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e0b8      	b.n	8001da4 <HAL_RCC_ClockConfig+0x240>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if ((tmpreg1 & RCC_CR_HSIRDY) == 0U)
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d101      	bne.n	8001c40 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e0b1      	b.n	8001da4 <HAL_RCC_ClockConfig+0x240>
        }
      }
    }

    /* Switch System clock source */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c40:	4b5b      	ldr	r3, [pc, #364]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001c42:	69db      	ldr	r3, [r3, #28]
 8001c44:	f023 0203 	bic.w	r2, r3, #3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	4958      	ldr	r1, [pc, #352]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c52:	f7fe ffbb 	bl	8000bcc <HAL_GetTick>
 8001c56:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001c58:	e00a      	b.n	8001c70 <HAL_RCC_ClockConfig+0x10c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c5a:	f7fe ffb7 	bl	8000bcc <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e099      	b.n	8001da4 <HAL_RCC_ClockConfig+0x240>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8001c70:	4b4f      	ldr	r3, [pc, #316]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	f003 020c 	and.w	r2, r3, #12
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d1eb      	bne.n	8001c5a <HAL_RCC_ClockConfig+0xf6>
      }
    }

    /* If PLL1rCLK is asked to be SYSCLK source, clear prediv. */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	2b03      	cmp	r3, #3
 8001c88:	d118      	bne.n	8001cbc <HAL_RCC_ClockConfig+0x158>
    {
      /* Set PLL1R prediv to not divided */
      CLEAR_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RCLKPRE);
 8001c8a:	4b49      	ldr	r3, [pc, #292]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c8e:	4a48      	ldr	r2, [pc, #288]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001c90:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001c94:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c96:	f7fe ff99 	bl	8000bcc <HAL_GetTick>
 8001c9a:	60f8      	str	r0, [r7, #12]

      /* Wait until PLL1 not divided is ready */
      while ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1RCLKPRERDY) == 0x00u)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_ClockConfig+0x14c>
      {
        if ((HAL_GetTick() - tickstart) > PLL1_NDIV_TIMEOUT_VALUE)
 8001c9e:	f7fe ff95 	bl	8000bcc <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b0a      	cmp	r3, #10
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_ClockConfig+0x14c>
        {
          return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e079      	b.n	8001da4 <HAL_RCC_ClockConfig+0x240>
      while ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1RCLKPRERDY) == 0x00u)
 8001cb0:	4b3f      	ldr	r3, [pc, #252]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0f0      	beq.n	8001c9e <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Get CFGR2 content value, and reset update variable */
  tmpreg1 = RCC->CFGR2;
 8001cbc:	4b3c      	ldr	r3, [pc, #240]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001cbe:	6a1b      	ldr	r3, [r3, #32]
 8001cc0:	617b      	str	r3, [r7, #20]
  update = 0x00u;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	613b      	str	r3, [r7, #16]

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d00a      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    /* update HCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_HPRE;
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	f023 0307 	bic.w	r3, r3, #7
 8001cd8:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->AHBCLKDivider;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	613b      	str	r3, [r7, #16]
  }


  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0304 	and.w	r3, r3, #4
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d00a      	beq.n	8001d0a <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));

    /* update PCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE1;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cfa:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->APB1CLKDivider;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001d06:	2301      	movs	r3, #1
 8001d08:	613b      	str	r3, [r7, #16]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00b      	beq.n	8001d2e <HAL_RCC_ClockConfig+0x1ca>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));

    /* update PCLK2 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE2;
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d1c:	617b      	str	r3, [r7, #20]
    tmpreg1 |= (RCC_ClkInitStruct->APB2CLKDivider << (RCC_CFGR2_PPRE2_Pos - RCC_CFGR2_PPRE1_Pos));
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	011b      	lsls	r3, r3, #4
 8001d24:	697a      	ldr	r2, [r7, #20]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	613b      	str	r3, [r7, #16]
  }

  /* update CFGR2 if required */
  if (update != 0x00u)
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d002      	beq.n	8001d3a <HAL_RCC_ClockConfig+0x1d6>
  {
    RCC->CFGR2 = tmpreg1;
 8001d34:	4a1e      	ldr	r2, [pc, #120]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	6213      	str	r3, [r2, #32]
  }

  /*-------------------------- PCLK7 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK7) == RCC_CLOCKTYPE_PCLK7)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0310 	and.w	r3, r3, #16
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB7CLKDivider));
    WRITE_REG(RCC->CFGR3, RCC_ClkInitStruct->APB7CLKDivider);
 8001d46:	4a1a      	ldr	r2, [pc, #104]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	695b      	ldr	r3, [r3, #20]
 8001d4c:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d4e:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <HAL_RCC_ClockConfig+0x248>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 030f 	and.w	r3, r3, #15
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d210      	bcs.n	8001d7e <HAL_RCC_ClockConfig+0x21a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d5c:	4b13      	ldr	r3, [pc, #76]	@ (8001dac <HAL_RCC_ClockConfig+0x248>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f023 020f 	bic.w	r2, r3, #15
 8001d64:	4911      	ldr	r1, [pc, #68]	@ (8001dac <HAL_RCC_ClockConfig+0x248>)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <HAL_RCC_ClockConfig+0x248>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 030f 	and.w	r3, r3, #15
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d001      	beq.n	8001d7e <HAL_RCC_ClockConfig+0x21a>
    {
      return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e012      	b.n	8001da4 <HAL_RCC_ClockConfig+0x240>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001d7e:	f000 f81f 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8001d82:	4602      	mov	r2, r0
 8001d84:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <HAL_RCC_ClockConfig+0x24c>)
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	4909      	ldr	r1, [pc, #36]	@ (8001db4 <HAL_RCC_ClockConfig+0x250>)
 8001d8e:	5ccb      	ldrb	r3, [r1, r3]
 8001d90:	fa22 f303 	lsr.w	r3, r2, r3
 8001d94:	4a08      	ldr	r2, [pc, #32]	@ (8001db8 <HAL_RCC_ClockConfig+0x254>)
 8001d96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d98:	4b08      	ldr	r3, [pc, #32]	@ (8001dbc <HAL_RCC_ClockConfig+0x258>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fe83 	bl	8000aa8 <HAL_InitTick>
 8001da2:	4603      	mov	r3, r0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40022000 	.word	0x40022000
 8001db0:	46020c00 	.word	0x46020c00
 8001db4:	08002c4c 	.word	0x08002c4c
 8001db8:	20000004 	.word	0x20000004
 8001dbc:	2000001c 	.word	0x2000001c

08001dc0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
  uint32_t sysclk;

  /* Get SYSCLK source */
  sysclk = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dc6:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x48>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	f003 030c 	and.w	r3, r3, #12
 8001dce:	607b      	str	r3, [r7, #4]

  if (sysclk == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d102      	bne.n	8001ddc <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSI used as system clock source */
    sysclk = HSI_VALUE;
 8001dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x4c>)
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	e00f      	b.n	8001dfc <HAL_RCC_GetSysClockFreq+0x3c>
  }
  else if (sysclk == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2b08      	cmp	r3, #8
 8001de0:	d109      	bne.n	8001df6 <HAL_RCC_GetSysClockFreq+0x36>
  {
    /* HSE used as system clock source. Check if HSE is divided by 2 */
    sysclk = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8001de2:	4b09      	ldr	r3, [pc, #36]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x48>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	0d1b      	lsrs	r3, r3, #20
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	4a08      	ldr	r2, [pc, #32]	@ (8001e10 <HAL_RCC_GetSysClockFreq+0x50>)
 8001dee:	fa22 f303 	lsr.w	r3, r2, r3
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	e002      	b.n	8001dfc <HAL_RCC_GetSysClockFreq+0x3c>
  }
  else
  {
    /* PLL1 used as system clock source */
    sysclk = HAL_RCC_GetPLL1RFreq();
 8001df6:	f000 f80d 	bl	8001e14 <HAL_RCC_GetPLL1RFreq>
 8001dfa:	6078      	str	r0, [r7, #4]
  }

  return sysclk;
 8001dfc:	687b      	ldr	r3, [r7, #4]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	46020c00 	.word	0x46020c00
 8001e0c:	00f42400 	.word	0x00f42400
 8001e10:	01e84800 	.word	0x01e84800

08001e14 <HAL_RCC_GetPLL1RFreq>:
/**
  * @brief  Return the PLL1R frequency.
  * @retval PLL1R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1RFreq(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL1R divider */
  pllr = ((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U;
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e48 <HAL_RCC_GetPLL1RFreq+0x34>)
 8001e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e1e:	0e1b      	lsrs	r3, r3, #24
 8001e20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e24:	3301      	adds	r3, #1
 8001e26:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1R one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllr);
 8001e28:	f000 f810 	bl	8001e4c <RCC_PLL1_GetVCOOutputFreq>
 8001e2c:	eef0 7a40 	vmov.f32	s15, s0
 8001e30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e34:	ee17 2a90 	vmov	r2, s15
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	46020c00 	.word	0x46020c00

08001e4c <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static float_t RCC_PLL1_GetVCOOutputFreq(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b087      	sub	sp, #28
 8001e50:	af00      	add	r7, sp, #0
  float_t pllm;
  float_t plln;
  float_t pllfracn;

  /* Get PLL1 DIVR register value */
  tmpreg1 = RCC->PLL1DIVR;
 8001e52:	4b36      	ldr	r3, [pc, #216]	@ (8001f2c <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8001e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e56:	60fb      	str	r3, [r7, #12]

  /* Retrieve PLL1 multiplication factor */
  tmp = (tmpreg1 & RCC_PLL1DIVR_PLL1N) + 1U;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e5e:	3301      	adds	r3, #1
 8001e60:	617b      	str	r3, [r7, #20]
  plln = (float_t) tmp;
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	ee07 3a90 	vmov	s15, r3
 8001e68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e6c:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Get PLL1 CFGR register value */
  tmpreg1 = RCC->PLL1CFGR;
 8001e70:	4b2e      	ldr	r3, [pc, #184]	@ (8001f2c <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8001e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e74:	60fb      	str	r3, [r7, #12]

  /* Retrieve PLL1 divider */
  tmp = ((tmpreg1 & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	0a1b      	lsrs	r3, r3, #8
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	3301      	adds	r3, #1
 8001e80:	617b      	str	r3, [r7, #20]
  pllm = (float_t) tmp;
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	ee07 3a90 	vmov	s15, r3
 8001e88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e8c:	edc7 7a01 	vstr	s15, [r7, #4]

  /* Check if fractional part is enable */
  if ((tmpreg1 & RCC_PLL1CFGR_PLL1FRACEN) != 0x00u)
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f003 0310 	and.w	r3, r3, #16
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d006      	beq.n	8001ea8 <RCC_PLL1_GetVCOOutputFreq+0x5c>
  {
    tmp = ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos);
 8001e9a:	4b24      	ldr	r3, [pc, #144]	@ (8001f2c <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8001e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e9e:	08db      	lsrs	r3, r3, #3
 8001ea0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001ea4:	617b      	str	r3, [r7, #20]
 8001ea6:	e001      	b.n	8001eac <RCC_PLL1_GetVCOOutputFreq+0x60>
  }
  else
  {
    tmp = 0u;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
  }
  pllfracn = (float_t)tmp;
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	ee07 3a90 	vmov	s15, r3
 8001eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eb6:	edc7 7a00 	vstr	s15, [r7]

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLL1CFGR_PLL1SRC)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f003 0303 	and.w	r3, r3, #3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d002      	beq.n	8001eca <RCC_PLL1_GetVCOOutputFreq+0x7e>
 8001ec4:	2b03      	cmp	r3, #3
 8001ec6:	d003      	beq.n	8001ed0 <RCC_PLL1_GetVCOOutputFreq+0x84>
 8001ec8:	e013      	b.n	8001ef2 <RCC_PLL1_GetVCOOutputFreq+0xa6>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      pllsrc = (float_t)HSI_VALUE;
 8001eca:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <RCC_PLL1_GetVCOOutputFreq+0xe4>)
 8001ecc:	613b      	str	r3, [r7, #16]
      break;
 8001ece:	e014      	b.n	8001efa <RCC_PLL1_GetVCOOutputFreq+0xae>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      tmp = (HSE_VALUE >> ((RCC->CR & RCC_CR_HSEPRE) >> RCC_CR_HSEPRE_Pos));
 8001ed0:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <RCC_PLL1_GetVCOOutputFreq+0xe0>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	0d1b      	lsrs	r3, r3, #20
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	4a16      	ldr	r2, [pc, #88]	@ (8001f34 <RCC_PLL1_GetVCOOutputFreq+0xe8>)
 8001edc:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee0:	617b      	str	r3, [r7, #20]
      pllsrc = (float_t)tmp;
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	ee07 3a90 	vmov	s15, r3
 8001ee8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eec:	edc7 7a04 	vstr	s15, [r7, #16]
      break;
 8001ef0:	e003      	b.n	8001efa <RCC_PLL1_GetVCOOutputFreq+0xae>

    default:
      pllsrc = (float_t)0;
 8001ef2:	f04f 0300 	mov.w	r3, #0
 8001ef6:	613b      	str	r3, [r7, #16]
      break;
 8001ef8:	bf00      	nop
  }

  /* Compute VCO output frequency */
  return ((pllsrc / pllm) * (plln + (pllfracn / (float_t)0x2000u)));
 8001efa:	edd7 6a04 	vldr	s13, [r7, #16]
 8001efe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f06:	edd7 7a00 	vldr	s15, [r7]
 8001f0a:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8001f38 <RCC_PLL1_GetVCOOutputFreq+0xec>
 8001f0e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001f12:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001f1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f22:	371c      	adds	r7, #28
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	46020c00 	.word	0x46020c00
 8001f30:	4b742400 	.word	0x4b742400
 8001f34:	01e84800 	.word	0x01e84800
 8001f38:	46000000 	.word	0x46000000

08001f3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e049      	b.n	8001fe2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d106      	bne.n	8001f68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7fe fbb2 	bl	80006cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	3304      	adds	r3, #4
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4610      	mov	r0, r2
 8001f7c:	f000 fc26 	bl	80027cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d001      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e03b      	b.n	800207c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2202      	movs	r2, #2
 8002008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f042 0201 	orr.w	r2, r2, #1
 800201a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a19      	ldr	r2, [pc, #100]	@ (8002088 <HAL_TIM_Base_Start_IT+0x9c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d009      	beq.n	800203a <HAL_TIM_Base_Start_IT+0x4e>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800202e:	d004      	beq.n	800203a <HAL_TIM_Base_Start_IT+0x4e>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a15      	ldr	r2, [pc, #84]	@ (800208c <HAL_TIM_Base_Start_IT+0xa0>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d115      	bne.n	8002066 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	4b13      	ldr	r3, [pc, #76]	@ (8002090 <HAL_TIM_Base_Start_IT+0xa4>)
 8002042:	4013      	ands	r3, r2
 8002044:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2b06      	cmp	r3, #6
 800204a:	d015      	beq.n	8002078 <HAL_TIM_Base_Start_IT+0x8c>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002052:	d011      	beq.n	8002078 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f042 0201 	orr.w	r2, r2, #1
 8002062:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002064:	e008      	b.n	8002078 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f042 0201 	orr.w	r2, r2, #1
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e000      	b.n	800207a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002078:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	40012c00 	.word	0x40012c00
 800208c:	40000400 	.word	0x40000400
 8002090:	00010007 	.word	0x00010007

08002094 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d101      	bne.n	80020a8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e097      	b.n	80021d8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d106      	bne.n	80020c2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f7fe fa93 	bl	80005e8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2202      	movs	r2, #2
 80020c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6812      	ldr	r2, [r2, #0]
 80020d4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80020d8:	f023 0307 	bic.w	r3, r3, #7
 80020dc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	3304      	adds	r3, #4
 80020e6:	4619      	mov	r1, r3
 80020e8:	4610      	mov	r0, r2
 80020ea:	f000 fb6f 	bl	80027cc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	4313      	orrs	r3, r2
 800210e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002116:	f023 0303 	bic.w	r3, r3, #3
 800211a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	021b      	lsls	r3, r3, #8
 8002126:	4313      	orrs	r3, r2
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002134:	f023 030c 	bic.w	r3, r3, #12
 8002138:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002140:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002144:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	68da      	ldr	r2, [r3, #12]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	69db      	ldr	r3, [r3, #28]
 800214e:	021b      	lsls	r3, r3, #8
 8002150:	4313      	orrs	r3, r2
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	4313      	orrs	r3, r2
 8002156:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	011a      	lsls	r2, r3, #4
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	031b      	lsls	r3, r3, #12
 8002164:	4313      	orrs	r3, r2
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002172:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800217a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	695b      	ldr	r3, [r3, #20]
 8002184:	011b      	lsls	r3, r3, #4
 8002186:	4313      	orrs	r3, r2
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	4313      	orrs	r3, r2
 800218c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2201      	movs	r2, #1
 80021aa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2201      	movs	r2, #1
 80021c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2201      	movs	r2, #1
 80021ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2201      	movs	r2, #1
 80021d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80021f0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80021f8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002200:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002208:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d110      	bne.n	8002232 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002210:	7bfb      	ldrb	r3, [r7, #15]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d102      	bne.n	800221c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002216:	7b7b      	ldrb	r3, [r7, #13]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d001      	beq.n	8002220 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e089      	b.n	8002334 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2202      	movs	r2, #2
 8002224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2202      	movs	r2, #2
 800222c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002230:	e031      	b.n	8002296 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	2b04      	cmp	r3, #4
 8002236:	d110      	bne.n	800225a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002238:	7bbb      	ldrb	r3, [r7, #14]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d102      	bne.n	8002244 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800223e:	7b3b      	ldrb	r3, [r7, #12]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d001      	beq.n	8002248 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e075      	b.n	8002334 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2202      	movs	r2, #2
 800224c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2202      	movs	r2, #2
 8002254:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002258:	e01d      	b.n	8002296 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800225a:	7bfb      	ldrb	r3, [r7, #15]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d108      	bne.n	8002272 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002260:	7bbb      	ldrb	r3, [r7, #14]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d105      	bne.n	8002272 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002266:	7b7b      	ldrb	r3, [r7, #13]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d102      	bne.n	8002272 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800226c:	7b3b      	ldrb	r3, [r7, #12]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d001      	beq.n	8002276 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e05e      	b.n	8002334 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2202      	movs	r2, #2
 800227a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2202      	movs	r2, #2
 8002282:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2202      	movs	r2, #2
 800228a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2202      	movs	r2, #2
 8002292:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d003      	beq.n	80022a4 <HAL_TIM_Encoder_Start_IT+0xc4>
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d010      	beq.n	80022c4 <HAL_TIM_Encoder_Start_IT+0xe4>
 80022a2:	e01f      	b.n	80022e4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2201      	movs	r2, #1
 80022aa:	2100      	movs	r1, #0
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 fbc2 	bl	8002a36 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68da      	ldr	r2, [r3, #12]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f042 0202 	orr.w	r2, r2, #2
 80022c0:	60da      	str	r2, [r3, #12]
      break;
 80022c2:	e02e      	b.n	8002322 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2201      	movs	r2, #1
 80022ca:	2104      	movs	r1, #4
 80022cc:	4618      	mov	r0, r3
 80022ce:	f000 fbb2 	bl	8002a36 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68da      	ldr	r2, [r3, #12]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f042 0204 	orr.w	r2, r2, #4
 80022e0:	60da      	str	r2, [r3, #12]
      break;
 80022e2:	e01e      	b.n	8002322 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2201      	movs	r2, #1
 80022ea:	2100      	movs	r1, #0
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fba2 	bl	8002a36 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2201      	movs	r2, #1
 80022f8:	2104      	movs	r1, #4
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 fb9b 	bl	8002a36 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f042 0202 	orr.w	r2, r2, #2
 800230e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0204 	orr.w	r2, r2, #4
 800231e:	60da      	str	r2, [r3, #12]
      break;
 8002320:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f042 0201 	orr.w	r2, r2, #1
 8002330:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d020      	beq.n	80023a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f003 0302 	and.w	r3, r3, #2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d01b      	beq.n	80023a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f06f 0202 	mvn.w	r2, #2
 8002370:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2201      	movs	r2, #1
 8002376:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	f003 0303 	and.w	r3, r3, #3
 8002382:	2b00      	cmp	r3, #0
 8002384:	d003      	beq.n	800238e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f7fd ff08 	bl	800019c <HAL_TIM_IC_CaptureCallback>
 800238c:	e005      	b.n	800239a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 f9fe 	bl	8002790 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f000 fa05 	bl	80027a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	f003 0304 	and.w	r3, r3, #4
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d020      	beq.n	80023ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f003 0304 	and.w	r3, r3, #4
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d01b      	beq.n	80023ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0204 	mvn.w	r2, #4
 80023bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2202      	movs	r2, #2
 80023c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7fd fee2 	bl	800019c <HAL_TIM_IC_CaptureCallback>
 80023d8:	e005      	b.n	80023e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 f9d8 	bl	8002790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 f9df 	bl	80027a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	f003 0308 	and.w	r3, r3, #8
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d020      	beq.n	8002438 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d01b      	beq.n	8002438 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f06f 0208 	mvn.w	r2, #8
 8002408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2204      	movs	r2, #4
 800240e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	f003 0303 	and.w	r3, r3, #3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7fd febc 	bl	800019c <HAL_TIM_IC_CaptureCallback>
 8002424:	e005      	b.n	8002432 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f9b2 	bl	8002790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 f9b9 	bl	80027a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	f003 0310 	and.w	r3, r3, #16
 800243e:	2b00      	cmp	r3, #0
 8002440:	d020      	beq.n	8002484 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f003 0310 	and.w	r3, r3, #16
 8002448:	2b00      	cmp	r3, #0
 800244a:	d01b      	beq.n	8002484 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f06f 0210 	mvn.w	r2, #16
 8002454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2208      	movs	r2, #8
 800245a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7fd fe96 	bl	800019c <HAL_TIM_IC_CaptureCallback>
 8002470:	e005      	b.n	800247e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f98c 	bl	8002790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f993 	bl	80027a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00c      	beq.n	80024a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b00      	cmp	r3, #0
 8002496:	d007      	beq.n	80024a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f06f 0201 	mvn.w	r2, #1
 80024a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7fd fecc 	bl	8000240 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d104      	bne.n	80024bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00c      	beq.n	80024d6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d007      	beq.n	80024d6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80024ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 fb47 	bl	8002b64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00c      	beq.n	80024fa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d007      	beq.n	80024fa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80024f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 fb3f 	bl	8002b78 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00c      	beq.n	800251e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800250a:	2b00      	cmp	r3, #0
 800250c:	d007      	beq.n	800251e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 f94d 	bl	80027b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	f003 0320 	and.w	r3, r3, #32
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00c      	beq.n	8002542 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b00      	cmp	r3, #0
 8002530:	d007      	beq.n	8002542 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f06f 0220 	mvn.w	r2, #32
 800253a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 fb07 	bl	8002b50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d00c      	beq.n	8002566 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d007      	beq.n	8002566 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800255e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f000 fb13 	bl	8002b8c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00c      	beq.n	800258a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d007      	beq.n	800258a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002582:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f000 fb0b 	bl	8002ba0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00c      	beq.n	80025ae <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d007      	beq.n	80025ae <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80025a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 fb03 	bl	8002bb4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d00c      	beq.n	80025d2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d007      	beq.n	80025d2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80025ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 fafb 	bl	8002bc8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025d2:	bf00      	nop
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
	...

080025dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_TIM_ConfigClockSource+0x1c>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e0c2      	b.n	800277e <HAL_TIM_ConfigClockSource+0x1a2>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2202      	movs	r2, #2
 8002604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002616:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800261a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002622:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a55      	ldr	r2, [pc, #340]	@ (8002788 <HAL_TIM_ConfigClockSource+0x1ac>)
 8002632:	4293      	cmp	r3, r2
 8002634:	f000 808d 	beq.w	8002752 <HAL_TIM_ConfigClockSource+0x176>
 8002638:	4a53      	ldr	r2, [pc, #332]	@ (8002788 <HAL_TIM_ConfigClockSource+0x1ac>)
 800263a:	4293      	cmp	r3, r2
 800263c:	f200 8092 	bhi.w	8002764 <HAL_TIM_ConfigClockSource+0x188>
 8002640:	4a52      	ldr	r2, [pc, #328]	@ (800278c <HAL_TIM_ConfigClockSource+0x1b0>)
 8002642:	4293      	cmp	r3, r2
 8002644:	f000 8085 	beq.w	8002752 <HAL_TIM_ConfigClockSource+0x176>
 8002648:	4a50      	ldr	r2, [pc, #320]	@ (800278c <HAL_TIM_ConfigClockSource+0x1b0>)
 800264a:	4293      	cmp	r3, r2
 800264c:	f200 808a 	bhi.w	8002764 <HAL_TIM_ConfigClockSource+0x188>
 8002650:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002654:	d03a      	beq.n	80026cc <HAL_TIM_ConfigClockSource+0xf0>
 8002656:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800265a:	f200 8083 	bhi.w	8002764 <HAL_TIM_ConfigClockSource+0x188>
 800265e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002662:	f000 8082 	beq.w	800276a <HAL_TIM_ConfigClockSource+0x18e>
 8002666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800266a:	d87b      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x188>
 800266c:	2b70      	cmp	r3, #112	@ 0x70
 800266e:	d016      	beq.n	800269e <HAL_TIM_ConfigClockSource+0xc2>
 8002670:	2b70      	cmp	r3, #112	@ 0x70
 8002672:	d877      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x188>
 8002674:	2b60      	cmp	r3, #96	@ 0x60
 8002676:	d04c      	beq.n	8002712 <HAL_TIM_ConfigClockSource+0x136>
 8002678:	2b60      	cmp	r3, #96	@ 0x60
 800267a:	d873      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x188>
 800267c:	2b50      	cmp	r3, #80	@ 0x50
 800267e:	d038      	beq.n	80026f2 <HAL_TIM_ConfigClockSource+0x116>
 8002680:	2b50      	cmp	r3, #80	@ 0x50
 8002682:	d86f      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x188>
 8002684:	2b40      	cmp	r3, #64	@ 0x40
 8002686:	d054      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0x156>
 8002688:	2b40      	cmp	r3, #64	@ 0x40
 800268a:	d86b      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x188>
 800268c:	2b20      	cmp	r3, #32
 800268e:	d060      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x176>
 8002690:	2b20      	cmp	r3, #32
 8002692:	d867      	bhi.n	8002764 <HAL_TIM_ConfigClockSource+0x188>
 8002694:	2b00      	cmp	r3, #0
 8002696:	d05c      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x176>
 8002698:	2b10      	cmp	r3, #16
 800269a:	d05a      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x176>
 800269c:	e062      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x188>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026ae:	f000 f9a2 	bl	80029f6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80026c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68ba      	ldr	r2, [r7, #8]
 80026c8:	609a      	str	r2, [r3, #8]
      break;
 80026ca:	e04f      	b.n	800276c <HAL_TIM_ConfigClockSource+0x190>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026dc:	f000 f98b 	bl	80029f6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026ee:	609a      	str	r2, [r3, #8]
      break;
 80026f0:	e03c      	b.n	800276c <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026fe:	461a      	mov	r2, r3
 8002700:	f000 f8d8 	bl	80028b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2150      	movs	r1, #80	@ 0x50
 800270a:	4618      	mov	r0, r3
 800270c:	f000 f956 	bl	80029bc <TIM_ITRx_SetConfig>
      break;
 8002710:	e02c      	b.n	800276c <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800271e:	461a      	mov	r2, r3
 8002720:	f000 f910 	bl	8002944 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2160      	movs	r1, #96	@ 0x60
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f946 	bl	80029bc <TIM_ITRx_SetConfig>
      break;
 8002730:	e01c      	b.n	800276c <HAL_TIM_ConfigClockSource+0x190>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800273e:	461a      	mov	r2, r3
 8002740:	f000 f8b8 	bl	80028b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2140      	movs	r1, #64	@ 0x40
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f936 	bl	80029bc <TIM_ITRx_SetConfig>
      break;
 8002750:	e00c      	b.n	800276c <HAL_TIM_ConfigClockSource+0x190>
#endif /* USB_OTG_HS || USB_DRD_FS */
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4619      	mov	r1, r3
 800275c:	4610      	mov	r0, r2
 800275e:	f000 f92d 	bl	80029bc <TIM_ITRx_SetConfig>
      break;
 8002762:	e003      	b.n	800276c <HAL_TIM_ConfigClockSource+0x190>
    }

    default:
      status = HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	73fb      	strb	r3, [r7, #15]
      break;
 8002768:	e000      	b.n	800276c <HAL_TIM_ConfigClockSource+0x190>
      break;
 800276a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800277c:	7bfb      	ldrb	r3, [r7, #15]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	00100040 	.word	0x00100040
 800278c:	00100030 	.word	0x00100030

08002790 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a31      	ldr	r2, [pc, #196]	@ (80028a4 <TIM_Base_SetConfig+0xd8>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d007      	beq.n	80027f4 <TIM_Base_SetConfig+0x28>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ea:	d003      	beq.n	80027f4 <TIM_Base_SetConfig+0x28>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	4a2e      	ldr	r2, [pc, #184]	@ (80028a8 <TIM_Base_SetConfig+0xdc>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d108      	bne.n	8002806 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	4313      	orrs	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a26      	ldr	r2, [pc, #152]	@ (80028a4 <TIM_Base_SetConfig+0xd8>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d00f      	beq.n	800282e <TIM_Base_SetConfig+0x62>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002814:	d00b      	beq.n	800282e <TIM_Base_SetConfig+0x62>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a23      	ldr	r2, [pc, #140]	@ (80028a8 <TIM_Base_SetConfig+0xdc>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d007      	beq.n	800282e <TIM_Base_SetConfig+0x62>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a22      	ldr	r2, [pc, #136]	@ (80028ac <TIM_Base_SetConfig+0xe0>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d003      	beq.n	800282e <TIM_Base_SetConfig+0x62>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a21      	ldr	r2, [pc, #132]	@ (80028b0 <TIM_Base_SetConfig+0xe4>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d108      	bne.n	8002840 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002834:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	4313      	orrs	r3, r2
 800283e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	4313      	orrs	r3, r2
 800284c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	689a      	ldr	r2, [r3, #8]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a10      	ldr	r2, [pc, #64]	@ (80028a4 <TIM_Base_SetConfig+0xd8>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d007      	beq.n	8002876 <TIM_Base_SetConfig+0xaa>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a10      	ldr	r2, [pc, #64]	@ (80028ac <TIM_Base_SetConfig+0xe0>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d003      	beq.n	8002876 <TIM_Base_SetConfig+0xaa>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a0f      	ldr	r2, [pc, #60]	@ (80028b0 <TIM_Base_SetConfig+0xe4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d103      	bne.n	800287e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	691a      	ldr	r2, [r3, #16]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f043 0204 	orr.w	r2, r3, #4
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2201      	movs	r2, #1
 800288e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	601a      	str	r2, [r3, #0]
}
 8002896:	bf00      	nop
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	40012c00 	.word	0x40012c00
 80028a8:	40000400 	.word	0x40000400
 80028ac:	40014400 	.word	0x40014400
 80028b0:	40014800 	.word	0x40014800

080028b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b087      	sub	sp, #28
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	f023 0201 	bic.w	r2, r3, #1
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	4a18      	ldr	r2, [pc, #96]	@ (8002938 <TIM_TI1_ConfigInputStage+0x84>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d007      	beq.n	80028ea <TIM_TI1_ConfigInputStage+0x36>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	4a17      	ldr	r2, [pc, #92]	@ (800293c <TIM_TI1_ConfigInputStage+0x88>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d003      	beq.n	80028ea <TIM_TI1_ConfigInputStage+0x36>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	4a16      	ldr	r2, [pc, #88]	@ (8002940 <TIM_TI1_ConfigInputStage+0x8c>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d105      	bne.n	80028f6 <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	f023 0204 	bic.w	r2, r3, #4
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	011b      	lsls	r3, r3, #4
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	f023 030a 	bic.w	r3, r3, #10
 8002914:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	4313      	orrs	r3, r2
 800291c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	697a      	ldr	r2, [r7, #20]
 8002928:	621a      	str	r2, [r3, #32]
}
 800292a:	bf00      	nop
 800292c:	371c      	adds	r7, #28
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	40012c00 	.word	0x40012c00
 800293c:	40014400 	.word	0x40014400
 8002940:	40014800 	.word	0x40014800

08002944 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002944:	b480      	push	{r7}
 8002946:	b087      	sub	sp, #28
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	f023 0210 	bic.w	r2, r3, #16
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	621a      	str	r2, [r3, #32]
#if defined(TIM_CCER_CC2NE)
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4a14      	ldr	r2, [pc, #80]	@ (80029b8 <TIM_TI2_ConfigInputStage+0x74>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d105      	bne.n	8002976 <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	621a      	str	r2, [r3, #32]
  }
#endif /* TIM_CCER_CC2NE */

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	031b      	lsls	r3, r3, #12
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	4313      	orrs	r3, r2
 800298c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002994:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	4313      	orrs	r3, r2
 800299e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	697a      	ldr	r2, [r7, #20]
 80029aa:	621a      	str	r2, [r3, #32]
}
 80029ac:	bf00      	nop
 80029ae:	371c      	adds	r7, #28
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	40012c00 	.word	0x40012c00

080029bc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80029d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029d6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	4313      	orrs	r3, r2
 80029de:	f043 0307 	orr.w	r3, r3, #7
 80029e2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	609a      	str	r2, [r3, #8]
}
 80029ea:	bf00      	nop
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b087      	sub	sp, #28
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	60f8      	str	r0, [r7, #12]
 80029fe:	60b9      	str	r1, [r7, #8]
 8002a00:	607a      	str	r2, [r7, #4]
 8002a02:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a10:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	021a      	lsls	r2, r3, #8
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	609a      	str	r2, [r3, #8]
}
 8002a2a:	bf00      	nop
 8002a2c:	371c      	adds	r7, #28
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b087      	sub	sp, #28
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	60f8      	str	r0, [r7, #12]
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	f003 031f 	and.w	r3, r3, #31
 8002a48:	2201      	movs	r2, #1
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6a1a      	ldr	r2, [r3, #32]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	43db      	mvns	r3, r3
 8002a58:	401a      	ands	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6a1a      	ldr	r2, [r3, #32]
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	f003 031f 	and.w	r3, r3, #31
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	621a      	str	r2, [r3, #32]
}
 8002a74:	bf00      	nop
 8002a76:	371c      	adds	r7, #28
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d101      	bne.n	8002a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a94:	2302      	movs	r3, #2
 8002a96:	e051      	b.n	8002b3c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a22      	ldr	r2, [pc, #136]	@ (8002b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d108      	bne.n	8002ad4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002ac8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8002ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a14      	ldr	r2, [pc, #80]	@ (8002b48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d009      	beq.n	8002b10 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b04:	d004      	beq.n	8002b10 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a10      	ldr	r2, [pc, #64]	@ (8002b4c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d10c      	bne.n	8002b2a <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3714      	adds	r7, #20
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	40012c00 	.word	0x40012c00
 8002b4c:	40000400 	.word	0x40000400

08002b50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <memset>:
 8002bdc:	4402      	add	r2, r0
 8002bde:	4603      	mov	r3, r0
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d100      	bne.n	8002be6 <memset+0xa>
 8002be4:	4770      	bx	lr
 8002be6:	f803 1b01 	strb.w	r1, [r3], #1
 8002bea:	e7f9      	b.n	8002be0 <memset+0x4>

08002bec <__libc_init_array>:
 8002bec:	b570      	push	{r4, r5, r6, lr}
 8002bee:	4d0d      	ldr	r5, [pc, #52]	@ (8002c24 <__libc_init_array+0x38>)
 8002bf0:	2600      	movs	r6, #0
 8002bf2:	4c0d      	ldr	r4, [pc, #52]	@ (8002c28 <__libc_init_array+0x3c>)
 8002bf4:	1b64      	subs	r4, r4, r5
 8002bf6:	10a4      	asrs	r4, r4, #2
 8002bf8:	42a6      	cmp	r6, r4
 8002bfa:	d109      	bne.n	8002c10 <__libc_init_array+0x24>
 8002bfc:	4d0b      	ldr	r5, [pc, #44]	@ (8002c2c <__libc_init_array+0x40>)
 8002bfe:	2600      	movs	r6, #0
 8002c00:	4c0b      	ldr	r4, [pc, #44]	@ (8002c30 <__libc_init_array+0x44>)
 8002c02:	f000 f817 	bl	8002c34 <_init>
 8002c06:	1b64      	subs	r4, r4, r5
 8002c08:	10a4      	asrs	r4, r4, #2
 8002c0a:	42a6      	cmp	r6, r4
 8002c0c:	d105      	bne.n	8002c1a <__libc_init_array+0x2e>
 8002c0e:	bd70      	pop	{r4, r5, r6, pc}
 8002c10:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c14:	3601      	adds	r6, #1
 8002c16:	4798      	blx	r3
 8002c18:	e7ee      	b.n	8002bf8 <__libc_init_array+0xc>
 8002c1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c1e:	3601      	adds	r6, #1
 8002c20:	4798      	blx	r3
 8002c22:	e7f2      	b.n	8002c0a <__libc_init_array+0x1e>
 8002c24:	08002c54 	.word	0x08002c54
 8002c28:	08002c54 	.word	0x08002c54
 8002c2c:	08002c54 	.word	0x08002c54
 8002c30:	08002c58 	.word	0x08002c58

08002c34 <_init>:
 8002c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c36:	bf00      	nop
 8002c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c3a:	bc08      	pop	{r3}
 8002c3c:	469e      	mov	lr, r3
 8002c3e:	4770      	bx	lr

08002c40 <_fini>:
 8002c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c42:	bf00      	nop
 8002c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c46:	bc08      	pop	{r3}
 8002c48:	469e      	mov	lr, r3
 8002c4a:	4770      	bx	lr
