Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[18:33:23.270241] Configured Lic search path (21.01-s002): 28211@item0096

Version: 21.14-s082_1, built Thu Jun 23 05:32:08 PDT 2022
Options: -legacy_ui -log 1st_syn 
Date:    Fri Aug 09 18:33:23 2024
Host:    item0110.item.uni-bremen.de (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*24cpus*2physical cpus*Intel(R) Xeon(R) CPU X5650 @ 2.67GHz 12288KB) (98994404KB)
PID:     7374
OS:      CentOS Linux release 7.9.2009 (Core)


[18:33:23.333968] Periodic Lic check successful
[18:33:23.333992] Feature usage summary:
[18:33:23.333993] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (17 seconds elapsed).

WARNING: This version of the tool is 778 days old.
legacy_genus:/> source genus.tcl
Sourcing './genus.tcl' (Fri Aug 09 18:34:52 CEST 2024)...
  Setting attribute of root '/': 'lib_search_path' = /usrf01/prog/tsmc/40/cmos/lp/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp12t40m1p_200a

Threads Configured:3

  Message Summary for Library tcbn40lpbwp12t40m1pwc.lib:
  ******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.990000, 125.000000) in library 'tcbn40lpbwp12t40m1pwc.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP12T40M1P' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP12T40M1P' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP12T40M1P'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP12T40M1P'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP12T40M1P'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP12T40M1P'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTMAD20BWP12T40M1P'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTMAD24BWP12T40M1P'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP12T40M1P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP12T40M1P' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
  Setting attribute of root '/': 'library' = tcbn40lpbwp12t40m1pwc.lib
  Setting attribute of root '/': 'init_hdl_search_path' = /usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/
	initial if (MemInitFile != "") begin : gen_meminit
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/prim_generic_ram_1p.v' on line 42, column 8.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
  Library has 1001 usable logic and 513 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ibex_core' from file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'ibex_core' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_if_stage.v' on line 143.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_compressed_decoder.v' on line 32.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_compressed_decoder.v' on line 64.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_compressed_decoder.v' on line 56.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_compressed_decoder.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_compressed_decoder.v' on line 78.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_compressed_decoder.v' on line 30.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_id_stage.v' on line 323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_id_stage.v' on line 408.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_decoder.v' on line 284.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_decoder.v' on line 621.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_id_stage.v' on line 632.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'branch_spec' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_id_stage.v' on line 243.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'unused_shift_result_ext' in module 'ibex_alu_RV32B0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_alu.v' on line 113.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'butterfly_result' in module 'ibex_alu_RV32B0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_alu.v' on line 658.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'invbutterfly_result' in module 'ibex_alu_RV32B0' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_alu.v' on line 660.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_multdiv_fast_RV32M2' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_multdiv_fast.v' on line 239.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_load_store_unit.v' on line 95.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_load_store_unit.v' on line 103.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_load_store_unit.v' on line 112.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_load_store_unit.v' on line 122.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_load_store_unit.v' on line 92.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_load_store_unit.v' on line 132.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit' in file '/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/rtl/ibex_load_store_unit.v' on line 163.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-472'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ibex_core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed clip mux common data inputs (accepts: 3, rejects: 0, runtime: 0.003s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.028s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       3 |       0 |         3.00 | 
| hlo_clip           |       1 |       0 |        28.00 | 
---------------------------------------------------------
  Setting attribute of design 'ibex_core': 'lp_clock_gating_cell' = base_cell:CKLNQD12BWP12T40M1P
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Aug 09 2024  06:35:09 pm
  Module:                 ibex_core
  Technology library:     tcbn40lpbwp12t40m1pwc 131
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

/designs/ibex_core/timing/exceptions/path_disables/ibex_Design_Constrai_line_13
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/ibex_core/ports_in/boot_addr_i[0]
/designs/ibex_core/ports_in/boot_addr_i[10]
/designs/ibex_core/ports_in/boot_addr_i[11]
  ... 154 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/ibex_core/ports_in/boot_addr_i[0]
/designs/ibex_core/ports_in/boot_addr_i[10]
/designs/ibex_core/ports_in/boot_addr_i[11]
  ... 154 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/ibex_core/ports_out/alert_major_o
/designs/ibex_core/ports_out/alert_minor_o
/designs/ibex_core/ports_out/core_sleep_o
  ... 103 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                         157
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                      157
 Outputs without external load                                  106
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        421



 No LEF file read in.

 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             8
Unloaded Sequential Pin(s)                  18
Unloaded Combinational Pin(s)              163
Assigns                                    912
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             5
Constant Leaf Pin(s)                        14
Constant hierarchical Pin(s)              9233
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell         0
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.01)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_dont_touch"           - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:02 (hh:mm:ss)
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
  Setting attribute of root '/': 'lp_power_analysis_effort' = medium
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'leakage_power_effort', object type: 'root'
        : This attribute is obsolete. Use design_power_effort attribute instead.
  Setting attribute of root '/': 'leakage_power_effort' = medium
  Setting attribute of root '/': 'syn_generic_effort' = medium

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 43.4 ps std_slew: 12.4 ps std_load: 2.6 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 23 hierarchical instances.
Completed mux data reorder optimization (accepts: 1, rejects: 0, runtime: 0.116s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       1 |       0 |       116.00 | 
------------------------------------------------------
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrl_csr/rdata_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrl_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrl_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrl_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrl_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_stage_i/pc_id_o_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 15 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 69 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ibex_core' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.048s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        48.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.025s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        25.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 240, runtime: 0.059s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed mux input consolidation (accepts: 4, rejects: 0, runtime: 0.010s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.068s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common select mux optimization (accepts: 1, rejects: 13, runtime: 0.104s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed identity transform (accepts: 0, rejects: 4, runtime: 0.013s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed optimize datapath elements (accepts: 7, rejects: 0, runtime: 0.006s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed clip mux common data inputs (accepts: 14, rejects: 0, runtime: 0.019s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |     240 |        59.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         3.00 | 
| hlo_mux_consolidation     |       4 |       0 |        10.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |        68.00 | 
| hlo_reconv_opt            |       0 |       0 |         2.00 | 
| hlo_restructure           |       0 |       0 |         5.00 | 
| hlo_common_select_muxopto |       1 |      13 |       104.00 | 
| hlo_identity_transform    |       0 |       4 |        13.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         3.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_optimize_datapath     |       7 |       0 |         6.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |      14 |       0 |        19.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 4
Number of non-ctl's : 1
mux_cmbsop_adder_op_b_negate_62_9 
SOP DEBUG : Module= ibex_alu_RV32B0, Cluster= ctl_62_9, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_62_9.
Number of non-ctl's : 16
mux_illegal_instr_o_44_5 mux_illegal_instr_o_64_9 mux_instr_o_64_9 mux_illegal_instr_o_32_11 mux_illegal_instr_o_44_11 mux_illegal_instr_o_78_51 mux_instr_o_32_11 mux_instr_o_44_11 mux_illegal_instr_o_30_41 mux_illegal_instr_o_35_43 mux_illegal_instr_o_52_45 mux_illegal_instr_o_56_47 mux_illegal_instr_o_59_49 mux_illegal_instr_o_86_53 mux_illegal_instr_o_90_55 mux_illegal_instr_o_91_57 
SOP DEBUG : Module= ibex_compressed_decoder, Cluster= ctl_44_11, ctl= 13, Non-ctl= 16
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_44_11.
Number of non-ctl's : 72
mux_pc_mux_o_342_132 g103 g104 g107 g109 g112 g114 g115 g116 g117 g118 g119 g120 g121 g126 g127 g130 g140 g146 g203 g204 g205 g206 g207 g209 mux_cmbsop_instr_req_o_342_9 mux_csr_mtval_o_342_9 mux_csr_restore_dret_id_o_342_9 mux_csr_restore_mret_id_o_342_9 mux_csr_save_cause_o_342_9 mux_csr_save_id_o_342_9 mux_csr_save_if_o_342_9 mux_ctrl_busy_o_342_9 mux_ctrl_fsm_ns_342_9 mux_debug_cause_o_342_9 mux_debug_csr_save_o_342_9 mux_debug_mode_d_342_9 mux_exc_cause_o_342_9 mux_exc_pc_mux_o_342_9 mux_flush_id_342_9 mux_halt_if_342_9 mux_nmi_mode_d_342_9 mux_pc_mux_o_342_9 mux_pc_set_o_342_9 mux_pc_set_spec_o_342_9 mux_retain_id_342_9 mux_exc_pc_mux_o_342_148 mux_483_331 mux_csr_restore_dret_id_o_479_333 mux_csr_restore_mret_id_o_479_339 mux_exc_pc_mux_o_479_355 mux_pc_mux_o_479_367 mux_csr_restore_dret_id_o_525_335 mux_csr_restore_mret_id_o_525_341 mux_pc_mux_o_525_369 mux_pc_set_o_525_375 mux_csr_restore_dret_id_o_533_337 mux_csr_save_cause_o_420_343 mux_halt_if_412_365 mux_csr_save_cause_o_443_345 mux_debug_cause_o_443_351 mux_csr_save_cause_o_466_347 mux_ctrl_busy_o_368_349 mux_debug_cause_o_452_353 mux_halt_if_380_357 mux_halt_if_408_363 mux_halt_if_405_359 mux_halt_if_407_361 mux_pc_set_o_393_371 mux_pc_set_o_394_373 mux_pc_set_spec_o_403_377 mux_retain_id_388_379 
SOP DEBUG : Module= ibex_controller_WritebackStage0_BranchPredictor0, Cluster= ctl_342_131, ctl= 29, Non-ctl= 72
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_342_131.
Number of non-ctl's : 1
mux_mfip_id_245_7 
SOP DEBUG : Module= ibex_controller_WritebackStage0_BranchPredictor0, Cluster= ctl_irqs_i_245_7, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_irqs_i_245_7.
Number of non-ctl's : 66
g104 g217 g218 g219 g220 g221 g222 g223 g224 g225 g226 g227 g230 g231 g232 g233 g234 g235 g236 g237 g238 g239 g240 g241 g242 g243 g244 g245 g246 g247 g248 g249 g250 g251 g252 g253 g254 mux_cmbsop_mstatus_en_531_10 mux_csr_rdata_int_394_9 mux_illegal_csr_394_9 mux_mhpmevent[mhpmcounter_idx]_461_511 mux_dcsr_en_530_256 mux_depc_en_530_260 mux_dscratch0_en_530_264 mux_dscratch1_en_530_266 mux_mcause_en_530_268 mux_mcountinhibit_we_530_276 mux_mepc_en_530_278 mux_mie_en_530_286 mux_mscratch_en_530_288 mux_mstatus_en_530_294 mux_mtval_en_530_300 mux_dcsr_en_579_258 mux_depc_en_579_262 mux_mcause_en_579_270 mux_mepc_en_579_280 mux_mstack_en_579_290 mux_mstatus_en_579_296 mux_mtval_en_579_302 mux_mcause_en_586_272 mux_mepc_en_586_282 mux_mstack_en_586_292 mux_mstatus_en_586_298 mux_mtval_en_586_304 mux_mcause_en_605_274 mux_mepc_en_605_284 
SOP DEBUG : Module= ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2, Cluster= ctl_531_10, ctl= 28, Non-ctl= 66
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_531_10.
Number of non-ctl's : 91
g22 g24 g25 g26 g32 g33 g35 g57 g127 g128 g130 g131 g133 g134 mux_cmbsop_branch_in_dec_o_218_9 mux_csr_access_o_218_9 mux_csr_op_218_9 mux_data_sign_extension_o_218_9 mux_data_type_o_218_9 mux_dret_insn_o_218_9 mux_ebrk_insn_o_218_9 mux_ecall_insn_o_218_9 mux_illegal_insn_218_9 mux_jump_in_dec_o_218_9 mux_jump_set_o_218_9 mux_mret_insn_o_218_9 mux_multdiv_operator_o_218_9 mux_multdiv_signed_mode_o_218_9 mux_rf_we_218_9 mux_wfi_insn_o_218_9 g12 g28 g29 g30 mux_cmbsop_csr_op_421_12 mux_cmbsop_ecall_insn_o_404_12 mux_cmbsop_illegal_insn_342_6 mux_cmbsop_rf_we_390_11 mux_data_type_o_256_11 mux_data_type_o_268_11 mux_illegal_insn_242_11 mux_illegal_insn_256_11 mux_illegal_insn_268_11 mux_illegal_insn_284_11 mux_illegal_insn_287_13 mux_illegal_insn_307_14 mux_alu_operator_o_621_50 g47 g48 g49 g141 g142 g143 mux_alu_operator_o_564_11 mux_alu_operator_o_621_11 mux_alu_operator_o_714_16 mux_cmbsop_alu_operator_o_765_6 mux_cmbsop_alu_operator_o_905_11 mux_288_153 mux_alu_op_a_mux_sel_o_550_155 mux_alu_operator_o_578_157 mux_imm_b_mux_sel_o_550_193 mux_imm_b_mux_sel_o_578_195 mux_jump_set_o_221_199 mux_branch_in_dec_o_433_159 mux_csr_access_o_433_163 mux_data_req_o_433_169 mux_data_we_o_433_171 mux_jump_in_dec_o_433_197 mux_jump_set_o_433_201 mux_rf_we_433_209 mux_csr_access_o_403_161 mux_csr_op_403_165 mux_dret_insn_o_403_173 mux_ebrk_insn_o_403_175 mux_ecall_insn_o_403_177 mux_illegal_insn_403_187 mux_mret_insn_o_403_203 mux_wfi_insn_o_403_211 mux_csr_op_o_169_167 mux_illegal_insn_236_179 mux_illegal_insn_254_181 mux_illegal_insn_304_183 mux_illegal_insn_339_185 mux_multdiv_operator_o_339_205 mux_multdiv_signed_mode_o_339_207 mux_illegal_insn_412_189 mux_illegal_insn_431_191 mux_alu_operator_o_725_213 mux_div_sel_o_725_215 mux_mult_sel_o_725_217 
SOP DEBUG : Module= ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0, Cluster= ctl_218_9, ctl= 51, Non-ctl= 91
implTypeToString() API needs to be updated for implementation 106
Selected impl_type 106 (Unknown) for sop cluster ctl_218_9.
Number of non-ctl's : 31
mux_data_req_o_243_89 g54 g55 g63 g64 g68 g70 g71 g73 g74 g77 g78 g195 g196 mux_addr_incr_req_o_243_9 mux_addr_update_243_9 mux_ctrl_update_243_9 mux_data_req_o_243_9 mux_handle_misaligned_d_243_9 mux_ls_fsm_ns_243_9 mux_lsu_err_d_243_9 mux_pmp_err_d_243_9 mux_rdata_update_243_9 mux_256_202 mux_259_204 mux_278_206 mux_addr_update_252_210 mux_ls_fsm_ns_252_216 mux_addr_update_246_208 mux_data_req_o_246_214 mux_addr_update_264_212 
SOP DEBUG : Module= ibex_load_store_unit, Cluster= ctl_243_9, ctl= 10, Non-ctl= 31
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_243_9.
Number of non-ctl's : 7
mux_data_be_95_12 mux_data_be_103_12 mux_data_be_112_12 mux_data_be_122_11 mux_data_be_92_220 mux_data_be_94_222 mux_data_be_111_224 
SOP DEBUG : Module= ibex_load_store_unit, Cluster= ctl_data_offset_95_12, ctl= 7, Non-ctl= 7
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_data_offset_95_12.
Number of non-ctl's : 27
mux_md_state_d_335_49 g41 g46 g47 g50 g53 g54 g56 g60 g62 g64 g195 g196 g197 g198 g199 mux_alu_operand_a_o_335_9 mux_div_by_zero_d_335_9 mux_div_valid_335_9 mux_md_state_d_335_9 mux_op_denominator_d_335_9 mux_op_numerator_d_335_9 mux_op_quotient_d_335_9 mux_op_remainder_d_335_9 mux_339_217 mux_369_219 mux_md_state_d_337_225 
SOP DEBUG : Module= ibex_multdiv_fast_RV32M2, Cluster= ctl_335_9, ctl= 5, Non-ctl= 27
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_335_9.
Number of non-ctl's : 4
mux_gen_mult_fast.mult_state_d_239_221 mux_mult_valid_239_231 mux_gen_mult_fast.mult_state_d_266_223 mux_mult_valid_266_233 
SOP DEBUG : Module= ibex_multdiv_fast_RV32M2, Cluster= g220, ctl= 4, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster g220.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 29 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'ibex_core':
          live_trim(8) sop(10) mux_reduce(3) output_trim(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ibex_core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_21_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_21_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_21_0_c0 in ibex_register_file_ff_RV32E0_DataWidth32_DummyInstructions0: area: 8175116288 ,dp = 0 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 7485  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  468926  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_21_0_c1 in ibex_register_file_ff_RV32E0_DataWidth32_DummyInstructions0: area: 8175116288 ,dp = 0 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 7485  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  468926  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_21_0_c2 in ibex_register_file_ff_RV32E0_DataWidth32_DummyInstructions0: area: 8175116288 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 7485  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  468926  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_21_0_c3 in ibex_register_file_ff_RV32E0_DataWidth32_DummyInstructions0: area: 8175116288 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 7485  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  468926  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_21_0_c4 in ibex_register_file_ff_RV32E0_DataWidth32_DummyInstructions0: area: 8175116288 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 7485  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  468926  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_21_0_c5 in ibex_register_file_ff_RV32E0_DataWidth32_DummyInstructions0: area: 8175116288 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 7485  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  468926  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_21_0_c6 in ibex_register_file_ff_RV32E0_DataWidth32_DummyInstructions0: area: 8175116288 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 7485  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  468926  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_21_0_c6 in ibex_register_file_ff_RV32E0_DataWidth32_DummyInstructions0: area: 8175116288 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 7485  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  468926  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 8175116288.  Fastest config wns;  7485
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_21_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       8175116288         8175116288         8175116288         8175116288         8175116288         8175116288         8175116288  
##>            WNS          -748.50            -748.50            -748.50            -748.50            -748.50            -748.50            -748.50  
##>            TNS           468926             468926             468926             468926             468926             468926             468926  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_21_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             8175116288 (      )    107373433.90 (        )             0 (        )              
##> datapath_rewrite_one_def       START             8175116288 ( +0.00)    107373433.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             8175116288 ( +0.00)    107373433.90 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    107373433.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             8175116288 ( +0.00)    107373433.90 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    107373433.90 (   +0.00)             0 (       0)           0  
##>                                  END             8175116288 ( +0.00)    107373433.90 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             8175116288 ( +0.00)    107373433.90 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    107373433.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             8175116288 ( +0.00)    214748364.70 (+107374930.80)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8175116288 ( +0.00)    214748364.70 (+107374930.80)             0 (       0)           0  
##>canonicalize_by_names           START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8175116288 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             8175116288 ( +0.00)     -748.50 (-214749113.20)        468926 (  468926)              
##>                                  END             8175116288 ( +0.00)     -748.50 (   +0.00)        468926 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_21_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_21_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_19_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
CDN_DP_region_19_0 level = 0 loads = 0 drivers = 3 is driven by : CDN_DP_region_0_0 CDN_DP_region_18_1 CDN_DP_region_17_0 
CDN_DP_region_19_0_c0 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7654192130 ,dp = 4 mux = 30 sg = slow         worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_19_0_c1 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7652196252 ,dp = 2 mux = 30 sg = fast         worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_19_0_c2 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7652196252 ,dp = 2 mux = 30 sg = very_slow    worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_19_0_c3 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7652196252 ,dp = 2 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_19_0_c4 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7652196252 ,dp = 2 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_19_0_c5 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7652196252 ,dp = 2 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_19_0_c6 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7652196252 ,dp = 2 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_19_0_c7 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7652196252 ,dp = 2 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_19_0_c7 in ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_PCIncrCheck0_BranchPredictor0: area: 7652196252 ,dp = 2 mux = 30 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10299  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  304331  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 7652196252.  Fastest config wns;  10299
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_19_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       7654192130         7652196252         7652196252         7652196252         7652196252         7652196252         7652196252         7652196252  
##>            WNS         -1029.90           -1029.90           -1029.90           -1029.90           -1029.90           -1029.90           -1029.90           -1029.90  
##>            TNS           304331             304331             304331             304331             304331             304331             304331             304331  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_19_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             7654192130 (      )    -1029.90 (        )        304331 (        )              
##> rewrite                        START             8530382572 (+11.45)    -1029.90 (   +0.00)        304331 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             9424535916 (+10.48)    -1029.90 (   +0.00)        304331 (       0)           0  
##> rewrite                        START             9424535916 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END            13561991010 (+43.90)    -1029.90 (   +0.00)        304331 (       0)           0  
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>createMaxCarrySave              START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##> datapath_rewrite_one_def       START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##> speculate_in_gdef              START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>  pre_speculate_mux_merge       START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##> csa_opto                       START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>canonicalize_by_names           START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>datapath_csa_factoring_one_gde  START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>dpopt_share_one_def             START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>datapath_rewrite_post_share     START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>dp_combine_const_mult_with_com  START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>speculate_in_gdef               START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##> pre_speculate_mux_merge        START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>dp_operator_level_decompositio  START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>selective_flatten_dp_config     START             7654192130 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( -0.03)    -1029.90 (   +0.00)        304331 (       0)           0  
##>createMaxCarrySave              START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##> datapath_rewrite_one_def       START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>  fast_cse_elim                 START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>  fast_cse_elim                 START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##> speculate_in_gdef              START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>  pre_speculate_mux_merge       START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##> csa_opto                       START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>context_based_simplify          START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>group_csa_final_adder_dp        START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>speculate_in_gdef               START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##> pre_speculate_mux_merge        START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>create_score                    START             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)              
##>                                  END             7652196252 ( +0.00)    -1029.90 (   +0.00)        304331 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_19_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_19_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_17_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
MaxCSA: Successfully built Maximal CSA Expression Expr3
MaxCSA: Successfully built Maximal CSA Expression Expr4
MaxCSA: Successfully built Maximal CSA Expression Expr5
Number of non-ctl's : 4
g636 g637 gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_335_9 gen_multdiv_fast.multdiv_i_mux_div_counter_d_335_9 
SOP DEBUG : Module= CDN_DP_region_17_0_c7, Cluster= gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create, ctl= 1, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create.
Number of non-ctl's : 4
g636 g637 gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_335_9 gen_multdiv_fast.multdiv_i_mux_div_counter_d_335_9 
SOP DEBUG : Module= CDN_DP_region_17_0_c1, Cluster= gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create.
Number of non-ctl's : 4
g636 g637 gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_335_9 gen_multdiv_fast.multdiv_i_mux_div_counter_d_335_9 
SOP DEBUG : Module= CDN_DP_region_17_0_c2, Cluster= gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create.
Number of non-ctl's : 4
g636 g637 gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_335_9 gen_multdiv_fast.multdiv_i_mux_div_counter_d_335_9 
SOP DEBUG : Module= CDN_DP_region_17_0_c3, Cluster= gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create, ctl= 1, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create.
Number of non-ctl's : 4
g636 g637 gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_335_9 gen_multdiv_fast.multdiv_i_mux_div_counter_d_335_9 
SOP DEBUG : Module= CDN_DP_region_17_0_c4, Cluster= gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create, ctl= 1, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create.
Number of non-ctl's : 4
g636 g637 gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_335_9 gen_multdiv_fast.multdiv_i_mux_div_counter_d_335_9 
SOP DEBUG : Module= CDN_DP_region_17_0_c5, Cluster= gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create, ctl= 1, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create.
Number of non-ctl's : 4
g636 g637 gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_335_9 gen_multdiv_fast.multdiv_i_mux_div_counter_d_335_9 
SOP DEBUG : Module= CDN_DP_region_17_0_c6, Cluster= gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster gen_multdiv_fast.multdiv_i_ctl_md_state_q_335_9_create.
CDN_DP_region_17_0 level = 0 loads = 6 drivers = 1 is driven by : CDN_DP_region_18_1 
CDN_DP_region_17_0_c0 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 25092178216 ,dp = 20 mux = 40 sg = slow         worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  837688  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_17_0_c1 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 24104218606 ,dp = 9 mux = 71 sg = fast         worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  806509  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_17_0_c2 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 22709099884 ,dp = 9 mux = 69 sg = very_slow    worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  805834  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_17_0_c3 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 22916671196 ,dp = 9 mux = 36 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  805821  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_17_0_c4 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 22916671196 ,dp = 9 mux = 36 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  805821  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_17_0_c5 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 22916671196 ,dp = 9 mux = 36 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  805821  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_17_0_c6 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 24104218606 ,dp = 9 mux = 71 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  806509  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_17_0_c7 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 24521357108 ,dp = 9 mux = 36 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  805790  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_17_0_c7 in ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0: area: 24521357108 ,dp = 9 mux = 36 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10252  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  805790  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 22709099884.  Fastest config wns;  10252
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_17_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      25092178216        24104218606        22709099884        22916671196        22916671196        22916671196        24104218606        24521357108  
##>            WNS         -1025.20           -1025.20           -1025.20           -1025.20           -1025.20           -1025.20           -1025.20           -1025.20  
##>            TNS           837688             806509             805834             805821             805821             805821             806509             805790  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  2                  2                  3                  3                  4                  2                 10  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_17_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            25092178216 (      )    -1025.20 (        )        837688 (        )              
##> rewrite                        START            25092178216 ( +0.00)    -1025.20 (   +0.00)        837688 (       0)              (a,ar) equal_from_uns --> equal_to_uns
##>                                  END            25070223558 ( -0.09)    -1025.70 (   -0.50)        837704 (      16)           0  
##> rewrite                        START            54357737330 (+116.82)    -1132.60 ( -106.90)        959210 (  121506)              (a,ar) Expr2_from --> Expr2_to
##>                                  END            54441564206 ( +0.15)    -1132.60 (   +0.00)        959232 (      22)           0  
##> rewrite                        START            54441564206 ( +0.00)    -1132.60 (   +0.00)        959232 (       0)              (a,ar) Expr3_from --> Expr3_to
##>                                  END            43641868348 (-19.84)    -1132.60 (   +0.00)        870327 (  -88905)           0  
##> rewrite                        START            43641868348 ( +0.00)    -1132.60 (   +0.00)        870327 (       0)              (a,ar) Expr4_from --> Expr4_to
##>                                  END            43711724078 ( +0.16)    -1132.60 (   +0.00)        870327 (       0)           0  
##> rewrite                        START            43711724078 ( +0.00)    -1132.60 (   +0.00)        870327 (       0)              (a,ar) Expr5_from --> Expr5_to
##>                                  END            48010845290 ( +9.84)    -1171.20 (  -38.60)        868764 (   -1563)           0  
##>                                  END            37374811428 (+48.95)    -1568.40 ( -543.20)        896199 (   58511)           4  
##>createMaxCarrySave              START            31474996060 (-15.79)    -1568.40 (   +0.00)        879870 (  -16329)              
##> datapath_rewrite_one_def       START            31474996060 ( +0.00)    -1568.40 (   +0.00)        879870 (       0)              
##>                                  END            31474996060 ( +0.00)    -1568.40 (   +0.00)        879870 (       0)           0  
##> speculate_in_gdef              START            31474996060 ( +0.00)    -1568.40 (   +0.00)        879870 (       0)              
##>  pre_speculate_mux_merge       START            31474996060 ( +0.00)    -1568.40 (   +0.00)        879870 (       0)              
##>                                  END            31474996060 ( +0.00)    -1568.40 (   +0.00)        879870 (       0)           0  
##>                                  END            31474996060 ( +0.00)    -1568.40 (   +0.00)        879870 (       0)           1  
##> csa_opto                       START            31474996060 ( +0.00)    -1568.40 (   +0.00)        879870 (       0)              
##>                                  END            26018265608 (-17.34)    -1025.20 ( +543.20)        806311 (  -73559)           0  
##>                                  END            26018265608 (-17.34)    -1025.20 ( +543.20)        806311 (  -73559)           1  
##>canonicalize_by_names           START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>datapath_csa_factoring_one_gde  START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>dpopt_share_one_def             START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>datapath_rewrite_post_share     START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>dp_combine_const_mult_with_com  START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>speculate_in_gdef               START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##> pre_speculate_mux_merge        START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>dp_operator_level_decompositio  START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)           0  
##>selective_flatten_dp_config     START            26018265608 ( +0.00)    -1025.20 (   +0.00)        806311 (       0)              
##>                                  END            26054191412 ( +0.14)    -1025.20 (   +0.00)        806401 (      90)           0  
##>createMaxCarrySave              START            26054191412 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)              
##> datapath_rewrite_one_def       START            26054191412 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)              
##>  fast_cse_elim                 START            26054191412 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)              
##>                                  END            26034232632 ( -0.08)    -1025.20 (   +0.00)        806401 (       0)           0  
##>  fast_cse_elim                 START            26034232632 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)              
##>                                  END            26034232632 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)           0  
##>                                  END            26034232632 ( -0.08)    -1025.20 (   +0.00)        806401 (       0)           0  
##> speculate_in_gdef              START            26034232632 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)              
##>  pre_speculate_mux_merge       START            26034232632 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)              
##>                                  END            26034232632 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)           0  
##>                                  END            26034232632 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)           0  
##> csa_opto                       START            26034232632 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)              
##>                                  END            26034232632 ( +0.00)    -1025.20 (   +0.00)        806401 (       0)           0  
##>                                  END            26034232632 ( -0.08)    -1025.20 (   +0.00)        806401 (       0)           0  
##>context_based_simplify          START            25926455220 ( -0.41)    -1025.20 (   +0.00)        806524 (     123)              
##>                                  END            25916475830 ( -0.04)    -1025.20 (   +0.00)        806524 (       0)           0  
##>group_csa_final_adder_dp        START            25916475830 ( +0.00)    -1025.20 (   +0.00)        806524 (       0)              
##>                                  END            25932442854 ( +0.06)    -1025.20 (   +0.00)        806465 (     -59)           0  
##>dpopt_flatten_critical_muxes_i  START            25932442854 ( +0.00)    -1025.20 (   +0.00)        806465 (       0)              
##>                                  END            24537324132 ( -5.38)    -1025.20 (   +0.00)        805790 (    -675)           0  
##>speculate_in_gdef               START            24537324132 ( +0.00)    -1025.20 (   +0.00)        805790 (       0)              
##> pre_speculate_mux_merge        START            24537324132 ( +0.00)    -1025.20 (   +0.00)        805790 (       0)              
##>                                  END            24537324132 ( +0.00)    -1025.20 (   +0.00)        805790 (       0)           0  
##>                                  END            24537324132 ( +0.00)    -1025.20 (   +0.00)        805790 (       0)           0  
##>create_score                    START            24521357108 ( -0.07)    -1025.20 (   +0.00)        805790 (       0)              
##>                                  END            24521357108 ( +0.00)    -1025.20 (   +0.00)        805790 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_17_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_17_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_2_0 level = 1 loads = 2 drivers = 4 is driven by : CDN_DP_region_0_0 CDN_DP_region_18_1 CDN_DP_region_18_0 CDN_DP_region_17_0 
CDN_DP_region_2_0_c0 in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2: area: 19256230944 ,dp = 8 mux = 53 sg = slow         worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1243578  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2: area: 17503850060 ,dp = 5 mux = 50 sg = fast         worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1267770  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2: area: 17503850060 ,dp = 5 mux = 50 sg = very_slow    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1267770  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2: area: 17751338932 ,dp = 5 mux = 51 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1247354  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2: area: 17751338932 ,dp = 5 mux = 51 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1247354  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2: area: 17751338932 ,dp = 5 mux = 51 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1247354  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2: area: 17998827804 ,dp = 5 mux = 52 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1243578  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Not considering config 7 due to bailout. 
Best config: CDN_DP_region_2_0_c6 in ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2: area: 17998827804 ,dp = 5 mux = 52 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1243578  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 17503850060.  Fastest config wns;  10210
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      19256230944        17503850060        17503850060        17751338932        17751338932        17751338932        17998827804  
##>            WNS         -1021.00           -1021.00           -1021.00           -1021.00           -1021.00           -1021.00           -1021.00  
##>            TNS          1243578            1267770            1267770            1247354            1247354            1247354            1243578  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            19256230944 (      )    107373161.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START            19256230944 ( +0.00)    107373161.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            19256230944 ( +0.00)    107373161.40 (   +0.00)             0 (       0)              
##>                                  END            19188371092 ( -0.35)    107373161.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            19188371092 ( +0.00)    107373161.40 (   +0.00)             0 (       0)              
##>                                  END            19188371092 ( +0.00)    107373161.40 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            19188371092 ( +0.00)    107373161.40 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END            18683413958 ( -2.63)    107373161.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            18683413958 ( +0.00)    107373161.40 (   +0.00)             0 (       0)              
##>                                  END            18683413958 ( +0.00)    107373161.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            18683413958 ( +0.00)    107373161.40 (   +0.00)             0 (       0)              
##>                                  END            18683413958 ( +0.00)    107373161.40 (   +0.00)             0 (       0)           0  
##>                                  END            18683413958 ( -2.97)    107373161.40 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            18683413958 ( +0.00)    107373161.40 (   +0.00)             0 (       0)              
##>                                  END            18683413958 ( +0.00)    107373161.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            18683413958 ( +0.00)    214748364.70 (+107375203.30)             0 (       0)              
##>                                  END            18495801426 ( -1.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18495801426 ( -3.95)    214748364.70 (+107375203.30)             0 (       0)           0  
##>canonicalize_by_names           START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            18495801426 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18491809670 ( -0.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            18491809670 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            18491809670 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            18491809670 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18485822036 ( -0.03)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            18485822036 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18485822036 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18485822036 ( -0.03)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            18485822036 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18485822036 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            18485822036 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18485822036 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18485822036 ( -0.03)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            18477838524 ( -0.04)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17998827804 ( -2.59)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            17998827804 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17998827804 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            17998827804 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17998827804 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            17998827804 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            17998827804 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            17998827804 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            17998827804 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            17998827804 ( +0.00)    -1021.00 (-214749385.70)       1243578 ( 1243578)              
##>                                  END            17998827804 ( +0.00)    -1021.00 (   +0.00)       1243578 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_2_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr6
CDN_DP_region_0_0 level = 2 loads = 2 drivers = 4 is driven by : CDN_DP_region_18_1 CDN_DP_region_17_0 CDN_DP_region_18_0 CDN_DP_region_2_0 
CDN_DP_region_0_0_c0 in ibex_controller_WritebackStage0_BranchPredictor0: area: 3688382544 ,dp = 1 mux = 45 sg = slow         worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  593491  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in ibex_controller_WritebackStage0_BranchPredictor0: area: 2832150882 ,dp = 1 mux = 42 sg = fast         worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  591286  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in ibex_controller_WritebackStage0_BranchPredictor0: area: 2832150882 ,dp = 1 mux = 42 sg = very_slow    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  591286  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in ibex_controller_WritebackStage0_BranchPredictor0: area: 2832150882 ,dp = 1 mux = 42 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  591286  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in ibex_controller_WritebackStage0_BranchPredictor0: area: 2832150882 ,dp = 1 mux = 42 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  591286  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in ibex_controller_WritebackStage0_BranchPredictor0: area: 2832150882 ,dp = 1 mux = 42 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  591286  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in ibex_controller_WritebackStage0_BranchPredictor0: area: 3426922526 ,dp = 1 mux = 43 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  592406  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in ibex_controller_WritebackStage0_BranchPredictor0: area: 2832150882 ,dp = 1 mux = 42 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  591286  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in ibex_controller_WritebackStage0_BranchPredictor0: area: 2832150882 ,dp = 1 mux = 42 sg = very_fast    worst_clk_period: -1.0000 
    wns: 10210  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  591286  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 2832150882.  Fastest config wns;  10210
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       3688382544         2832150882         2832150882         2832150882         2832150882         2832150882         3426922526         2832150882  
##>            WNS         -1021.00           -1021.00           -1021.00           -1021.00           -1021.00           -1021.00           -1021.00           -1021.00  
##>            TNS           593491             591286             591286             591286             591286             591286             592406             591286  
##>    Num Rewrite                0                  2                  2                  2                  2                  2                  2                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             3688382544 (      )    -1021.00 (        )        593491 (        )              
##> rewrite                        START             4097537534 (+11.09)    -1044.20 (  -23.20)        591104 (   -2387)              (a,ar) Expr6_from --> Expr6_to
##>                                  END             6678207788 (+62.98)    -1044.20 (   +0.00)        590838 (    -266)           0  
##>                                  END             3688382544 ( +0.00)    -1021.00 (   +0.00)        593491 (       0)           0  
##>createMaxCarrySave              START             3688382544 ( +0.00)    -1021.00 (   +0.00)        593491 (       0)              
##> datapath_rewrite_one_def       START             3688382544 ( +0.00)    -1021.00 (   +0.00)        593491 (       0)              
##>  rewrite                       START             3688382544 ( +0.00)    -1021.00 (   +0.00)        593491 (       0)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END             3446881306 ( -6.55)    -1021.00 (   +0.00)        592406 (   -1085)           0  
##>  rewrite                       START             3446881306 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END             3440893672 ( -0.17)    -1021.00 (   +0.00)        592406 (       0)           0  
##>                                  END             3440893672 ( -6.71)    -1021.00 (   +0.00)        592406 (   -1085)           0  
##> speculate_in_gdef              START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>  pre_speculate_mux_merge       START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##> csa_opto                       START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>                                  END             3440893672 ( -6.71)    -1021.00 (   +0.00)        592406 (   -1085)           0  
##>canonicalize_by_names           START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>datapath_csa_factoring_one_gde  START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>dpopt_share_one_def             START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>datapath_rewrite_post_share     START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>dp_combine_const_mult_with_com  START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>speculate_in_gdef               START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##> pre_speculate_mux_merge        START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>dp_operator_level_decompositio  START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>selective_flatten_dp_config     START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>createMaxCarrySave              START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##> datapath_rewrite_one_def       START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>  fast_cse_elim                 START             3440893672 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3426922526 ( -0.41)    -1021.00 (   +0.00)        592406 (       0)           0  
##>  fast_cse_elim                 START             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>                                  END             3426922526 ( -0.41)    -1021.00 (   +0.00)        592406 (       0)           0  
##> speculate_in_gdef              START             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>  pre_speculate_mux_merge       START             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>                                  END             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##> csa_opto                       START             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>                                  END             3426922526 ( -0.41)    -1021.00 (   +0.00)        592406 (       0)           0  
##>context_based_simplify          START             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>group_csa_final_adder_dp        START             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             3426922526 ( +0.00)    -1021.00 (   +0.00)        592406 (       0)              
##>                                  END             2832150882 (-17.36)    -1021.00 (   +0.00)        591286 (   -1120)           0  
##>speculate_in_gdef               START             2832150882 ( +0.00)    -1021.00 (   +0.00)        591286 (       0)              
##> pre_speculate_mux_merge        START             2832150882 ( +0.00)    -1021.00 (   +0.00)        591286 (       0)              
##>                                  END             2832150882 ( +0.00)    -1021.00 (   +0.00)        591286 (       0)           0  
##>                                  END             2832150882 ( +0.00)    -1021.00 (   +0.00)        591286 (       0)           0  
##>create_score                    START             2832150882 ( +0.00)    -1021.00 (   +0.00)        591286 (       0)              
##>                                  END             2832150882 ( +0.00)    -1021.00 (   +0.00)        591286 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(2), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_18_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_18_1 level = 1 loads = 6 drivers = 2 is driven by : CDN_DP_region_17_0 CDN_DP_region_18_0 
CDN_DP_region_18_1_c0 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = slow         worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_18_1_c1 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = fast         worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_1_c2 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = very_slow    worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_1_c3 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = very_fast    worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_1_c4 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = very_fast    worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_1_c5 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = very_fast    worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_1_c6 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = very_fast    worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_1_c7 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = very_fast    worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_18_1_c7 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 2991821122 ,dp = 0 mux = 57 sg = very_fast    worst_clk_period: -1.0000 
    wns: 9625  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1103063  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 2991821122.  Fastest config wns;  9625
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_18_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2991821122         2991821122         2991821122         2991821122         2991821122         2991821122         2991821122         2991821122  
##>            WNS          -962.50            -962.50            -962.50            -962.50            -962.50            -962.50            -962.50            -962.50  
##>            TNS          1103063            1103063            1103063            1103063            1103063            1103063            1103063            1103063  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_18_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2991821122 (      )     -962.50 (        )       1103063 (        )              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>createMaxCarrySave              START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##> datapath_rewrite_one_def       START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##> speculate_in_gdef              START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>  pre_speculate_mux_merge       START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##> csa_opto                       START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>canonicalize_by_names           START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>dpopt_share_one_def             START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>datapath_rewrite_post_share     START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>dp_combine_const_mult_with_com  START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>speculate_in_gdef               START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##> pre_speculate_mux_merge        START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>dp_operator_level_decompositio  START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>selective_flatten_dp_config     START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>createMaxCarrySave              START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##> datapath_rewrite_one_def       START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>  fast_cse_elim                 START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>  fast_cse_elim                 START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##> speculate_in_gdef              START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>  pre_speculate_mux_merge       START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##> csa_opto                       START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>context_based_simplify          START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>group_csa_final_adder_dp        START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>speculate_in_gdef               START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##> pre_speculate_mux_merge        START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>create_score                    START             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)              
##>                                  END             2991821122 ( +0.00)     -962.50 (   +0.00)       1103063 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_18_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_18_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_20_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_20_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_20_0_c0 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_20_0_c1 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_20_0_c2 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_20_0_c3 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_20_0_c4 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_20_0_c5 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_20_0_c6 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_20_0_c7 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_20_0_c7 in ibex_load_store_unit: area: 3323136870 ,dp = 0 mux = 12 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 3323136870.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_20_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       3323136870         3323136870         3323136870         3323136870         3323136870         3323136870         3323136870         3323136870  
##>            WNS         +1375.90           +1375.90           +1375.90           +1375.90           +1375.90           +1375.90           +1375.90           +1375.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_20_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             3323136870 (      )     1375.90 (        )             0 (        )              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>create_score                    START             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)              
##>                                  END             3323136870 ( +0.00)     1375.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_20_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_20_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_22_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_22_0 level = 3 loads = 0 drivers = 5 is driven by : CDN_DP_region_18_0 CDN_DP_region_17_0 CDN_DP_region_18_1 CDN_DP_region_2_0 CDN_DP_region_20_0 
CDN_DP_region_22_0_c0 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 4195  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115747  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_22_0_c1 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 0 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 4228  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115780  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_22_0_c2 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 4228  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115780  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_22_0_c3 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 4228  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115780  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_22_0_c4 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 4228  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115780  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_22_0_c5 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 4228  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115780  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_22_0_c6 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 4228  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115780  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_22_0_c7 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 4228  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115780  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_22_0_c7 in ibex_wb_stage_WritebackStage0: area: 261460018 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 4228  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  115780  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 261460018.  Fastest config wns;  4228
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_22_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        261460018          261460018          261460018          261460018          261460018          261460018          261460018          261460018  
##>            WNS          -419.50            -422.80            -422.80            -422.80            -422.80            -422.80            -422.80            -422.80  
##>            TNS           115747             115780             115780             115780             115780             115780             115780             115780  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_22_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              261460018 (      )     -419.50 (        )        115747 (        )              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>createMaxCarrySave              START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##> datapath_rewrite_one_def       START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##> csa_opto                       START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>canonicalize_by_names           START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>datapath_csa_factoring_one_gde  START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>dpopt_share_one_def             START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>datapath_rewrite_post_share     START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>dp_combine_const_mult_with_com  START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>dp_operator_level_decompositio  START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)           0  
##>selective_flatten_dp_config     START              261460018 ( +0.00)     -419.50 (   +0.00)        115747 (       0)              
##>                                  END              261460018 ( +0.00)     -422.80 (   -3.30)        115780 (      33)           0  
##>createMaxCarrySave              START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##> datapath_rewrite_one_def       START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##>  fast_cse_elim                 START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##>  fast_cse_elim                 START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##> csa_opto                       START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##>context_based_simplify          START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##>group_csa_final_adder_dp        START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##>create_score                    START              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)              
##>                                  END              261460018 ( +0.00)     -422.80 (   +0.00)        115780 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_22_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_22_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_18_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_18_0 level = 2 loads = 4 drivers = 2 is driven by : CDN_DP_region_17_0 CDN_DP_region_18_1 
CDN_DP_region_18_0_c0 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_18_0_c1 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_0_c2 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_0_c3 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_0_c4 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_0_c5 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_0_c6 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_18_0_c7 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_18_0_c7 in ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_SpecBranch0_WritebackStage0_BranchPredictor0: area: 259464140 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 610  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  953  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 259464140.  Fastest config wns;  610
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_18_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        259464140          259464140          259464140          259464140          259464140          259464140          259464140          259464140  
##>            WNS           -61.00             -61.00             -61.00             -61.00             -61.00             -61.00             -61.00             -61.00  
##>            TNS              953                953                953                953                953                953                953                953  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_18_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              259464140 (      )      -61.00 (        )           953 (        )              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>createMaxCarrySave              START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##> datapath_rewrite_one_def       START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##> csa_opto                       START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>canonicalize_by_names           START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>datapath_csa_factoring_one_gde  START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>dpopt_share_one_def             START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>datapath_rewrite_post_share     START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>dp_combine_const_mult_with_com  START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>dp_operator_level_decompositio  START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>selective_flatten_dp_config     START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>createMaxCarrySave              START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##> datapath_rewrite_one_def       START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>  fast_cse_elim                 START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>  fast_cse_elim                 START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##> csa_opto                       START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>context_based_simplify          START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>group_csa_final_adder_dp        START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>create_score                    START              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)              
##>                                  END              259464140 ( +0.00)      -61.00 (   +0.00)           953 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_18_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_18_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ibex_core'.
Number of big hc bmuxes after = 4
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.037s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |        37.00 | 
----------------------------------------------------------
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_rdata_pmp_err_q_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: ibex_core, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:4)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 1.019s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |      1019.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                        Message Text                                                          |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    5 |Processing multi-dimensional arrays.                                                                                          |
| CDFG-372    |Info    |   15 |Bitwidth mismatch in assignment.                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit           |
|             |        |      | assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum            |
|             |        |      | declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any   |
|             |        |      | bitwidth mismatch that appears in this implicit assignment.                                                                  |
| CDFG-472    |Warning |   24 |Unreachable statements for case item.                                                                                         |
| CDFG-500    |Info    |   40 |Unused module input port.                                                                                                     |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for |
|             |        |      | decision statements.                                                                                                         |
| CDFG-508    |Warning |    4 |Removing unused register.                                                                                                     |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the   |
|             |        |      | hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                                  |
| CDFG-738    |Info    |  190 |Common subexpression eliminated.                                                                                              |
| CDFG-739    |Info    |  190 |Common subexpression kept.                                                                                                    |
| CDFG-769    |Info    |   31 |Identified sum-of-products logic to be optimized during syn_generic.                                                          |
| CDFG-771    |Info    |   25 |Replaced logic with a constant value.                                                                                         |
| CDFG-772    |Info    |    1 |Removed unused code identified during constant propagation.                                                                   |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                         |
| CDFG-893    |Info    |    2 |Optimized the MUX created for array read / write or variable shifter.                                                         |
| CDFG2G-616  |Info    |    1 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                              |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                     |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)            |
|             |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)                                                                                |
|             |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                        |
| CWD-19      |Info    |  293 |An implementation was inferred.                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                               |
| DPOPT-3     |Info    |    9 |Implementing datapath configurations.                                                                                         |
| DPOPT-4     |Info    |    9 |Done implementing datapath configurations.                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                 |
| DPOPT-10    |Info    |   30 |Optimized a mux chain.                                                                                                        |
| DPOPT-54    |Info    |    7 |User hierarchy not ungrouped.                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                           |
| ELAB-2      |Info    |   23 |Elaborating Subdesign.                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                      |
| ELABUTL-132 |Info    |   12 |Unused instance port.                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                  |
| GB-6        |Info    |    1 |A datapath component has been ungrouped.                                                                                      |
| GLO-12      |Info    |   14 |Replacing a flip-flop with a logic constant 0.                                                                                |
|             |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq'      |
|             |        |      | instance attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential      |
|             |        |      | -deleted' (on Reason 'constant0').                                                                                           |
| GLO-13      |Info    |    1 |Replacing a flip-flop with a logic constant 1.                                                                                |
|             |        |      |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq'      |
|             |        |      | instance attribute to 'false'.                                                                                               |
| GLO-34      |Info    |    9 |Deleting instances not driving any primary outputs.                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does |
|             |        |      | not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level'        |
|             |        |      | attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. |
|             |        |      | To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance     |
|             |        |      | attribute to 'true'.                                                                                                         |
| GLO-40      |Info    |    1 |Combinational hierarchical blocks with identical inputs have been merged.                                                     |
|             |        |      |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the               |
|             |        |      | 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute |
|             |        |      | to 'false'.                                                                                                                  |
| GLO-42      |Info    |   17 |Equivalent sequential instances have been merged.                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                                           |
| GLO-45      |Info    |    1 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                     |
|             |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute         |
|             |        |      | 'optimize_constant_feedback_seq' controls this optimization.                                                                 |
| GLO-51      |Info    |   11 |Hierarchical instance automatically ungrouped.                                                                                |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this        |
|             |        |      | ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the     |
|             |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                                                                   |
| LBR-9       |Warning |   40 |Library cell has no output pins defined.                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the   |
|             |        |      | cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the        |
|             |        |      | attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be  |
|             |        |      | picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be:       |
|             |        |      | 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins.    |
|             |        |      | Genus will depend upon the output function defined in the pin group (output pin)                                             |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                           |
| LBR-40      |Info    |    1 |An unsupported construct was detected in this library.                                                                        |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.             |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model               |
|             |        |      | (because one of its outputs does not have a valid function.                                                                  |
| LBR-101     |Warning |    6 |Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular       |
|             |        |      | library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty        |
|             |        |      | library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false.                |
|             |        |      |To make the cell usable, change the value of 'dont_use' attribute to false.                                                   |
| LBR-162     |Info    |  465 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                      |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source              |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                  |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                    |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                  |
| RTLOPT-40   |Info    |   13 |Transformed datapath macro.                                                                                                   |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                 |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                     |
| TUI-32      |Warning |    1 |This attribute will be obsolete in a next major release.                                                                      |
| VLOGPT-37   |Warning |    1 |Ignoring unsynthesizable construct.                                                                                           |
|             |        |      |For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    -        |
|             |        |      | property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
 |
|             |        |      | - reg declaration with initial value
    - specify block.                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 1001 combo usable cells and 513 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[31]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[30]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[28]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[5]'. The constant is '0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '21' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[30]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '34' reached for message 'GLO-12'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 27 sequential instances.
Inserting clock-gating logic .....
Bailing without doing bdd_or bdd_size(cf_q)=1698 bdd_size(cf_qb)=10021
Bailing without doing bdd_or bdd_size(cf_q)=5406 bdd_size(cf_qb)=10207
Bailing without doing bdd_or bdd_size(cf_q)=3237 bdd_size(cf_qb)=3219
Bailing without doing bdd_or bdd_size(cf_q)=12261 bdd_size(cf_qb)=12243
Bailing without doing bdd_or bdd_size(cf_q)=12261 bdd_size(cf_qb)=12243
Bailing without doing bdd_or bdd_size(cf_q)=3877 bdd_size(cf_qb)=3859
Bailing without doing bdd_or bdd_size(cf_q)=3937 bdd_size(cf_qb)=3919
Bailing without doing bdd_or bdd_size(cf_q)=12645 bdd_size(cf_qb)=12627
Bailing without doing bdd_or bdd_size(cf_q)=2843 bdd_size(cf_qb)=2731
Bailing without doing bdd_or bdd_size(cf_q)=3609 bdd_size(cf_qb)=3505
Bailing without doing bdd_or bdd_size(cf_q)=4105 bdd_size(cf_qb)=4009
Bailing without doing bdd_or bdd_size(cf_q)=5499 bdd_size(cf_qb)=5355
Bailing without doing bdd_or bdd_size(cf_q)=2685 bdd_size(cf_qb)=2541
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        1901		 99%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      4		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         20		  1%
Total flip-flops                        1925		100%
Total CG Modules                        64
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 24 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------
| 0 ... |Sev  |Count | Message Text   |
----------------------------------
| GB-6 |Info |    3 |A datapath      |
|  |     |      | component has  |
|  |     |      | been           |
|  |     |      | ungrouped.     |
| GLO-12 |Info |   28 |Replacing a     |
|  |     |      | flip-flop with |
|  |     |      | a logic        |
|  |     |      | constant 0.    |
|  |     |      |To prevent this |
|  |     |      | optimization,  |
|  |     |      | set the        |
|  |     |      | 'optimize_cons |
|  |     |      | tant_0_flops'  |
|  |     |      | root attribute |
|  |     |      | to 'false' or  |
|  |     |      | 'optimize_cons |
|  |     |      | tant_0_seq'    |
|  |     |      | instance       |
|  |     |      | attribute to   |
|  |     |      | 'false'. You   |
|  |     |      | can also see   |
|  |     |      | the complete   |
|  |     |      | list of        |
|  |     |      | deleted        |
|  |     |      | sequential     |
|  |     |      | with command   |
|  |     |      | 'report        |
|  |     |      | sequential     |
|  |     |      | -deleted'      |
|  |     |      | (on Reason 'co |
|  |     |      | nstant0').     |
| GLO-13 |Info |    1 |Replacing a     |
|  |     |      | flip-flop with |
|  |     |      | a logic        |
|  |     |      | constant 1.    |
|  |     |      |To prevent this |
|  |     |      | optimization,  |
|  |     |      | set the        |
|  |     |      | 'optimize_cons |
|  |     |      | tant_1_flops'  |
|  |     |      | root attribute |
|  |     |      | to 'false' or  |
|  |     |      | 'optimize_cons |
|  |     |      | tant_1_seq'    |
|  |     |      | instance       |
|  |     |      | attribute to   |
|  |     |      | 'false'.       |
| GLO-34 |Info |    3 |Deleting        |
|  |     |      | instances not  |
|  |     |      | driving any    |
|  |     |      | primary        |
|  |     |      | outputs.       |
|  |     |      |Optimizations   |
|  |     |      | such as        |
|  |     |      | constant       |
|  |     |      | propagation or |
|  |     |      | redundancy     |
|  |     |      | removal could  |
|  |     |      | change the     |
|  |     |      | connections so |
|  |     |      | a hierarchical |
|  |     |      | instance does  |
|  |     |      | not drive any  |
|  |     |      | primary        |
|  |     |      | outputs        |
|  |     |      | anymore. To    |
|  |     |      | see the list   |
|  |     |      | of deleted     |
|  |     |      | hierarchical   |
|  |     |      | instances, set |
|  |     |      | the            |
|  |     |      | 'information_l |
|  |     |      | evel'          |
|  |     |      | attribute to 2 |
|  |     |      | or above. If   |
|  |     |      | the message is |
|  |     |      | truncated set  |
|  |     |      | the message    |
|  |     |      | attribute      |
|  |     |      | 'truncate' to  |
|  |     |      | false to see   |
|  |     |      | the complete   |
|  |     |      | list. To       |
|  |     |      | prevent this   |
|  |     |      | optimization,  |
|  |     |      | set the        |
|  |     |      | 'delete_unload |
|  |     |      | ed_insts'      |
|  |     |      | root/subdesign |
|  |     |      | attribute to   |
|  |     |      | 'false' or     |
|  |     |      | 'preserve'     |
|  |     |      | instance       |
|  |     |      | attribute to   |
|  |     |      | 'true'.        |
| GLO-42 |Info |    4 |Equivalent      |
|  |     |      | sequential     |
|  |     |      | instances have |
|  |     |      | been merged.   |
|  |     |      |To prevent      |
|  |     |      | merging of     |
|  |     |      | sequential     |
|  |     |      | instances, set |
|  |     |      | the            |
|  |     |      | 'optimize_merg |
|  |     |      | e_flops' and   |
|  |     |      | 'optimize_merg |
|  |     |      | e_latches'     |
|  |     |      | root           |
|  |     |      | attributes to  |
|  |     |      | 'false' or the |
|  |     |      | 'optimize_merg |
|  |     |      | e_seq'         |
|  |     |      | instance       |
|  |     |      | attribute to   |
|  |     |      | 'false'.       |
| GLO-45 |Info |   28 |Replacing the   |
|  |     |      | synchronous    |
|  |     |      | part of an     |
|  |     |      | always feeding |
|  |     |      | back flip-flop |
|  |     |      | with a logic   |
|  |     |      | constant.      |
|  |     |      |To prevent this |
|  |     |      | optimization,  |
|  |     |      | set            |
|  |     |      | 'optimize_cons |
|  |     |      | tant_feedback_ |
|  |     |      | seqs' root     |
|  |     |      | attribute to   |
|  |     |      | 'false'. The   |
|  |     |      | instance       |
|  |     |      | attribute      |
|  |     |      | 'optimize_cons |
|  |     |      | tant_feedback_ |
|  |     |      | seq' controls  |
|  |     |      | this           |
|  |     |      | optimization.  |
| GLO-51 |Info |   17 |Hierarchical    |
|  |     |      | instance       |
|  |     |      | automatically  |
|  |     |      | ungrouped.     |
|  |     |      |Hierarchical    |
|  |     |      | instances can  |
|  |     |      | be             |
|  |     |      | automatically  |
|  |     |      | ungrouped to   |
|  |     |      | allow for      |
|  |     |      | better area or |
|  |     |      | timing         |
|  |     |      | optimization.  |
|  |     |      | To prevent     |
|  |     |      | this ungroup,  |
|  |     |      | set the        |
|  |     |      | root-level     |
|  |     |      | attribute      |
|  |     |      | 'auto_ungroup' |
|  |     |      | to 'none'. You |
|  |     |      | can also       |
|  |     |      | prevent        |
|  |     |      | individual     |
|  |     |      | ungroup with   |
|  |     |      | setting the    |
|  |     |      | attribute      |
|  |     |      | 'ungroup_ok'   |
|  |     |      | of instances   |
|  |     |      | or modules to  |
|  |     |      | 'false'.       |
| POPT-96 |Info |    1 |One or more     |
|  |     |      | cost groups    |
|  |     |      | were           |
|  |     |      | automatically  |
|  |     |      | created for    |
|  |     |      | clock gate     |
|  |     |      | enable paths.  |
|  |     |      |This feature    |
|  |     |      | can be         |
|  |     |      | disabled by    |
|  |     |      | setting the    |
|  |     |      | attribute      |
|  |     |      | lp_clock_gatin |
|  |     |      | g_auto_cost_gr |
|  |     |      | ouping false.  |
----------------------------------
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:    62 ps
Target path end-point (Pin: gen_regfile_ff.register_file_i/rf_reg_q_reg[1020]/d)

Cost Group 'cg_enable_group_clk_i' target slack:    14 ps
Target path end-point (Pin: if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E (CKLNQD12BWP12T40M1P/E))


Test connection status for design: ibex_core
============================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1919        1        100.0
Excluded from State Retention    1919        1        100.0
    - Will not convert           1919        1        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1919        1        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 202, CPU_Time 206.660431
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) | 100.0(100.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  99.5(100.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.5(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     13875    129009       729
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     19714     98136      1179
##>G:Misc                             202
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      203
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ibex_core' to generic gates.
  Setting attribute of root '/': 'syn_map_effort' = low
##Generic Timing Info for library domain: _default_ typical gate delay: 43.4 ps std_slew: 12.4 ps std_load: 2.6 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'ibex_core' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1001 combo usable cells and 513 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  99.0( 99.5) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.5(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:19(00:05:08) |  00:00:01(00:00:01) |   0.5(  0.5) |   18:38:40 (Aug09) |   1.17 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  98.6( 99.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.5(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:19(00:05:08) |  00:00:01(00:00:01) |   0.5(  0.5) |   18:38:40 (Aug09) |   1.17 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:20(00:05:09) |  00:00:01(00:00:01) |   0.5(  0.5) |   18:38:41 (Aug09) |   1.17 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : 'low' effort synthesis done in non-distributed manner. Set synthesize -effort to 'medium' or 'high' to turn on distributed optimization.
Mapper: Libraries have:
	domain _default_: 1001 combo usable cells and 513 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 24 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------
| 0 ... |Sev  |Count | Message Text   |
----------------------------------
| GLO-51 |Info |    1 |Hierarchical    |
|  |     |      | instance       |
|  |     |      | automatically  |
|  |     |      | ungrouped.     |
|  |     |      |Hierarchical    |
|  |     |      | instances can  |
|  |     |      | be             |
|  |     |      | automatically  |
|  |     |      | ungrouped to   |
|  |     |      | allow for      |
|  |     |      | better area or |
|  |     |      | timing         |
|  |     |      | optimization.  |
|  |     |      | To prevent     |
|  |     |      | this ungroup,  |
|  |     |      | set the        |
|  |     |      | root-level     |
|  |     |      | attribute      |
|  |     |      | 'auto_ungroup' |
|  |     |      | to 'none'. You |
|  |     |      | can also       |
|  |     |      | prevent        |
|  |     |      | individual     |
|  |     |      | ungroup with   |
|  |     |      | setting the    |
|  |     |      | attribute      |
|  |     |      | 'ungroup_ok'   |
|  |     |      | of instances   |
|  |     |      | or modules to  |
|  |     |      | 'false'.       |
| PHYS-752 |Info |    1 |Partition Based |
|  |     |      | Synthesis      |
|  |     |      | execution      |
|  |     |      | skipped.       |
| SYNTH-2 |Info |    1 |Done            |
|  |     |      | synthesizing.  |
| SYNTH-4 |Info |    1 |Mapping.        |
| TIM-501 |Info |    1 |Resetting the   |
|  |     |      | break_timing_p |
|  |     |      | aths attribute |
|  |     |      | of a pin       |
|  |     |      | removes        |
|  |     |      | exceptions set |
|  |     |      | on the pin.    |
|  |     |      | break_timing_p |
|  |     |      | aths attribute |
|  |     |      | has default    |
|  |     |      | value of false |
|  |     |      | and can be     |
|  |     |      | reset to other |
|  |     |      | values either  |
|  |     |      | false or       |
|  |     |      | clock_gating   |
|  |     |      | depends on the |
|  |     |      | enable signal. |
|  |     |      |Do the analysis |
|  |     |      | and apply the  |
|  |     |      | case analysis  |
|  |     |      | on the pin     |
|  |     |      | whether you    |
|  |     |      | want to break  |
|  |     |      | the timing     |
|  |     |      | paths or not   |
| TUI-58 |Info |    1 |Removed object. |
----------------------------------
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:  -148 ps
Target path end-point (Pin: cs_registers_i/mcycle_counter_i_counter_q_reg[63]/d)

Cost Group 'cg_enable_group_clk_i' target slack:  -166 ps
Target path end-point (Pin: if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E (CKLNQD12BWP12T40M1P/E))

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 24 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                42432     -406 
            Worst cost_group: cg_enable_group_clk_i, WNS: -232.5
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E

               Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------------
    cg_enable_group_clk_i              -166     -232      -3%     2000 
                    clk_i              -148     -174      -1%     2000 

 
Global incremental target info
==============================
Cost Group 'clk_i' target slack:  -167 ps
Target path end-point (Pin: gen_regfile_ff.register_file_i/rf_reg_q_reg[479]/D (DFCNQD1BWP12T40M1P/D))

Cost Group 'cg_enable_group_clk_i' target slack:  -221 ps
Target path end-point (Pin: if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E (CKLNQD12BWP12T40M1P/E))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------
|  Id  |Sev  |Count |Message Text |
-----------------------------------
| PA-7 |Info |   96 |Resetting    |
|      |     |      | power       |
|      |     |      | analysis    |
|      |     |      | results.    |
|      |     |      |All computed |
|      |     |      | switching   |
|      |     |      | activities  |
|      |     |      | are         |
|      |     |      | removed.    |
-----------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               35081     -464 
            Worst cost_group: cg_enable_group_clk_i, WNS: -263.0
            Path: if_stage_i/instr_valid_id_q_reg/CP -->
                    if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/E

               Cost Group            Target    Slack    Diff.  Constr.
----------------------------------------------------------------------
    cg_enable_group_clk_i              -221     -263      -2%     2000 
                    clk_i              -167     -201      -2%     2000 


Test connection status for design: ibex_core
============================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1919        1        100.0
Excluded from State Retention    1919        1        100.0
    - Will not convert           1919        1        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1919        1        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 160, CPU_Time 165.92071699999974
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  55.0( 55.5) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.3(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:19(00:05:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:38:40 (Aug09) |   1.17 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:20(00:05:09) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:38:41 (Aug09) |   1.17 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:06(00:07:49) |  00:02:45(00:02:40) |  44.2( 44.0) |   18:41:21 (Aug09) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ibex_core/fv_map.fv.json' for netlist 'fv/ibex_core/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ibex_core/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 7, CPU_Time 6.675795000000107
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  54.1( 54.4) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.3(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:19(00:05:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:38:40 (Aug09) |   1.17 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:20(00:05:09) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:38:41 (Aug09) |   1.17 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:06(00:07:49) |  00:02:45(00:02:40) |  43.4( 43.1) |   18:41:21 (Aug09) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:12(00:07:56) |  00:00:06(00:00:07) |   1.7(  1.9) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.6896070000000236
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  54.0( 54.4) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.3(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:19(00:05:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:38:40 (Aug09) |   1.17 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:20(00:05:09) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:38:41 (Aug09) |   1.17 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:06(00:07:49) |  00:02:45(00:02:40) |  43.3( 43.1) |   18:41:21 (Aug09) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:12(00:07:56) |  00:00:06(00:00:07) |   1.7(  1.9) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:13(00:07:56) |  00:00:00(00:00:00) |   0.2(  0.0) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/ibex_core ... 


Test connection status for design: ibex_core
============================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from /designs/ibex_core
Clock-gating declone status
===========================
Total number of clock-gating instances before: 64
Total number of clock-gating instances after : 64
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  53.7( 54.2) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.3(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:19(00:05:08) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:38:40 (Aug09) |   1.17 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:20(00:05:09) |  00:00:01(00:00:01) |   0.3(  0.3) |   18:38:41 (Aug09) |   1.17 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:06(00:07:49) |  00:02:45(00:02:40) |  43.1( 42.9) |   18:41:21 (Aug09) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:12(00:07:56) |  00:00:06(00:00:07) |   1.7(  1.9) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:13(00:07:56) |  00:00:00(00:00:00) |   0.2(  0.0) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:15(00:07:58) |  00:00:02(00:00:02) |   0.5(  0.5) |   18:41:30 (Aug09) |   1.17 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 35068     -530   -170085         0        0
            Worst cost_group: clk_i, WNS: -275.0
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                35068     -530   -170085         0        0      38180 
            Worst cost_group: clk_i, WNS: -275.0
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35292     -356   -139716         0        0      38530 
            Worst cost_group: clk_i, WNS: -274.5
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35443     -315   -134547         0        0      38773 
            Worst cost_group: clk_i, WNS: -271.3
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35510     -298   -131221         0        0      38890 
            Worst cost_group: clk_i, WNS: -271.3
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35609     -284   -129066         0        0      39030 
            Worst cost_group: clk_i, WNS: -267.8
            Path: if_stage_i/instr_rdata_id_o_reg[21]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35643     -279   -129778         0        0      39084 
            Worst cost_group: clk_i, WNS: -267.8
            Path: if_stage_i/instr_rdata_id_o_reg[21]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35648     -278   -127904         0        0      39092 
            Worst cost_group: clk_i, WNS: -267.8
            Path: if_stage_i/instr_rdata_id_o_reg[21]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35661     -276   -128283         0        0      39117 
            Worst cost_group: clk_i, WNS: -267.8
            Path: if_stage_i/instr_rdata_id_o_reg[21]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35692     -271   -126843         0        0      39159 
            Worst cost_group: clk_i, WNS: -267.8
            Path: if_stage_i/instr_rdata_id_o_reg[21]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                35698     -270   -126688         0        0      39170 
            Worst cost_group: clk_i, WNS: -267.6
            Path: if_stage_i/instr_rdata_id_o_reg[21]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[189]/D
 incr_delay                36055     -102    -45868         0        0      39819 
            Worst cost_group: clk_i, WNS: -99.9
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D
 incr_delay                36275      -81    -35573         0        0      40200 
            Worst cost_group: clk_i, WNS: -78.9
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D
 incr_delay                36420      -69    -29642         0        0      40489 
            Worst cost_group: clk_i, WNS: -66.6
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_delay                36436      -67    -28652         0        0      40528 
            Worst cost_group: clk_i, WNS: -64.8
            Path: if_stage_i/instr_rdata_id_o_reg[17]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_delay                36480      -61    -25177         0        0      40612 
            Worst cost_group: clk_i, WNS: -59.0
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_delay                36511      -58    -23583         0        0      40672 
            Worst cost_group: clk_i, WNS: -56.1
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_delay                36524      -57    -23201         0        0      40694 
            Worst cost_group: clk_i, WNS: -54.9
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      6390  (     2819 /     2977 )  72.30
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       827  (        0 /        0 )  0.00
    plc_st_fence       827  (        0 /        0 )  0.00
        plc_star       827  (        0 /        0 )  0.00
      plc_laf_st       827  (        0 /        0 )  0.00
 plc_laf_st_fence       827  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt      1454  (      110 /      123 )  7.35
   plc_laf_lo_st       806  (        0 /        0 )  0.00
       plc_lo_st       806  (        0 /        0 )  0.00
        mb_split       806  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_tns                  36524      -57    -23201         0        0      40694 
            Worst cost_group: clk_i, WNS: -54.9
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_tns                  36674      -52     -9330       195        0      41222 
            Worst cost_group: clk_i, WNS: -52.4
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_tns                  36674      -52     -9330       195        0      41222 
            Worst cost_group: clk_i, WNS: -52.4
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       628  (      101 /      213 )  3.76
   plc_laf_lo_st       527  (        0 /        0 )  0.00
       plc_lo_st       527  (        0 /        0 )  0.00
            fopt       527  (        0 /        0 )  0.07
       crit_dnsz      1475  (       82 /      297 )  4.80
             dup       445  (        0 /        0 )  0.03
        setup_dn       445  (       12 /       12 )  5.26
        mb_split       433  (        0 /        0 )  0.01

PBS_TechMap-Postmap Cleanup - Elapsed_Time 98, CPU_Time 109.56778299999962
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  41.8( 42.9) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.2(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:19(00:05:08) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:38:40 (Aug09) |   1.17 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:20(00:05:09) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:38:41 (Aug09) |   1.17 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:06(00:07:49) |  00:02:45(00:02:40) |  33.6( 34.0) |   18:41:21 (Aug09) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:12(00:07:56) |  00:00:06(00:00:07) |   1.3(  1.5) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:13(00:07:56) |  00:00:00(00:00:00) |   0.1(  0.0) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:15(00:07:58) |  00:00:02(00:00:02) |   0.4(  0.4) |   18:41:30 (Aug09) |   1.17 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:09:05(00:09:36) |  00:01:49(00:01:38) |  22.2( 20.8) |   18:43:08 (Aug09) |   1.18 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:35:17 (Aug09) |  729.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:17(00:05:07) |  00:03:26(00:03:22) |  41.8( 42.9) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:18(00:05:07) |  00:00:01(00:00:00) |   0.2(  0.0) |   18:38:39 (Aug09) |   1.18 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:19(00:05:08) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:38:40 (Aug09) |   1.17 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:20(00:05:09) |  00:00:01(00:00:01) |   0.2(  0.2) |   18:38:41 (Aug09) |   1.17 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:06(00:07:49) |  00:02:45(00:02:40) |  33.6( 34.0) |   18:41:21 (Aug09) |   1.18 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:12(00:07:56) |  00:00:06(00:00:07) |   1.3(  1.5) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:13(00:07:56) |  00:00:00(00:00:00) |   0.1(  0.0) |   18:41:28 (Aug09) |   1.17 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:15(00:07:58) |  00:00:02(00:00:02) |   0.4(  0.4) |   18:41:30 (Aug09) |   1.17 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:09:05(00:09:36) |  00:01:49(00:01:38) |  22.2( 20.8) |   18:43:08 (Aug09) |   1.18 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:09:05(00:09:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:43:08 (Aug09) |   1.18 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     19714     98136      1166
##>M:Pre Cleanup                        1         -         -     19714     98136      1166
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      7         -         -     13776     35081      1169
##>M:Const Prop                         0      -263    128881     13776     35081      1169
##>M:Cleanup                           98       -52      9330     14105     36674      1181
##>M:MBCI                               0         -         -     14105     36674      1181
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             161
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      268
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ibex_core'.
  Setting attribute of root '/': 'syn_opt_effort' = medium
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP12T40M1P.
        : Ignoring the earlier when conditions and using the latest condition.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP12T40M1P.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP12T40M1P.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP12T40M1P.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD1BWP12T40M1P.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD3BWP12T40M1P.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP12T40M1P.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD2BWP12T40M1P.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD0BWP12T40M1P.
Library based partitioning cannot be done as either there is a single library or there are no cells to partition.
Info    : Leakage power optimization was enabled, but single Vth class seems to be used as leakage properties of the given libraries look too similar. [POPT-507]
        : Leakage power effort is set but library domain '_default_' seems to have too few Vth classes.
        : The tool tries to classify the given libraries into different Vth classes. If the leakage properties of the given libraries are too similar then the tool considers all libraries to be of the same Vth class.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ibex_core' using 'medium' effort.

Test connection status for design: ibex_core
============================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from /designs/ibex_core
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Clock-gating instances are decloned. [POPT-56]
        : New decloned instance is cs_registers_i/RC_CG_DECLONE_HIER_INST 
            Old instances were:
           cs_registers_i/RC_CG_HIER_INST8
           cs_registers_i/u_mstack_epc_csr_RC_CG_HIER_INST15
        : See the Genus Low Power manual for more information on Clock-gating decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 64
Total number of clock-gating instances after : 63
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_iopt                 36664      -52     -9330       195        0      41202 
            Worst cost_group: clk_i, WNS: -52.4
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
-------------------------------------------------------------------------------
 const_prop                36660      -52     -9330       195        0      41201 
            Worst cost_group: clk_i, WNS: -52.4
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 simp_cc_inputs            36588      -52     -9089       195        0      41192 
            Worst cost_group: clk_i, WNS: -52.3
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                36588      -52     -9089       195        0      41192 
            Worst cost_group: clk_i, WNS: -52.3
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D
 incr_delay                36643      -42     -9390       195        0      41309 
            Worst cost_group: clk_i, WNS: -42.7
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D
 incr_delay                36654      -41     -8770       195        0      41336 
            Worst cost_group: clk_i, WNS: -41.0
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       750  (      148 /      163 )  4.80
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       124  (        0 /        0 )  0.00
    plc_st_fence       124  (        0 /        0 )  0.00
        plc_star       124  (        0 /        0 )  0.00
      plc_laf_st       124  (        0 /        0 )  0.00
 plc_laf_st_fence       124  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       124  (        0 /        0 )  0.00
       plc_lo_st       124  (        0 /        0 )  0.00
            fopt       124  (        0 /        0 )  0.01
       crit_dnsz       754  (       27 /       27 )  1.69
             dup       124  (        0 /        0 )  0.01
            fopt       147  (        3 /        5 )  0.60
        setup_dn       162  (        6 /        6 )  1.48
         buf2inv       124  (        0 /        0 )  0.00
        mb_split       124  (        0 /        0 )  0.00
             exp        34  (        1 /       32 )  2.16
       gate_deco        46  (        0 /        0 )  2.18
       gcomp_tim       182  (        2 /        2 )  1.39
  inv_pair_2_buf       171  (        0 /        0 )  0.00

 init_drc                  36654      -41     -8770       195        0      41336 
            Worst cost_group: clk_i, WNS: -41.0
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D
 incr_max_trans            36656      -41     -8770         0        0      41342 
            Worst cost_group: clk_i, WNS: -41.0
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
        drc_bufs         2  (        1 /        1 )  0.03
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  36656      -41     -8770         0        0      41342 
            Worst cost_group: clk_i, WNS: -41.0
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[57]/D
 incr_tns                  36690      -37     -6839         0        0      41480 
            Worst cost_group: clk_i, WNS: -37.8
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 incr_tns                  36690      -37     -6839         0        0      41480 
            Worst cost_group: clk_i, WNS: -37.8
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       594  (       37 /      130 )  3.07
   plc_laf_lo_st       557  (        0 /        0 )  0.00
       plc_lo_st       557  (        0 /        0 )  0.00
            fopt       557  (        0 /        0 )  0.05
       crit_dnsz      1212  (      110 /      246 )  3.90
             dup       447  (        0 /        0 )  0.03
        setup_dn       447  (        3 /        3 )  3.93
         buf2inv       444  (        0 /        0 )  0.00
        mb_split       444  (        0 /        0 )  0.01

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                36690      -37     -6839         0        0      41480 
            Worst cost_group: clk_i, WNS: -37.8
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 p_rem_buf                 36674      -37     -6839         0        0      41450 
            Worst cost_group: clk_i, WNS: -37.8
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 p_rem_inv                 36576      -37     -6644         0        0      41316 
            Worst cost_group: clk_i, WNS: -37.7
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 p_merge_bi                36521      -37     -6521         0        0      41257 
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i/instr_rdata_id_o_reg[16]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 p_merge_bi                36517      -37     -6521         0        0      41252 
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i/instr_rdata_id_o_reg[16]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 io_phase                  36488      -37     -6516         0        0      41223 
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i/instr_rdata_id_o_reg[16]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 gate_comp                 36413      -37     -6438         0        0      41205 
            Worst cost_group: clk_i, WNS: -37.0
            Path: if_stage_i/instr_rdata_id_o_reg[16]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 glob_power                36299      -35     -5911         0        0      40725 
            Worst cost_group: clk_i, WNS: -35.8
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 power_down                35754      -31     -5843         0        0      39123 
            Worst cost_group: clk_i, WNS: -31.9
            Path: if_stage_i/instr_rdata_id_o_reg[18]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 size_n_buf                35723      -31     -5844         0        0      38974 
            Worst cost_group: clk_i, WNS: -31.9
            Path: if_stage_i/instr_rdata_id_o_reg[18]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 p_rem_buf                 35691      -31     -5843         0        0      38937 
            Worst cost_group: clk_i, WNS: -31.9
            Path: if_stage_i/instr_rdata_id_o_reg[18]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 p_rem_inv                 35684      -31     -5837         0        0      38929 
            Worst cost_group: clk_i, WNS: -31.9
            Path: if_stage_i/instr_rdata_id_o_reg[18]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 p_merge_bi                35674      -31     -5516         0        0      38919 
            Worst cost_group: clk_i, WNS: -31.9
            Path: if_stage_i/instr_rdata_id_o_reg[18]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf        53  (       14 /       26 )  0.40
       p_rem_inv       350  (      124 /      165 )  2.12
      p_merge_bi       243  (       88 /      179 )  2.52
        io_phase       471  (       23 /       32 )  1.99
       gate_comp      3813  (       81 /      212 )  20.45
       gcomp_mog        39  (        0 /        0 )  2.44
      glob_power       106  (      102 /      106 )  12.63
      power_down      1685  (      943 /     1062 )  23.33
      size_n_buf        42  (       10 /       31 )  3.73
       p_rem_buf        66  (       33 /       38 )  0.39
       p_rem_inv       191  (       10 /       38 )  1.31
      p_merge_bi       142  (       13 /       86 )  1.66

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                35674      -31     -5516         0        0      38919 
            Worst cost_group: clk_i, WNS: -31.9
            Path: if_stage_i/instr_rdata_id_o_reg[18]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 incr_delay                35763      -18     -3127         0        0      39087 
            Worst cost_group: clk_i, WNS: -18.2
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_delay                35844      -12     -2066         0        0      39247 
            Worst cost_group: clk_i, WNS: -12.6
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_delay                35887      -10     -1568         0        0      39330 
            Worst cost_group: clk_i, WNS: -10.0
            Path: if_stage_i/instr_rdata_id_o_reg[16]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_delay                35945       -6      -948         0        0      39453 
            Worst cost_group: clk_i, WNS: -6.4
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 incr_delay                35963       -5      -853         0        0      39477 
            Worst cost_group: clk_i, WNS: -5.8
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[54]/D
 incr_delay                35993       -3      -524         0        0      39537 
            Worst cost_group: clk_i, WNS: -3.7
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      2104  (      555 /      632 )  25.14
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       287  (        0 /        0 )  0.00
    plc_st_fence       287  (        0 /        0 )  0.00
        plc_star       287  (        0 /        0 )  0.00
      plc_laf_st       287  (        0 /        0 )  0.00
 plc_laf_st_fence       287  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       287  (        0 /        0 )  0.00
       plc_lo_st       287  (        0 /        0 )  0.00
            fopt       287  (        0 /        0 )  0.02
       crit_dnsz       751  (        7 /        7 )  1.25
             dup       295  (        1 /        1 )  0.04
            fopt       544  (       27 /       35 )  2.68
        setup_dn       293  (        0 /        0 )  3.92
         buf2inv       293  (        0 /        0 )  0.00
        mb_split       293  (        0 /        0 )  0.00
             exp        42  (        5 /       40 )  3.04
       gate_deco       118  (        0 /        0 )  5.10
       gcomp_tim       611  (       10 /       11 )  4.77
  inv_pair_2_buf       590  (        0 /        0 )  0.00

 init_drc                  35993       -3      -524         0        0      39537 
            Worst cost_group: clk_i, WNS: -3.7
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                35993       -3      -524         0        0      39537 
            Worst cost_group: clk_i, WNS: -3.7
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 p_rem_buf                 35987       -3      -524         0        0      39519 
            Worst cost_group: clk_i, WNS: -3.7
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 p_rem_inv                 35978       -3      -514         0        0      39507 
            Worst cost_group: clk_i, WNS: -3.7
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 p_merge_bi                35954       -3      -514         0        0      39481 
            Worst cost_group: clk_i, WNS: -3.7
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 io_phase                  35951       -3      -506         0        0      39472 
            Worst cost_group: clk_i, WNS: -3.7
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 gate_comp                 35936       -3      -506         0        0      39464 
            Worst cost_group: clk_i, WNS: -3.7
            Path: if_stage_i/instr_rdata_id_o_reg[23]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 glob_power                35853       -3      -375         0        0      39229 
            Worst cost_group: clk_i, WNS: -3.3
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 power_down                34428       -1      -166         0        0      36975 
            Worst cost_group: clk_i, WNS: -1.7
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D
 size_n_buf                34426       -1      -166         0        0      36957 
            Worst cost_group: clk_i, WNS: -1.7
            Path: if_stage_i/instr_rdata_id_o_reg[22]/CP -->
                    gen_regfile_ff.register_file_i/rf_reg_q_reg[56]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf        37  (        6 /       10 )  0.26
       p_rem_inv       220  (       12 /       17 )  0.87
      p_merge_bi       142  (       33 /       64 )  1.19
        io_phase       434  (        1 /        2 )  1.65
       gate_comp      3693  (       14 /       75 )  18.32
       gcomp_mog        38  (        0 /        0 )  2.25
      glob_power       107  (      104 /      107 )  12.09
      power_down      1489  (      511 /      555 )  17.62
      size_n_buf        13  (        2 /        9 )  1.04

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------
| 0 ... |0 ... |Count |   Message Text    |
---------------------------------
| CFM-1 |Info |    1 |Wrote dofile.      |
| CFM-5 |Info |    1 |Wrote formal       |
|  | |      | verification      |
|  | |      | information.      |
| CPI-506 |Warning |    1 |Command            |
|  | |      | 'commit_power_int |
|  | |      | ent' cannot       |
|  | |      | proceed as there  |
|  | |      | is no power       |
|  | |      | intent loaded.    |
| LBR-96 |Warning |    9 |Duplicate when     |
|  | |      | conditions found. |
|  | |      |Ignoring the       |
|  | |      | earlier when      |
|  | |      | conditions and    |
|  | |      | using the latest  |
|  | |      | condition.        |
| PA-7 |Info |    4 |Resetting power    |
|  | |      | analysis results. |
|  | |      |All computed       |
|  | |      | switching         |
|  | |      | activities are    |
|  | |      | removed.          |
| POPT-56 |Info |    1 |Clock-gating       |
|  | |      | instances are     |
|  | |      | decloned.         |
|  | |      |See the Genus Low  |
|  | |      | Power manual for  |
|  | |      | more information  |
|  | |      | on Clock-gating   |
|  | |      | decloning.        |
| POPT-96 |Info |    3 |One or more cost   |
|  | |      | groups were       |
|  | |      | automatically     |
|  | |      | created for clock |
|  | |      | gate enable       |
|  | |      | paths.            |
|  | |      |This feature can   |
|  | |      | be disabled by    |
|  | |      | setting the       |
|  | |      | attribute         |
|  | |      | lp_clock_gating_a |
|  | |      | uto_cost_grouping |
|  | |      | false.            |
| POPT-507 |Info |    1 |Leakage power      |
|  | |      | optimization was  |
|  | |      | enabled, but      |
|  | |      | single Vth class  |
|  | |      | seems to be used  |
|  | |      | as leakage        |
|  | |      | properties of the |
|  | |      | given libraries   |
|  | |      | look too similar. |
|  | |      |The tool tries to  |
|  | |      | classify the      |
|  | |      | given libraries   |
|  | |      | into different    |
|  | |      | Vth classes. If   |
|  | |      | the leakage       |
|  | |      | properties of the |
|  | |      | given libraries   |
|  | |      | are too similar   |
|  | |      | then the tool     |
|  | |      | considers all     |
|  | |      | libraries to be   |
|  | |      | of the same Vth   |
|  | |      | class.            |
| SYNTH-5 |Info |    1 |Done mapping.      |
| SYNTH-7 |Info |    1 |Incrementally      |
|  | |      | optimizing.       |
| TIM-501 |Info |    2 |Resetting the      |
|  | |      | break_timing_path |
|  | |      | s attribute of a  |
|  | |      | pin removes       |
|  | |      | exceptions set on |
|  | |      | the pin.          |
|  | |      | break_timing_path |
|  | |      | s attribute has   |
|  | |      | default value of  |
|  | |      | false and can be  |
|  | |      | reset to other    |
|  | |      | values either     |
|  | |      | false or          |
|  | |      | clock_gating      |
|  | |      | depends on the    |
|  | |      | enable signal.    |
|  | |      |Do the analysis    |
|  | |      | and apply the     |
|  | |      | case analysis on  |
|  | |      | the pin whether   |
|  | |      | you want to break |
|  | |      | the timing paths  |
|  | |      | or not            |
| TUI-58 |Info |    2 |Removed object.    |
---------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ibex_core'.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : ibex_core
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0


Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   7%  14%  22%  29%  36%  44%  51%  58%  66%  73%  81%  92% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/power_ibex_core.rpt
Finished SDC export (command execution time mm:ss (real) = 00:01).
legacy_genus:/> gui_show
legacy_genus:/> exit

Lic Summary:
[18:56:07.454777] Cdslmd servers: item0096
[18:56:07.454803] Feature usage summary:
[18:56:07.454803] Genus_Synthesis

Normal exit.