#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000253228ba4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000253228bf390 .scope module, "quantum_gate_core_tb" "quantum_gate_core_tb" 3 9;
 .timescale -9 -12;
P_00000253228ab8c0 .param/l "AMPLITUDE_WIDTH" 0 3 13, +C4<00000000000000000000000000100000>;
P_00000253228ab8f8 .param/l "CLK_PERIOD" 0 3 15, +C4<00000000000000000000000000001010>;
P_00000253228ab930 .param/l "NUM_QUBITS" 0 3 12, +C4<00000000000000000000000000000011>;
P_00000253228ab968 .param/l "PARALLEL_UNITS" 0 3 14, +C4<00000000000000000000000000000100>;
v000002532291dfb0_0 .array/port v000002532291dfb0, 0;
L_0000025322899640 .functor BUFZ 32, v000002532291dfb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_1 .array/port v000002532291dfb0, 1;
L_0000025322899250 .functor BUFZ 32, v000002532291dfb0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_2 .array/port v000002532291dfb0, 2;
L_00000253228999c0 .functor BUFZ 32, v000002532291dfb0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_3 .array/port v000002532291dfb0, 3;
L_0000025322898bc0 .functor BUFZ 32, v000002532291dfb0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_4 .array/port v000002532291dfb0, 4;
L_00000253228995d0 .functor BUFZ 32, v000002532291dfb0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_5 .array/port v000002532291dfb0, 5;
L_0000025322898c30 .functor BUFZ 32, v000002532291dfb0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_6 .array/port v000002532291dfb0, 6;
L_0000025322898e60 .functor BUFZ 32, v000002532291dfb0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_7 .array/port v000002532291dfb0, 7;
L_0000025322899330 .functor BUFZ 32, v000002532291dfb0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_8 .array/port v000002532291dfb0, 8;
L_0000025322898df0 .functor BUFZ 32, v000002532291dfb0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_9 .array/port v000002532291dfb0, 9;
L_00000253228994f0 .functor BUFZ 32, v000002532291dfb0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_10 .array/port v000002532291dfb0, 10;
L_0000025322898ed0 .functor BUFZ 32, v000002532291dfb0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_11 .array/port v000002532291dfb0, 11;
L_0000025322899090 .functor BUFZ 32, v000002532291dfb0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_12 .array/port v000002532291dfb0, 12;
L_0000025322899100 .functor BUFZ 32, v000002532291dfb0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_13 .array/port v000002532291dfb0, 13;
L_00000253228991e0 .functor BUFZ 32, v000002532291dfb0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_14 .array/port v000002532291dfb0, 14;
L_00000253228996b0 .functor BUFZ 32, v000002532291dfb0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002532291dfb0_15 .array/port v000002532291dfb0, 15;
L_0000025322899170 .functor BUFZ 32, v000002532291dfb0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_0 .array/port v0000025322911bc0, 0;
L_0000025322899720 .functor BUFZ 32, v0000025322911bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_1 .array/port v0000025322911bc0, 1;
L_00000253228992c0 .functor BUFZ 32, v0000025322911bc0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_2 .array/port v0000025322911bc0, 2;
L_00000253228993a0 .functor BUFZ 32, v0000025322911bc0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_3 .array/port v0000025322911bc0, 3;
L_0000025322899790 .functor BUFZ 32, v0000025322911bc0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_4 .array/port v0000025322911bc0, 4;
L_0000025322899480 .functor BUFZ 32, v0000025322911bc0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_5 .array/port v0000025322911bc0, 5;
L_0000025322899800 .functor BUFZ 32, v0000025322911bc0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_6 .array/port v0000025322911bc0, 6;
L_0000025322899560 .functor BUFZ 32, v0000025322911bc0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_7 .array/port v0000025322911bc0, 7;
L_0000025322899870 .functor BUFZ 32, v0000025322911bc0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_8 .array/port v0000025322911bc0, 8;
L_00000253228998e0 .functor BUFZ 32, v0000025322911bc0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_9 .array/port v0000025322911bc0, 9;
L_0000025322899950 .functor BUFZ 32, v0000025322911bc0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_10 .array/port v0000025322911bc0, 10;
L_0000025322e9e9c0 .functor BUFZ 32, v0000025322911bc0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_11 .array/port v0000025322911bc0, 11;
L_0000025322ee8310 .functor BUFZ 32, v0000025322911bc0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_12 .array/port v0000025322911bc0, 12;
L_0000025322ee88c0 .functor BUFZ 32, v0000025322911bc0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_13 .array/port v0000025322911bc0, 13;
L_0000025322ee83f0 .functor BUFZ 32, v0000025322911bc0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_14 .array/port v0000025322911bc0, 14;
L_0000025322ee8c40 .functor BUFZ 32, v0000025322911bc0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025322911bc0_15 .array/port v0000025322911bc0, 15;
L_0000025322ee8150 .functor BUFZ 32, v0000025322911bc0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000253229137e0_0 .var "clk", 0 0;
v0000025322911a80_0 .net "gate_done", 0 0, L_000002532291f810;  1 drivers
v0000025322911bc0 .array "gate_matrix_im", 15 0, 31 0;
v000002532291dfb0 .array "gate_matrix_re", 15 0, 31 0;
v000002532291ea50_0 .var "gate_size", 1 0;
v000002532291e190_0 .var "gate_start", 0 0;
v000002532291e050_0 .var "qubit_mask", 2 0;
v000002532291ddd0_0 .var "rst_n", 0 0;
v000002532291f3b0_0 .net "sv_addr", 2 0, L_0000025322899410;  1 drivers
v000002532291de70_0 .var "sv_read_data_im", 31 0;
v000002532291e5f0_0 .var "sv_read_data_re", 31 0;
v000002532291ec30_0 .net "sv_write_data_im", 31 0, v0000025322912d40_0;  1 drivers
v000002532291e910_0 .net "sv_write_data_re", 31 0, v00000253229119e0_0;  1 drivers
v000002532291f630_0 .net "sv_write_en", 0 0, L_000002532291f770;  1 drivers
E_00000253228b27a0 .event anyedge, v00000253229132e0_0;
S_00000253228bf520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 74, 3 74 0, S_00000253228bf390;
 .timescale -9 -12;
v00000253228baed0_0 .var/2s "i", 31 0;
S_0000025322889560 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 110, 3 110 0, S_00000253228bf390;
 .timescale -9 -12;
v00000253228bb6f0_0 .var/2s "i", 31 0;
S_00000253228896f0 .scope module, "dut" "quantum_gate_core" 3 40, 4 14 0, S_00000253228bf390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "gate_start";
    .port_info 3 /INPUT 2 "gate_size";
    .port_info 4 /INPUT 3 "qubit_mask";
    .port_info 5 /OUTPUT 1 "gate_done";
    .port_info 6 /INPUT 512 "gate_matrix_re";
    .port_info 7 /INPUT 512 "gate_matrix_im";
    .port_info 8 /OUTPUT 3 "sv_addr";
    .port_info 9 /OUTPUT 1 "sv_write_en";
    .port_info 10 /OUTPUT 32 "sv_write_data_re";
    .port_info 11 /OUTPUT 32 "sv_write_data_im";
    .port_info 12 /INPUT 32 "sv_read_data_re";
    .port_info 13 /INPUT 32 "sv_read_data_im";
P_00000253228ba680 .param/l "AMPLITUDE_WIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
P_00000253228ba6b8 .param/l "NUM_QUBITS" 0 4 15, +C4<00000000000000000000000000000011>;
P_00000253228ba6f0 .param/l "PARALLEL_UNITS" 0 4 17, +C4<00000000000000000000000000000100>;
enum000002532289a5b0 .enum4 (3)
   "IDLE" 3'b000,
   "READ_AMPLITUDES" 3'b001,
   "COMPUTE" 3'b010,
   "WRITE_RESULTS" 3'b011,
   "DONE" 3'b100
 ;
L_0000025322899410 .functor BUFZ 3, v0000025322912480_0, C4<000>, C4<000>, C4<000>;
L_0000025322ea0088 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000025322912de0_0 .net/2u *"_ivl_2", 2 0, L_0000025322ea0088;  1 drivers
L_0000025322ea00d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000025322913060_0 .net/2u *"_ivl_6", 2 0, L_0000025322ea00d0;  1 drivers
v0000025322912200 .array "amplitude_cache_im", 15 0, 31 0;
v0000025322913560 .array "amplitude_cache_re", 15 0, 31 0;
v0000025322913600_0 .net "clk", 0 0, v00000253229137e0_0;  1 drivers
v0000025322912020_0 .var "compute_idx", 3 0;
v0000025322912480_0 .var "current_addr", 2 0;
v00000253229125c0_0 .var "gate_dim", 3 0;
v00000253229132e0_0 .net "gate_done", 0 0, L_000002532291f810;  alias, 1 drivers
v0000025322912b60 .array "gate_matrix_im", 15 0;
v0000025322912b60_0 .net v0000025322912b60 0, 31 0, L_0000025322899720; 1 drivers
v0000025322912b60_1 .net v0000025322912b60 1, 31 0, L_00000253228992c0; 1 drivers
v0000025322912b60_2 .net v0000025322912b60 2, 31 0, L_00000253228993a0; 1 drivers
v0000025322912b60_3 .net v0000025322912b60 3, 31 0, L_0000025322899790; 1 drivers
v0000025322912b60_4 .net v0000025322912b60 4, 31 0, L_0000025322899480; 1 drivers
v0000025322912b60_5 .net v0000025322912b60 5, 31 0, L_0000025322899800; 1 drivers
v0000025322912b60_6 .net v0000025322912b60 6, 31 0, L_0000025322899560; 1 drivers
v0000025322912b60_7 .net v0000025322912b60 7, 31 0, L_0000025322899870; 1 drivers
v0000025322912b60_8 .net v0000025322912b60 8, 31 0, L_00000253228998e0; 1 drivers
v0000025322912b60_9 .net v0000025322912b60 9, 31 0, L_0000025322899950; 1 drivers
v0000025322912b60_10 .net v0000025322912b60 10, 31 0, L_0000025322e9e9c0; 1 drivers
v0000025322912b60_11 .net v0000025322912b60 11, 31 0, L_0000025322ee8310; 1 drivers
v0000025322912b60_12 .net v0000025322912b60 12, 31 0, L_0000025322ee88c0; 1 drivers
v0000025322912b60_13 .net v0000025322912b60 13, 31 0, L_0000025322ee83f0; 1 drivers
v0000025322912b60_14 .net v0000025322912b60 14, 31 0, L_0000025322ee8c40; 1 drivers
v0000025322912b60_15 .net v0000025322912b60 15, 31 0, L_0000025322ee8150; 1 drivers
v0000025322912660 .array "gate_matrix_re", 15 0;
v0000025322912660_0 .net v0000025322912660 0, 31 0, L_0000025322899640; 1 drivers
v0000025322912660_1 .net v0000025322912660 1, 31 0, L_0000025322899250; 1 drivers
v0000025322912660_2 .net v0000025322912660 2, 31 0, L_00000253228999c0; 1 drivers
v0000025322912660_3 .net v0000025322912660 3, 31 0, L_0000025322898bc0; 1 drivers
v0000025322912660_4 .net v0000025322912660 4, 31 0, L_00000253228995d0; 1 drivers
v0000025322912660_5 .net v0000025322912660 5, 31 0, L_0000025322898c30; 1 drivers
v0000025322912660_6 .net v0000025322912660 6, 31 0, L_0000025322898e60; 1 drivers
v0000025322912660_7 .net v0000025322912660 7, 31 0, L_0000025322899330; 1 drivers
v0000025322912660_8 .net v0000025322912660 8, 31 0, L_0000025322898df0; 1 drivers
v0000025322912660_9 .net v0000025322912660 9, 31 0, L_00000253228994f0; 1 drivers
v0000025322912660_10 .net v0000025322912660 10, 31 0, L_0000025322898ed0; 1 drivers
v0000025322912660_11 .net v0000025322912660 11, 31 0, L_0000025322899090; 1 drivers
v0000025322912660_12 .net v0000025322912660 12, 31 0, L_0000025322899100; 1 drivers
v0000025322912660_13 .net v0000025322912660 13, 31 0, L_00000253228991e0; 1 drivers
v0000025322912660_14 .net v0000025322912660 14, 31 0, L_00000253228996b0; 1 drivers
v0000025322912660_15 .net v0000025322912660 15, 31 0, L_0000025322899170; 1 drivers
v00000253229127a0_0 .net "gate_size", 1 0, v000002532291ea50_0;  1 drivers
v00000253229136a0_0 .net "gate_start", 0 0, v000002532291e190_0;  1 drivers
v0000025322913380_0 .var "next_state", 2 0;
v0000025322912700_0 .net "qubit_mask", 2 0, v000002532291e050_0;  1 drivers
v0000025322912840 .array "result_im", 3 0;
v0000025322912840_0 .net v0000025322912840 0, 31 0, v00000253228bb290_0; 1 drivers
v0000025322912840_1 .net v0000025322912840 1, 31 0, v00000253228bba10_0; 1 drivers
v0000025322912840_2 .net v0000025322912840 2, 31 0, v0000025322911c60_0; 1 drivers
v0000025322912840_3 .net v0000025322912840 3, 31 0, v0000025322913240_0; 1 drivers
v0000025322911da0 .array "result_re", 3 0;
v0000025322911da0_0 .net v0000025322911da0 0, 31 0, v00000253228bacf0_0; 1 drivers
v0000025322911da0_1 .net v0000025322911da0 1, 31 0, v00000253228bbab0_0; 1 drivers
v0000025322911da0_2 .net v0000025322911da0 2, 31 0, v0000025322912ca0_0; 1 drivers
v0000025322911da0_3 .net v0000025322911da0 3, 31 0, v00000253229120c0_0; 1 drivers
v00000253229128e0_0 .net "rst_n", 0 0, v000002532291ddd0_0;  1 drivers
v0000025322913420_0 .var "state", 2 0;
v0000025322912980_0 .net "sv_addr", 2 0, L_0000025322899410;  alias, 1 drivers
v0000025322913740_0 .net "sv_read_data_im", 31 0, v000002532291de70_0;  1 drivers
v0000025322912c00_0 .net "sv_read_data_re", 31 0, v000002532291e5f0_0;  1 drivers
v0000025322912d40_0 .var "sv_write_data_im", 31 0;
v00000253229119e0_0 .var "sv_write_data_re", 31 0;
v0000025322912e80_0 .net "sv_write_en", 0 0, L_000002532291f770;  alias, 1 drivers
E_00000253228b26e0/0 .event negedge, v00000253229128e0_0;
E_00000253228b26e0/1 .event posedge, v00000253228bb3d0_0;
E_00000253228b26e0 .event/or E_00000253228b26e0/0, E_00000253228b26e0/1;
E_00000253228b2720/0 .event anyedge, v0000025322913420_0, v00000253229136a0_0, v0000025322912480_0, v00000253229125c0_0;
E_00000253228b2720/1 .event anyedge, v0000025322912020_0;
E_00000253228b2720 .event/or E_00000253228b2720/0, E_00000253228b2720/1;
E_00000253228b2760 .event anyedge, v00000253229127a0_0;
L_000002532291f810 .cmp/eq 3, v0000025322913420_0, L_0000025322ea0088;
L_000002532291f770 .cmp/eq 3, v0000025322913420_0, L_0000025322ea00d0;
S_00000253228845e0 .scope generate, "mult_units[0]" "mult_units[0]" 4 141, 4 141 0, S_00000253228896f0;
 .timescale 0 0;
P_00000253228b28a0 .param/l "i" 0 4 141, +C4<00>;
S_0000025322884770 .scope module, "cmult" "complex_multiplier" 4 144, 4 172 0, S_00000253228845e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a_re";
    .port_info 2 /INPUT 32 "a_im";
    .port_info 3 /INPUT 32 "b_re";
    .port_info 4 /INPUT 32 "b_im";
    .port_info 5 /OUTPUT 32 "result_re";
    .port_info 6 /OUTPUT 32 "result_im";
P_00000253228b2e60 .param/l "WIDTH" 0 4 173, +C4<00000000000000000000000000100000>;
v00000253228bbb50_0 .net "a_im", 31 0, L_0000025322899720;  alias, 1 drivers
v00000253228bbbf0_0 .net "a_re", 31 0, L_0000025322899640;  alias, 1 drivers
v0000025322912200_0 .array/port v0000025322912200, 0;
v00000253228bad90_0 .net "b_im", 31 0, v0000025322912200_0;  1 drivers
v0000025322913560_0 .array/port v0000025322913560, 0;
v00000253228bb790_0 .net "b_re", 31 0, v0000025322913560_0;  1 drivers
v00000253228bb3d0_0 .net "clk", 0 0, v00000253229137e0_0;  alias, 1 drivers
v00000253228bb470_0 .var "mult1", 31 0;
v00000253228bae30_0 .var "mult2", 31 0;
v00000253228bb970_0 .var "mult3", 31 0;
v00000253228bb510_0 .var "mult4", 31 0;
v00000253228bb290_0 .var "result_im", 31 0;
v00000253228bacf0_0 .var "result_re", 31 0;
E_00000253228b28e0 .event posedge, v00000253228bb3d0_0;
S_0000025322e96360 .scope generate, "mult_units[1]" "mult_units[1]" 4 141, 4 141 0, S_00000253228896f0;
 .timescale 0 0;
P_00000253228b2920 .param/l "i" 0 4 141, +C4<01>;
S_0000025322e964f0 .scope module, "cmult" "complex_multiplier" 4 144, 4 172 0, S_0000025322e96360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a_re";
    .port_info 2 /INPUT 32 "a_im";
    .port_info 3 /INPUT 32 "b_re";
    .port_info 4 /INPUT 32 "b_im";
    .port_info 5 /OUTPUT 32 "result_re";
    .port_info 6 /OUTPUT 32 "result_im";
P_00000253228b2820 .param/l "WIDTH" 0 4 173, +C4<00000000000000000000000000100000>;
v00000253228bb5b0_0 .net "a_im", 31 0, L_00000253228992c0;  alias, 1 drivers
v00000253228baf70_0 .net "a_re", 31 0, L_0000025322899250;  alias, 1 drivers
v0000025322912200_1 .array/port v0000025322912200, 1;
v00000253228bb1f0_0 .net "b_im", 31 0, v0000025322912200_1;  1 drivers
v0000025322913560_1 .array/port v0000025322913560, 1;
v00000253228bb650_0 .net "b_re", 31 0, v0000025322913560_1;  1 drivers
v00000253228bb010_0 .net "clk", 0 0, v00000253229137e0_0;  alias, 1 drivers
v00000253228bb0b0_0 .var "mult1", 31 0;
v00000253228bb150_0 .var "mult2", 31 0;
v00000253228bb830_0 .var "mult3", 31 0;
v00000253228bb8d0_0 .var "mult4", 31 0;
v00000253228bba10_0 .var "result_im", 31 0;
v00000253228bbab0_0 .var "result_re", 31 0;
S_0000025322e96680 .scope generate, "mult_units[2]" "mult_units[2]" 4 141, 4 141 0, S_00000253228896f0;
 .timescale 0 0;
P_00000253228b2c20 .param/l "i" 0 4 141, +C4<010>;
S_0000025322911760 .scope module, "cmult" "complex_multiplier" 4 144, 4 172 0, S_0000025322e96680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a_re";
    .port_info 2 /INPUT 32 "a_im";
    .port_info 3 /INPUT 32 "b_re";
    .port_info 4 /INPUT 32 "b_im";
    .port_info 5 /OUTPUT 32 "result_re";
    .port_info 6 /OUTPUT 32 "result_im";
P_00000253228b2ee0 .param/l "WIDTH" 0 4 173, +C4<00000000000000000000000000100000>;
v00000253229122a0_0 .net "a_im", 31 0, L_00000253228993a0;  alias, 1 drivers
v00000253229131a0_0 .net "a_re", 31 0, L_00000253228999c0;  alias, 1 drivers
v0000025322912200_2 .array/port v0000025322912200, 2;
v0000025322911e40_0 .net "b_im", 31 0, v0000025322912200_2;  1 drivers
v0000025322913560_2 .array/port v0000025322913560, 2;
v0000025322912160_0 .net "b_re", 31 0, v0000025322913560_2;  1 drivers
v0000025322911ee0_0 .net "clk", 0 0, v00000253229137e0_0;  alias, 1 drivers
v00000253229134c0_0 .var "mult1", 31 0;
v0000025322912340_0 .var "mult2", 31 0;
v0000025322912fc0_0 .var "mult3", 31 0;
v0000025322912a20_0 .var "mult4", 31 0;
v0000025322911c60_0 .var "result_im", 31 0;
v0000025322912ca0_0 .var "result_re", 31 0;
S_0000025322913900 .scope generate, "mult_units[3]" "mult_units[3]" 4 141, 4 141 0, S_00000253228896f0;
 .timescale 0 0;
P_00000253228b25a0 .param/l "i" 0 4 141, +C4<011>;
S_0000025322913a90 .scope module, "cmult" "complex_multiplier" 4 144, 4 172 0, S_0000025322913900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a_re";
    .port_info 2 /INPUT 32 "a_im";
    .port_info 3 /INPUT 32 "b_re";
    .port_info 4 /INPUT 32 "b_im";
    .port_info 5 /OUTPUT 32 "result_re";
    .port_info 6 /OUTPUT 32 "result_im";
P_00000253228b2520 .param/l "WIDTH" 0 4 173, +C4<00000000000000000000000000100000>;
v0000025322911940_0 .net "a_im", 31 0, L_0000025322899790;  alias, 1 drivers
v0000025322911b20_0 .net "a_re", 31 0, L_0000025322898bc0;  alias, 1 drivers
v0000025322912200_3 .array/port v0000025322912200, 3;
v0000025322911d00_0 .net "b_im", 31 0, v0000025322912200_3;  1 drivers
v0000025322913560_3 .array/port v0000025322913560, 3;
v00000253229123e0_0 .net "b_re", 31 0, v0000025322913560_3;  1 drivers
v0000025322912ac0_0 .net "clk", 0 0, v00000253229137e0_0;  alias, 1 drivers
v0000025322912f20_0 .var "mult1", 31 0;
v0000025322912520_0 .var "mult2", 31 0;
v0000025322911f80_0 .var "mult3", 31 0;
v0000025322913100_0 .var "mult4", 31 0;
v0000025322913240_0 .var "result_im", 31 0;
v00000253229120c0_0 .var "result_re", 31 0;
    .scope S_0000025322884770;
T_0 ;
    %wait E_00000253228b28e0;
    %load/vec4 v00000253228bbbf0_0;
    %load/vec4 v00000253228bb790_0;
    %mul;
    %assign/vec4 v00000253228bb470_0, 0;
    %load/vec4 v00000253228bbb50_0;
    %load/vec4 v00000253228bad90_0;
    %mul;
    %assign/vec4 v00000253228bae30_0, 0;
    %load/vec4 v00000253228bbbf0_0;
    %load/vec4 v00000253228bad90_0;
    %mul;
    %assign/vec4 v00000253228bb970_0, 0;
    %load/vec4 v00000253228bbb50_0;
    %load/vec4 v00000253228bb790_0;
    %mul;
    %assign/vec4 v00000253228bb510_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025322884770;
T_1 ;
    %wait E_00000253228b28e0;
    %load/vec4 v00000253228bb470_0;
    %load/vec4 v00000253228bae30_0;
    %sub;
    %assign/vec4 v00000253228bacf0_0, 0;
    %load/vec4 v00000253228bb970_0;
    %load/vec4 v00000253228bb510_0;
    %add;
    %assign/vec4 v00000253228bb290_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025322e964f0;
T_2 ;
    %wait E_00000253228b28e0;
    %load/vec4 v00000253228baf70_0;
    %load/vec4 v00000253228bb650_0;
    %mul;
    %assign/vec4 v00000253228bb0b0_0, 0;
    %load/vec4 v00000253228bb5b0_0;
    %load/vec4 v00000253228bb1f0_0;
    %mul;
    %assign/vec4 v00000253228bb150_0, 0;
    %load/vec4 v00000253228baf70_0;
    %load/vec4 v00000253228bb1f0_0;
    %mul;
    %assign/vec4 v00000253228bb830_0, 0;
    %load/vec4 v00000253228bb5b0_0;
    %load/vec4 v00000253228bb650_0;
    %mul;
    %assign/vec4 v00000253228bb8d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025322e964f0;
T_3 ;
    %wait E_00000253228b28e0;
    %load/vec4 v00000253228bb0b0_0;
    %load/vec4 v00000253228bb150_0;
    %sub;
    %assign/vec4 v00000253228bbab0_0, 0;
    %load/vec4 v00000253228bb830_0;
    %load/vec4 v00000253228bb8d0_0;
    %add;
    %assign/vec4 v00000253228bba10_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025322911760;
T_4 ;
    %wait E_00000253228b28e0;
    %load/vec4 v00000253229131a0_0;
    %load/vec4 v0000025322912160_0;
    %mul;
    %assign/vec4 v00000253229134c0_0, 0;
    %load/vec4 v00000253229122a0_0;
    %load/vec4 v0000025322911e40_0;
    %mul;
    %assign/vec4 v0000025322912340_0, 0;
    %load/vec4 v00000253229131a0_0;
    %load/vec4 v0000025322911e40_0;
    %mul;
    %assign/vec4 v0000025322912fc0_0, 0;
    %load/vec4 v00000253229122a0_0;
    %load/vec4 v0000025322912160_0;
    %mul;
    %assign/vec4 v0000025322912a20_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025322911760;
T_5 ;
    %wait E_00000253228b28e0;
    %load/vec4 v00000253229134c0_0;
    %load/vec4 v0000025322912340_0;
    %sub;
    %assign/vec4 v0000025322912ca0_0, 0;
    %load/vec4 v0000025322912fc0_0;
    %load/vec4 v0000025322912a20_0;
    %add;
    %assign/vec4 v0000025322911c60_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025322913a90;
T_6 ;
    %wait E_00000253228b28e0;
    %load/vec4 v0000025322911b20_0;
    %load/vec4 v00000253229123e0_0;
    %mul;
    %assign/vec4 v0000025322912f20_0, 0;
    %load/vec4 v0000025322911940_0;
    %load/vec4 v0000025322911d00_0;
    %mul;
    %assign/vec4 v0000025322912520_0, 0;
    %load/vec4 v0000025322911b20_0;
    %load/vec4 v0000025322911d00_0;
    %mul;
    %assign/vec4 v0000025322911f80_0, 0;
    %load/vec4 v0000025322911940_0;
    %load/vec4 v00000253229123e0_0;
    %mul;
    %assign/vec4 v0000025322913100_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025322913a90;
T_7 ;
    %wait E_00000253228b28e0;
    %load/vec4 v0000025322912f20_0;
    %load/vec4 v0000025322912520_0;
    %sub;
    %assign/vec4 v00000253229120c0_0, 0;
    %load/vec4 v0000025322911f80_0;
    %load/vec4 v0000025322913100_0;
    %add;
    %assign/vec4 v0000025322913240_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000253228896f0;
T_8 ;
Ewait_0 .event/or E_00000253228b2760, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000253229127a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000253229125c0_0, 0, 4;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000253229125c0_0, 0, 4;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000253229125c0_0, 0, 4;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000253229125c0_0, 0, 4;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000253229125c0_0, 0, 4;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000253228896f0;
T_9 ;
    %wait E_00000253228b26e0;
    %load/vec4 v00000253229128e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025322913420_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000025322913380_0;
    %assign/vec4 v0000025322913420_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000253228896f0;
T_10 ;
Ewait_1 .event/or E_00000253228b2720, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000025322913420_0;
    %store/vec4 v0000025322913380_0, 0, 3;
    %load/vec4 v0000025322913420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v00000253229136a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025322913380_0, 0, 3;
T_10.6 ;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v00000253229125c0_0;
    %load/vec4 v0000025322912480_0;
    %pad/u 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.8, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025322913380_0, 0, 3;
T_10.8 ;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v00000253229125c0_0;
    %load/vec4 v0000025322912020_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.10, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025322913380_0, 0, 3;
T_10.10 ;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v00000253229125c0_0;
    %load/vec4 v0000025322912480_0;
    %pad/u 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.12, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000025322913380_0, 0, 3;
T_10.12 ;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025322913380_0, 0, 3;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000253228896f0;
T_11 ;
    %wait E_00000253228b26e0;
    %load/vec4 v00000253229128e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025322912480_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000025322913420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %load/vec4 v0000025322912480_0;
    %assign/vec4 v0000025322912480_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025322912480_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0000025322912480_0;
    %pad/u 4;
    %load/vec4 v00000253229125c0_0;
    %cmp/u;
    %jmp/0xz  T_11.7, 5;
    %load/vec4 v0000025322912480_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000025322912480_0, 0;
T_11.7 ;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0000025322912480_0;
    %pad/u 4;
    %load/vec4 v00000253229125c0_0;
    %cmp/u;
    %jmp/0xz  T_11.9, 5;
    %load/vec4 v0000025322912480_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000025322912480_0, 0;
T_11.9 ;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000253228bf390;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000253229137e0_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v00000253229137e0_0;
    %inv;
    %store/vec4 v00000253229137e0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_00000253228bf390;
T_13 ;
    %vpi_call/w 3 65 "$display", "=== Quantum Gate Core Testbench ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002532291ddd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002532291e190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002532291ea50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002532291e050_0, 0, 3;
    %fork t_1, S_00000253228bf520;
    %jmp t_0;
    .scope S_00000253228bf520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000253228baed0_0, 0, 32;
T_13.0 ;
    %load/vec4 v00000253228baed0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000253228baed0_0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000253228baed0_0;
    %store/vec4a v0000025322911bc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000253228baed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000253228baed0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_00000253228bf390;
t_0 %join;
    %pushi/vec4 1060439283, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 1060439283, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 1060439283, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 3207922931, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002532291ddd0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 92 "$display", "\012[TEST 1] Applying Hadamard gate to qubit 0" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002532291ea50_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002532291e050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002532291e190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002532291e190_0, 0, 1;
T_13.2 ;
    %load/vec4 v0000025322911a80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.3, 6;
    %wait E_00000253228b27a0;
    %jmp T_13.2;
T_13.3 ;
    %vpi_call/w 3 101 "$display", "Gate application complete" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 105 "$display", "\012[TEST 2] Applying CNOT gate" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002532291ea50_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002532291e050_0, 0, 3;
    %fork t_3, S_0000025322889560;
    %jmp t_2;
    .scope S_0000025322889560;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000253228bb6f0_0, 0, 32;
T_13.4 ;
    %load/vec4 v00000253228bb6f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000253228bb6f0_0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000253228bb6f0_0;
    %store/vec4a v0000025322911bc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000253228bb6f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000253228bb6f0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_00000253228bf390;
t_2 %join;
    %pushi/vec4 1065353216, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 1065353216, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 1065353216, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 1065353216, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002532291dfb0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002532291e190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002532291e190_0, 0, 1;
T_13.6 ;
    %load/vec4 v0000025322911a80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.7, 6;
    %wait E_00000253228b27a0;
    %jmp T_13.6;
T_13.7 ;
    %vpi_call/w 3 124 "$display", "CNOT application complete" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 127 "$display", "\012=== All tests completed ===" {0 0 0};
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000253228bf390;
T_14 ;
    %delay 10000000, 0;
    %vpi_call/w 3 134 "$display", "ERROR: Testbench timeout" {0 0 0};
    %vpi_call/w 3 135 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000253228bf390;
T_15 ;
    %vpi_func/s 3 141 "$ivl_enum_method$name", enum000002532289a5b0, v0000025322913420_0 {0 0 0};
    %vpi_call/w 3 140 "$monitor", "Time=%0t state=%s addr=%0d done=%b", $time, S<0,str>, v000002532291f3b0_0, v0000025322911a80_0 {0 0 1};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../testbenches/quantum_gate_core_tb.sv";
    "../quantum_gate_core.sv";
