@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2014.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'varela' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-504.23.4.el6.x86_64) on Fri Jun 19 16:51:18 CEST 2015
            in directory '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@I [HLS-10] Opening project '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj'.
@I [HLS-10] Opening solution '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion'.
@I [SYN-201] Setting up clock 'default' with a period of 7.5ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fmul_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fmul_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_flog_11_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_flog_11_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fcmp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fadd_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fadd_4_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 16:51:43 2015...
@I [IMPL-8] Starting RTL evaluation using Vivado ...

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fmul_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fmul_4_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fmul_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fmul_4_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_flog_11_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_flog_11_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_flog_11_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_flog_11_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_uitofp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_uitofp_4_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_uitofp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_uitofp_4_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fsqrt_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fsqrt_14_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fsqrt_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fsqrt_14_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fmul_2_max_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fmul_2_max_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fcmp_1_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fcmp_1_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fcmp_1_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fcmp_1_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bmflexregio_ap_fadd_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fadd_4_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bmflexregio_ap_fadd_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'bmflexregio_ap_fadd_4_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
[Fri Jun 19 16:52:08 2015] Launched synth_1...
Run output will be captured here: /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/runme.log
[Fri Jun 19 16:52:08 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bmflexregio.vds -m64 -mode batch -messageDb vivado.pb -source bmflexregio.tcl


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source bmflexregio.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.cache/wt [current_project]
# set_property parent.project_path /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/bmflexregio_ap_fmul_4_no_dsp_32.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/bmflexregio_ap_fmul_4_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/bmflexregio_ap_fmul_4_no_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_flog_11_no_dsp_32/bmflexregio_ap_flog_11_no_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_flog_11_no_dsp_32/bmflexregio_ap_flog_11_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_flog_11_no_dsp_32/bmflexregio_ap_flog_11_no_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_uitofp_4_no_dsp_32/bmflexregio_ap_uitofp_4_no_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_uitofp_4_no_dsp_32/bmflexregio_ap_uitofp_4_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_uitofp_4_no_dsp_32/bmflexregio_ap_uitofp_4_no_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fsqrt_14_no_dsp_32/bmflexregio_ap_fsqrt_14_no_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fsqrt_14_no_dsp_32/bmflexregio_ap_fsqrt_14_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fsqrt_14_no_dsp_32/bmflexregio_ap_fsqrt_14_no_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_2_max_dsp_32/bmflexregio_ap_fmul_2_max_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_2_max_dsp_32/bmflexregio_ap_fmul_2_max_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_2_max_dsp_32/bmflexregio_ap_fmul_2_max_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fcmp_1_no_dsp_32/bmflexregio_ap_fcmp_1_no_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fcmp_1_no_dsp_32/bmflexregio_ap_fcmp_1_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fcmp_1_no_dsp_32/bmflexregio_ap_fcmp_1_no_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fadd_4_no_dsp_32/bmflexregio_ap_fadd_4_no_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fadd_4_no_dsp_32/bmflexregio_ap_fadd_4_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fadd_4_no_dsp_32/bmflexregio_ap_fadd_4_no_dsp_32.xci]
# read_verilog -library xil_defaultlib {
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_mul_32s_31ns_63_6.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fmul_32ns_32ns_32_6_no_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_CONTROL_s_axi.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fadd_32ns_32ns_32_6_no_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fcmp_32ns_32ns_1_3.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fmul_32ns_32ns_32_4_max_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fsqrt_32ns_32ns_32_16.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_flog_32ns_32ns_32_13_no_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_uitofp_32ns_32_6.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.v
# }
# read_xdc /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.xdc
# set_property used_in_implementation false [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file bmflexregio.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top bmflexregio -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top bmflexregio -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1012.008 ; gain = 177.293 ; free physical = 5912 ; free virtual = 34838
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bmflexregio' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.v:12]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_CONTROL_s_axi' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_CONTROL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_CONTROL_s_axi.v:224]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_CONTROL_s_axi' (1#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_CONTROL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:10]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V.v:43]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom.dat' is read successfully [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom' (2#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V.v:43]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V.v:43]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V_rom' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V_rom.dat' is read successfully [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V_rom' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K0_V.v:43]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V.v:43]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V_rom' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V_rom.dat' is read successfully [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V_rom' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V.v:43]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V.v:43]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V_rom' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V_rom.dat' is read successfully [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V_rom' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V.v:43]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_mul_32s_31ns_63_6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_mul_32s_31ns_63_6.v:41]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_mul_32s_31ns_63_6_MulnS_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_mul_32s_31ns_63_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_mul_32s_31ns_63_6_MulnS_0' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_mul_32s_31ns_63_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_mul_32s_31ns_63_6' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_mul_32s_31ns_63_6.v:41]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1605]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1634]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1663]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1692]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1721]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1750]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1779]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1808]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1837]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1866]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1895]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1924]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1953]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1982]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2011]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2055]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2084]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2113]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2142]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2171]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2200]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2229]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2258]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_sinf_or_cosf' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:10]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fadd_32ns_32ns_32_6_no_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_ap_fadd_4_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fadd_4_no_dsp_32/synth/bmflexregio_ap_fadd_4_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fadd_4_no_dsp_32/synth/bmflexregio_ap_fadd_4_no_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'flt_add_logic' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'align_add' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/align_add.vhd:194]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'alignment' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/alignment.vhd:196]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:220]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (15#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'MUX0' to cell 'MUXF7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:444]
INFO: [Synth 8-113] binding component instance 'MUX1' to cell 'MUXF7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:451]
INFO: [Synth 8-113] binding component instance 'MUX2' to cell 'MUXF8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:458]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:220]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (18#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'alignment' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/alignment.vhd:196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'addsub' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/addsub.vhd:207]
INFO: [Synth 8-638] synthesizing module 'addsub_logic' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/addsub_logic.vhd:210]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX1' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/addsub_logic.vhd:345]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX2' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/addsub_logic.vhd:353]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'addsub_logic' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/addsub_logic.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'addsub' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/addsub.vhd:207]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_mux_reg' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/align_add.vhd:339]
INFO: [Synth 8-3936] Found unconnected internal register 'abs_dist_int_mux_reg' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/align_add.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'align_add' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/align_add.vhd:194]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_logic' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/norm_and_round_logic.vhd:183]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'mux4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'mux4' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-3919] null assignment ignored [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:278]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized0' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (25#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (25#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (25#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (25#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (25#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (25#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (26#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_logic' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/norm_and_round_logic.vhd:183]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (28#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (28#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (28#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (29#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'compare' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
WARNING: [Synth 8-3848] Net a_zeros_det_mux in module/entity flt_add_logic does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:361]
WARNING: [Synth 8-3848] Net b_zeros_det_mux in module/entity flt_add_logic does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'flt_add_logic' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (35#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (36#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_ap_fadd_4_no_dsp_32' (37#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fadd_4_no_dsp_32/synth/bmflexregio_ap_fadd_4_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fadd_32ns_32ns_32_6_no_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_fmul_32ns_32ns_32_4_max_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_ap_fmul_2_max_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_2_max_dsp_32/synth/bmflexregio_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_2_max_dsp_32/synth/bmflexregio_ap_fmul_2_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (40#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized82' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized82' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized84' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized84' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized86' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized86' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized88' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized88' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (43#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (44#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (45#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (46#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (46#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (46#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_ap_fmul_2_max_dsp_32' (47#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_2_max_dsp_32/synth/bmflexregio_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_fmul_32ns_32ns_32_4_max_dsp' (48#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_fmul_32ns_32ns_32_6_no_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fmul_32ns_32ns_32_6_no_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_ap_fmul_4_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/synth/bmflexregio_ap_fmul_4_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/synth/bmflexregio_ap_fmul_4_no_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'flt_mult__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-638] synthesizing module 'fix_mult__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'fix_mult_qq' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_qq.vhd:173]
INFO: [Synth 8-638] synthesizing module 'xMult' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/xMult.vhd:169]
INFO: [Synth 8-3491] module 'vmsMultCore' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:218' bound to instance 'm1' of component 'vmsMultCore' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/xMult.vhd:180]
INFO: [Synth 8-638] synthesizing module 'vmsMultCore__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:246]
INFO: [Synth 8-3491] module 'delayW' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1627' bound to instance 'aDelayReg' of component 'delayW' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:343]
INFO: [Synth 8-638] synthesizing module 'delayW__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1648]
INFO: [Synth 8-256] done synthesizing module 'delayW__parameterized0' (49#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1648]
INFO: [Synth 8-3491] module 'delayW' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1627' bound to instance 'bDelayReg' of component 'delayW' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:354]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-638] synthesizing module 'cntrlgen__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:151]
INFO: [Synth 8-3491] module 'lutS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:671' bound to instance 'm1' of component 'lutS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:159]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_lutS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:700]
INFO: [Synth 8-3491] module 'fdgS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:246' bound to instance 'f' of component 'fdgS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:752]
INFO: [Synth 8-638] synthesizing module 'fdgS__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'fdgS__parameterized0' (50#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_lutS' (51#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:700]
INFO: [Synth 8-3491] module 'lutS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:671' bound to instance 'm2' of component 'lutS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:174]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_lutS__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:700]
INFO: [Synth 8-3491] module 'fdgS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:246' bound to instance 'f' of component 'fdgS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:752]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_lutS__parameterized0' (51#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:700]
INFO: [Synth 8-3491] module 'lutS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:671' bound to instance 'm3' of component 'lutS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_lutS__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:700]
INFO: [Synth 8-3491] module 'fdgS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:246' bound to instance 'f' of component 'fdgS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:752]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_lutS__parameterized1' (51#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:700]
INFO: [Synth 8-256] done synthesizing module 'cntrlgen__parameterized0' (52#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:151]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-3491] module 'cntrlgen' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:139' bound to instance 'ct' of component 'cntrlgen' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:377]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-638] synthesizing module 'ppGenR8__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:336]
INFO: [Synth 8-3491] module 'fdgW' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:426' bound to instance 'f' of component 'fdgW' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:407]
INFO: [Synth 8-638] synthesizing module 'fdgW__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'fdgW__parameterized0' (53#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'ppGenR8__parameterized0' (54#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:336]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-3491] module 'ppGenR8' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:320' bound to instance 'ppi' of component 'ppGenR8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:420]
INFO: [Synth 8-638] synthesizing module 'ppGenR8__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:336]
INFO: [Synth 8-3491] module 'fdgW' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:426' bound to instance 'f' of component 'fdgW' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:407]
INFO: [Synth 8-256] done synthesizing module 'ppGenR8__parameterized2' (54#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:336]
INFO: [Synth 8-3491] module 'lutS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:671' bound to instance 'signXor' of component 'lutS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:510]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_lutS__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:700]
INFO: [Synth 8-3491] module 'fdgS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:246' bound to instance 'f' of component 'fdgS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:752]
INFO: [Synth 8-638] synthesizing module 'fdgS__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'fdgS__parameterized2' (54#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_lutS__parameterized2' (54#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:700]
INFO: [Synth 8-3491] module 'addSubShGW' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:570' bound to instance 'ai' of component 'addSubShGW' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:592]
INFO: [Synth 8-638] synthesizing module 'addSubShGW__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-3491] module 'andW' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1212' bound to instance 'detZero' of component 'andW' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:614]
INFO: [Synth 8-638] synthesizing module 'andW__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1239]
INFO: [Synth 8-3491] module 'lutV' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:594' bound to instance 'mlut' of component 'lutV' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1292]
INFO: [Synth 8-638] synthesizing module 'lutV__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'lutV__parameterized0' (55#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:603]
INFO: [Synth 8-3491] module 'fdgS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:246' bound to instance 'f1' of component 'fdgS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1322]
INFO: [Synth 8-3491] module 'fdgS' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:246' bound to instance 'f2' of component 'fdgS' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1339]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'andW__parameterized0' (56#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'addSubW__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:2089]
INFO: [Synth 8-638] synthesizing module 'fdgW__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'fdgW__parameterized2' (56#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'addSubW__parameterized0' (57#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:2089]
INFO: [Synth 8-256] done synthesizing module 'addSubShGW__parameterized0' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'addSubShGW__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'fdgW__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'fdgW__parameterized4' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'addSubShGW__parameterized2' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'addSubShGW__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'andW__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1239]
INFO: [Synth 8-256] done synthesizing module 'andW__parameterized2' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'addSubW__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:2089]
INFO: [Synth 8-638] synthesizing module 'fdgW__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'fdgW__parameterized6' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'addSubW__parameterized2' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:2089]
INFO: [Synth 8-256] done synthesizing module 'addSubShGW__parameterized4' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'addSubShGW__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'fdgW__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'fdgW__parameterized8' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'addSubShGW__parameterized6' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'delayW__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1648]
INFO: [Synth 8-638] synthesizing module 'fdgW__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'fdgW__parameterized10' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'delayW__parameterized2' (58#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1648]
INFO: [Synth 8-638] synthesizing module 'delayS__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1107]
INFO: [Synth 8-256] done synthesizing module 'delayS__parameterized0' (59#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1107]
INFO: [Synth 8-638] synthesizing module 'addSubShGW__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'andW__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'lutV__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'lutV__parameterized2' (59#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:603]
INFO: [Synth 8-638] synthesizing module 'lutV__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'lutV__parameterized4' (59#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'andW__parameterized4' (59#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'addSubW__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:2089]
INFO: [Synth 8-638] synthesizing module 'fdgW__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'fdgW__parameterized12' (59#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'addSubW__parameterized4' (59#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:2089]
INFO: [Synth 8-256] done synthesizing module 'addSubShGW__parameterized8' (59#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:590]
INFO: [Synth 8-638] synthesizing module 'addSubShFW__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:746]
INFO: [Synth 8-638] synthesizing module 'andW__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1239]
INFO: [Synth 8-256] done synthesizing module 'andW__parameterized6' (59#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'lutNMuxS__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:926]
INFO: [Synth 8-638] synthesizing module 'lutN__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:801]
INFO: [Synth 8-256] done synthesizing module 'lutN__parameterized0' (60#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:801]
INFO: [Synth 8-256] done synthesizing module 'lutNMuxS__parameterized0' (61#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:926]
INFO: [Synth 8-638] synthesizing module 'addSubW__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:2089]
INFO: [Synth 8-638] synthesizing module 'fdgW__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'fdgW__parameterized14' (61#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'addSubW__parameterized6' (61#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vt2m/vt2mArch.vhd:2089]
INFO: [Synth 8-256] done synthesizing module 'addSubShFW__parameterized0' (62#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vm2Arch.vhd:746]
INFO: [Synth 8-256] done synthesizing module 'vmsMultCore__parameterized0' (63#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'xMult' (64#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/xMult.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_qq' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_qq.vhd:173]
WARNING: [Synth 8-3848] Net RESULT_CASC in module/entity fix_mult__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'fix_mult__parameterized0' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized90' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized90' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized92' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized92' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized94' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized94' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized96' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized96' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized98' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized98' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized100' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized100' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized102' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized102' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp__parameterized0' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized104' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized104' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized106' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized106' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round__parameterized0' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'flt_mult__parameterized0' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (65#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_ap_fmul_4_no_dsp_32' (66#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/synth/bmflexregio_ap_fmul_4_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_fmul_32ns_32ns_32_6_no_dsp' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fmul_32ns_32ns_32_6_no_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_uitofp_32ns_32_6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_uitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_ap_uitofp_4_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_uitofp_4_no_dsp_32/synth/bmflexregio_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd:232]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized108' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized108' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized110' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized110' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode__parameterized0' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/norm_zero_det.vhd:249]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized112' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized112' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (67#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (68#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/norm_zero_det.vhd:249]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-3919] null assignment ignored [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized1' (68#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (68#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized1 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (68#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd:222]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (68#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (69#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd:222]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (69#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (70#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd:232]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized6' (70#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized6' (70#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_ap_uitofp_4_no_dsp_32' (71#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_uitofp_4_no_dsp_32/synth/bmflexregio_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_uitofp_32ns_32_6' (72#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_uitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_fcmp_32ns_32ns_1_3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fcmp_32ns_32ns_1_3.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_ap_fcmp_1_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fcmp_1_no_dsp_32/synth/bmflexregio_ap_fcmp_1_no_dsp_32.vhd:74]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (72#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (72#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (72#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (73#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (73#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (73#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (73#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized73' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (73#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized73' (73#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (73#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (74#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (75#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd:226]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized8' (75#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized8' (75#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_ap_fcmp_1_no_dsp_32' (76#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fcmp_1_no_dsp_32/synth/bmflexregio_ap_fcmp_1_no_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_fcmp_32ns_32ns_1_3' (77#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fcmp_32ns_32ns_1_3.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_fsqrt_32ns_32ns_32_16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fsqrt_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_ap_fsqrt_14_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fsqrt_14_no_dsp_32/synth/bmflexregio_ap_fsqrt_14_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized116' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized116' (77#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt.vhd:223]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant.vhd:319]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized74' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized118' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized118' (77#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized74' (77#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (77#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized75' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized120' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized120' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized75' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized76' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized122' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized122' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized76' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized77' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized124' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized124' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized77' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized0' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized78' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized126' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized126' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized78' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized79' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized128' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized128' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized79' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized80' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized130' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized130' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized80' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized1' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized81' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized132' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized132' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized81' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized2' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized82' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized134' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized134' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized82' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized3' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized83' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized136' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized136' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized83' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized84' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized138' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized138' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized84' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized4' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized85' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized85' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized86' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized140' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized140' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized86' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized5' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized87' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized142' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized142' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized87' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized88' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized144' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized144' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized88' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized6' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized89' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized146' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized146' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized89' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized90' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized148' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized148' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized90' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized91' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized150' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized150' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized91' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized7' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized92' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized92' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized8' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized93' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized93' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized94' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized152' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized152' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized94' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized9' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized95' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized154' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized154' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized95' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized96' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized156' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized156' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized96' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized10' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized97' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized158' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized158' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized97' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized11' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized98' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized98' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized99' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized160' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized160' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized99' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized12' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized100' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized162' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized162' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized100' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized101' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized164' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized164' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized101' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized13' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized102' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized102' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized103' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized103' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized14' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized104' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized104' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized105' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized105' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized15' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized38' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized106' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized106' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized107' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized107' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized38' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized16' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized108' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized108' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized39' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized109' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized109' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized39' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized17' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized110' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized110' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized18' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized40' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized111' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized111' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized112' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized112' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized40' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized18' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized113' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized113' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized41' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized41' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized19' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized20' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized42' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized114' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized114' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized42' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized20' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized115' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized115' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized43' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized116' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized116' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized43' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized21' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized22' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized44' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized117' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized117' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized118' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized118' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized44' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized22' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized119' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized119' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized45' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized120' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized120' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized45' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized23' (78#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant.vhd:319]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_exp.vhd:182]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized121' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized121' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized122' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized122' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized123' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized123' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized124' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized124' (79#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_exp' (80#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_exp.vhd:182]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized46' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized125' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized125' (80#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized46' (80#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (80#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized47' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized47' (80#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized2' (80#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt' (81#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt.vhd:223]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized10' (81#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized10' (81#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_ap_fsqrt_14_no_dsp_32' (82#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fsqrt_14_no_dsp_32/synth/bmflexregio_ap_fsqrt_14_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_fsqrt_32ns_32ns_32_16' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_fsqrt_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_flog_32ns_32ns_32_13_no_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_flog_32ns_32ns_32_13_no_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bmflexregio_ap_flog_11_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_flog_11_no_dsp_32/synth/bmflexregio_ap_flog_11_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized205' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized205' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_log' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log.vhd:181]
INFO: [Synth 8-3919] null assignment ignored [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log.vhd:366]
INFO: [Synth 8-638] synthesizing module 'flt_log_specialcase' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_specialcase.vhd:157]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized126' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized207' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized207' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized126' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'compare_eq__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized48' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized48' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq__parameterized0' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized127' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized209' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized209' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized127' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized128' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized211' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized211' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized128' (83#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_specialcase' (84#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_specialcase.vhd:157]
INFO: [Synth 8-638] synthesizing module 'flt_log_inproc' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_inproc.vhd:154]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_inproc.vhd:184]
INFO: [Synth 8-638] synthesizing module 'mux_bus2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux_bus2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'mux_bus2' (85#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux_bus2.vhd:126]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized129' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized129' (85#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'twos_comp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/twos_comp.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'twos_comp' (86#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/twos_comp.vhd:119]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized130' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized130' (86#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'compare_eq__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized49' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized49' (86#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq__parameterized1' (86#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized50' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized50' (86#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized51' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized51' (86#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (86#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-3919] null assignment ignored [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:511]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode__parameterized1' (86#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd:256]
INFO: [Synth 8-638] synthesizing module 'flt_log_single_one_detect' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_single_one_detect.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'flt_log_single_one_detect' (87#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_single_one_detect.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'flt_log_inproc' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_inproc.vhd:154]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized131' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized213' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized213' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized131' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized132' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized215' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized215' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized132' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized133' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized217' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized217' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized133' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_exp.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_exp.vhd:178]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized134' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized219' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized219' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized134' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'compare_eq__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized52' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized52' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq__parameterized2' (88#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ccm' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm.vhd:140]
INFO: [Synth 8-638] synthesizing module 'ccm_operation' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_operation.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ccm_syncmem' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_syncmem.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ccm_dist_mem' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_dist_mem.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_dist_mem.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'ccm_dist_mem' (89#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_dist_mem.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'ccm_syncmem' (90#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_syncmem.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ccm_scaled_adder' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'ccm_scaled_adder' (91#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd:148]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (92#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'ccm_operation' (93#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm_operation.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'ccm' (94#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/ccm.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv' (95#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'flt_log_exp' (96#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_exp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized135' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized221' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized221' (96#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized135' (96#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_rr' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr.vhd:145]
INFO: [Synth 8-638] synthesizing module 'flt_log_rr_mul' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul.vhd:146]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_table_pkg.vhd:708]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_luts' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/luts.vhd:171]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (97#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_luts' (98#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/luts.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized0' (98#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_log_rr_mul_iter' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:140]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_luts__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/luts.vhd:171]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (98#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_luts__parameterized0' (98#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/luts.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized1' (98#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized136' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized136' (98#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:212]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized137' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized223' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized223' (98#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized137' (98#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3936] Found unconnected internal register 'fabric.use_rtl.sum_i_async_wide_reg' and it is trimmed from '32' to '31' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub' (99#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized138' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized138' (99#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized139' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized225' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized225' (99#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized139' (99#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized0' (99#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_rr_mul_iter' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:140]
INFO: [Synth 8-638] synthesizing module 'flt_log_rr_mul_iter__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:140]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_luts__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/luts.vhd:171]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized1' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_luts__parameterized1' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/luts.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized2' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized140' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized227' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized227' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized140' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3936] Found unconnected internal register 'fabric.use_rtl.sum_i_async_wide_reg' and it is trimmed from '28' to '27' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized1' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized2' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_rr_mul_iter__parameterized0' (100#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'flt_log_rr_mul' (101#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul.vhd:146]
INFO: [Synth 8-638] synthesizing module 'flt_pt_log_L_block' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_block.vhd:152]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized141' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized229' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized229' (101#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized141' (101#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized142' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized142' (101#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized143' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized143' (101#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_L_block_memory' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:132]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:315]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:317]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_table_pkg.vhd:506]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized144' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized231' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized231' (101#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized144' (101#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_L_block_memory' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:132]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized145' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized145' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_L_block_memory__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:132]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:482]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_table_pkg.vhd:610]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized146' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized146' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_L_block_memory__parameterized0' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:132]
INFO: [Synth 8-638] synthesizing module 'flt_log_L_block_memory__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_table_pkg.vhd:635]
INFO: [Synth 8-256] done synthesizing module 'flt_log_L_block_memory__parameterized1' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_memory.vhd:132]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized147' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized233' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized233' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized147' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized3' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized4' (102#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_pt_log_L_block' (103#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_L_block.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'flt_log_rr' (104#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr.vhd:145]
INFO: [Synth 8-638] synthesizing module 'flt_log_taylor' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_taylor.vhd:170]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized5' (104#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub_taylor_combiner_fabric' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_combiner_fabric.vhd:142]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized148' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized235' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized235' (104#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized148' (104#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub_taylor_combiner_fabric' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_combiner_fabric.vhd:142]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized149' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized237' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized237' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized149' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'mux_bus2__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux_bus2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'mux_bus2__parameterized0' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux_bus2.vhd:126]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_luts__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/luts.vhd:171]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized2' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_luts__parameterized2' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/luts.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized3' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub_taylor_fabric' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_fabric.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_fabric.vhd:193]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_fabric.vhd:208]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized150' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized239' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized239' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized150' (105#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub_taylor_fabric' (106#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub_taylor_fabric.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_taylor' (107#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_taylor.vhd:170]
INFO: [Synth 8-638] synthesizing module 'flt_log_norm' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_norm.vhd:132]
INFO: [Synth 8-638] synthesizing module 'flt_log_normalize' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_normalize.vhd:151]
INFO: [Synth 8-638] synthesizing module 'flt_log_lead_zero_encode' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_lead_zero_encode.vhd:152]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized53' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized53' (107#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (107#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/mux4.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_lead_zero_encode' (108#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_lead_zero_encode.vhd:152]
INFO: [Synth 8-638] synthesizing module 'flt_log_shift_msb_first' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_shift_msb_first.vhd:150]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized151' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized241' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized241' (108#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized151' (108#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_shift_msb_first' (109#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_shift_msb_first.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'flt_log_normalize' (110#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_normalize.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'flt_log_norm' (111#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_norm.vhd:132]
INFO: [Synth 8-638] synthesizing module 'flt_log_rnd' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rnd.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'flt_log_rnd' (112#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rnd.vhd:141]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized6' (112#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'flt_log_recomb' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_recomb.vhd:138]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized152' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized152' (112#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized153' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized153' (112#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_recomb' (113#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_recomb.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'flt_log' (114#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log.vhd:181]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized12 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized12 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized12' (114#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized12' (114#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_ap_flog_11_no_dsp_32' (115#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_flog_11_no_dsp_32/synth/bmflexregio_ap_flog_11_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio_flog_32ns_32ns_32_13_no_dsp' (116#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_flog_32ns_32ns_32_13_no_dsp.v:11]
INFO: [Synth 8-226] default block is never used [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.v:1493]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.v:487]
INFO: [Synth 8-256] done synthesizing module 'bmflexregio' (117#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 00:02:44 . Memory (MB): peak = 1171.250 ; gain = 336.535 ; free physical = 5637 ; free virtual = 34584
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[6] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[5] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[4] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[3] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[2] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[1] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:A_ZEROS_DET[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[6] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[5] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[4] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[3] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[2] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[1] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin ALIGN_BLK:B_ZEROS_DET[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:432]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:351]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \l[2].tree.assg.ai :zeroIn to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:592]
INFO: [Synth 8-3295] tying undriven pin \l[3].tree.assg.ai :zeroIn to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:592]
INFO: [Synth 8-3295] tying undriven pin \l[4].tree.assg.ai :zeroIn to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:592]
INFO: [Synth 8-3295] tying undriven pin \l[7].tree.assg.ai :zeroIn to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/vm2/vmsMultCore.vhd:592]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \ez_iteration_N.ez_delay :D[24] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:759]
INFO: [Synth 8-3295] tying undriven pin \ez_iteration_N.ez_delay :D[23] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:759]
INFO: [Synth 8-3295] tying undriven pin \ez_iteration_N.ez_delay :D[22] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:759]
INFO: [Synth 8-3295] tying undriven pin \ez_iteration_N.ez_delay :D[21] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:759]
INFO: [Synth 8-3295] tying undriven pin \ez_iteration_N.ez_delay :D[20] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:759]
INFO: [Synth 8-3295] tying undriven pin \ez_iteration_N.ez_delay :D[19] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:759]
INFO: [Synth 8-3295] tying undriven pin \ez_iteration_N.ez_delay :D[18] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_log/flt_log_rr_mul_iter.vhd:759]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:46 . Memory (MB): peak = 1171.250 ; gain = 336.535 ; free physical = 5565 ; free virtual = 34512
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.xdc]
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  FDE => FDRE: 300 instances
  MULT_AND => LUT2: 724 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1492.719 ; gain = 1.996 ; free physical = 4996 ; free virtual = 33943
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:03 ; elapsed = 00:03:05 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 4974 ; free virtual = 33925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:03 ; elapsed = 00:03:05 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 4974 ; free virtual = 33925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U10/bmflexregio_ap_fmul_4_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U11/bmflexregio_ap_fmul_4_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for bmflexregio_flog_32ns_32ns_32_13_no_dsp_U15/bmflexregio_ap_flog_11_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for bmflexregio_fmul_32ns_32ns_32_4_max_dsp_U9/bmflexregio_ap_fmul_2_max_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 25).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:03 ; elapsed = 00:03:05 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 4971 ; free virtual = 33923
---------------------------------------------------------------------------------
Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_i_i_i_reg_1385_pp0_it4_reg[40:23]' into 'tmp_i_i_i_reg_1385_reg[40:23]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2591]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_i_i_i_reg_1385_pp0_it5_reg[40:23]' into 'tmp_i_i_i_reg_1385_reg[40:23]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:2595]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_phiprechg_p_Val2_26_in_reg_374pp0_it23_reg' and it is trimmed from '31' to '30' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_i_reg_1615_reg' and it is trimmed from '31' to '30' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1269]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_2_i_i_i_reg_1412_reg' and it is trimmed from '24' to '20' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1404]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_i_i_i_reg_1385_pp0_it5_reg' and it is trimmed from '23' to '20' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1381]
INFO: [Synth 8-4471] merging register 'tmp_24_reg_1610_reg[5:0]' into 'tmp_24_1_i_reg_1605_reg[5:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1268]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
WARNING: [Synth 8-3848] Net a_zeros_det_mux in module/entity flt_add_logic does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:361]
WARNING: [Synth 8-3848] Net b_zeros_det_mux in module/entity flt_add_logic does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_logic.vhd:362]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net RESULT_CASC in module/entity fix_mult__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:181]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized1 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized12 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized12 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:12 ; elapsed = 00:03:14 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 5657 ; free virtual = 34616
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/\ADDSUB_OP.ADDSUB /\SPEED_OP.LOGIC.OP /ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/\ADDSUB_OP.ADDSUB /\SPEED_OP.LOGIC.OP /ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/\ADDSUB_OP.ADDSUB /\SPEED_OP.LOGIC.OP /NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/\ADDSUB_OP.ADDSUB /\SPEED_OP.LOGIC.OP /NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/\ADDSUB_OP.ADDSUB /\SPEED_OP.LOGIC.OP /NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/bmflexregio_ap_fadd_4_no_dsp_32_u/U0/i_synth/\ADDSUB_OP.ADDSUB /\SPEED_OP.LOGIC.OP /NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fmul_32ns_32ns_32_4_max_dsp_U9/bmflexregio_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fmul_32ns_32ns_32_4_max_dsp_U9/bmflexregio_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fmul_32ns_32ns_32_4_max_dsp_U9/bmflexregio_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fmul_32ns_32ns_32_4_max_dsp_U9/bmflexregio_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXP_INC_DELAY' (delay__parameterized0) to 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized35) to 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized35) to 'bmflexregio_ap_fmul_4_no_dsp_32:/U0/i_synth/\MULT.OP /R_AND_R/\LOGIC.R_AND_R /\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized35) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized35) to 'bmflexregio_uitofp_32ns_32_6_U12/bmflexregio_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fcmp_32ns_32ns_1_3_U13/bmflexregio_ap_fcmp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized35) to 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized35) to 'bmflexregio_fsqrt_32ns_32ns_32_16_U14/bmflexregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'bmflexregio_flog_32ns_32ns_32_13_no_dsp_U15/bmflexregio_ap_flog_11_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'bmflexregio_flog_32ns_32ns_32_13_no_dsp_U15/bmflexregio_ap_flog_11_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_flog_32ns_32ns_32_13_no_dsp_U15/bmflexregio_ap_flog_11_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'bmflexregio_flog_32ns_32ns_32_13_no_dsp_U15/bmflexregio_ap_flog_11_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'bmflexregio_flog_32ns_32ns_32_13_no_dsp_U15/bmflexregio_ap_flog_11_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'bmflexregio_flog_32ns_32ns_32_13_no_dsp_U15/bmflexregio_ap_flog_11_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:12 ; elapsed = 00:03:14 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 5658 ; free virtual = 34617
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tmp_2_reg_1500_reg[8:0]' into 'tmp_2_reg_1500_reg[8:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1101]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_2_reg_1500_pp0_it11_reg[8:0]' into 'ap_reg_ppstg_tmp_2_reg_1500_pp0_it11_reg[8:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_sinf_or_cosf.v:1118]
WARNING: [Synth 8-3936] Found unconnected internal register 'bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio_mul_32s_31ns_63_6.v:26]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:270]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:257]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/Q_MANT_LP_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '8' to '7' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '15' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '20' to '19' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '24' to '23' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3969] The signal gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[0].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/y0_hp_delay/i_pipe/opt_has_pipe.first_q_reg[11:0]' into 'LOG_OP.OP/input_processing/trailing_bits_delay/i_pipe/opt_has_pipe.first_q_reg[11:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/exponent_proc/fb_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'LOG_OP.OP/input_processing/fb_2s_comp_del/i_pipe/opt_has_pipe.first_q_reg[0:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/firstbit_taylor_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'LOG_OP.OP/input_processing/fb_2s_comp_del/i_pipe/opt_has_pipe.first_q_reg[0:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/firstbit_taylor_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' into 'LOG_OP.OP/input_processing/fb_2s_comp_del/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:257]
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/taylor/use_hp_path_to_mux_3_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'LOG_OP.OP/use_hp_path_to_rounder_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/taylor/subtract_to_combiner_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'LOG_OP.OP/exp_sign_to_recombination_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/taylor/use_hp_path_mux2_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'LOG_OP.OP/use_hp_path_to_rounder_delay/i_pipe/opt_has_pipe.first_q_reg[0:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/taylor/use_hp_path_mux2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' into 'LOG_OP.OP/use_hp_path_to_rounder_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:257]
INFO: [Synth 8-4471] merging register 'LOG_OP.OP/taylor/use_hp_path_mux2_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0:0]' into 'LOG_OP.OP/use_hp_path_to_rounder_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0:0]' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:270]
INFO: [Synth 8-3936] Found unconnected internal register 'LOG_OP.OP/input_processing/twos_comp_del/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '12' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.srcs/sources_1/ip/bmflexregio_ap_fmul_4_no_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:20 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 5591 ; free virtual = 34550
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:18 ; elapsed = 00:03:20 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 5591 ; free virtual = 34550

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_CS_fsm0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\tmp_i_i_i_reg_1385_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it11_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bmflexregio_fmul_32ns_32ns_32_4_max_dsp_U9/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bmflexregio_fmul_32ns_32ns_32_4_max_dsp_U9/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bmflexregio_fcmp_32ns_32ns_1_3_U13/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bmflexregio_fcmp_32ns_32ns_1_3_U13/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bmflexregio_fadd_32ns_32ns_32_6_no_dsp_U8/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U10/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U10/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_shift_1_i_reg_383pp0_it23_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it12_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it13_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it14_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it15_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it16_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it17_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it18_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it19_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it20_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it21_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\ap_reg_phiprechg_p_s_reg_464pp0_it22_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\ap_CS_fsm0_reg[0] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[13] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[12] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[11] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[10] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[9] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[8] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[7] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[6] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[5] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[4] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[3] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[2] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[1] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/buff3_reg[0] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[16] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[15] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[14] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[13] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[12] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[11] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[10] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[9] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[8] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[7] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[6] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[5] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[4] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[3] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[2] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[1] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/a_reg0_reg[0] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[16] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[15] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[14] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[13] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[12] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[11] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[10] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[9] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[8] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[7] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[6] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[5] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[4] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[3] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[2] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[1] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\bmflexregio_mul_32s_31ns_63_6_U1/bmflexregio_mul_32s_31ns_63_6_MulnS_0_U/b_reg0_reg[0] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[99] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[70] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[13] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[12] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[11] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[10] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[9] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[8] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[7] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[6] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[5] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[4] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[3] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[2] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[1] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\hls_ref_4oPi_table_100_V_U/bmflexregio_sinf_or_cosf_hls_ref_4oPi_table_100_V_rom_U/q0_reg[0] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[40] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[39] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[38] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[37] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[36] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[35] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[34] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[33] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[32] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[31] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[30] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[29] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[28] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[27] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[26] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[25] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[24] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\tmp_i_i_i_reg_1385_reg[23] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it22_reg[6] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it22_reg[5] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it22_reg[4] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it22_reg[3] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it22_reg[2] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it22_reg[1] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it22_reg[0] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it23_reg[6] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it23_reg[5] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it23_reg[4] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it23_reg[3] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it23_reg[2] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it23_reg[1] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_out_exp_V_reg_392pp0_it23_reg[0] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_shift_1_i_reg_383pp0_it23_reg[6] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_shift_1_i_reg_383pp0_it23_reg[5] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
WARNING: [Synth 8-3332] Sequential element (\ap_reg_phiprechg_p_Val2_26_in_reg_374pp0_it23_reg[6] ) is unused and will be removed from module bmflexregio_sinf_or_cosf.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_bmflexregio_sinf_or_cosf_fu_125/\sh_assign_reg_1480_reg[8] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:03:39 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 5607 ; free virtual = 34599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:03:39 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 5607 ; free virtual = 34599
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:37 ; elapsed = 00:03:39 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 5607 ; free virtual = 34599

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:37 ; elapsed = 00:03:39 . Memory (MB): peak = 1492.719 ; gain = 658.004 ; free physical = 5607 ; free virtual = 34599
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:56 ; elapsed = 00:03:58 . Memory (MB): peak = 1525.699 ; gain = 690.984 ; free physical = 5231 ; free virtual = 34241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:00 ; elapsed = 00:04:03 . Memory (MB): peak = 1536.699 ; gain = 701.984 ; free physical = 5286 ; free virtual = 34308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[0].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[0].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_bmflexregio_sinf_or_cosf_fu_125/hls_sin_cos_K1_V_U/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_bmflexregio_sinf_or_cosf_fu_125/hls_sin_cos_K1_V_U/bmflexregio_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \grp_bmflexregio_sinf_or_cosf_fu_125/hls_sin_cos_K2_V_U/bmflexregio_sinf_or_cosf_hls_sin_cos_K2_V_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:04:14 . Memory (MB): peak = 1560.434 ; gain = 725.719 ; free physical = 5312 ; free virtual = 34323
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_bmflexregio_sinf_or_cosf_fu_125/storemerge_i_reg_1447_reg[7] is being inverted and renamed to grp_bmflexregio_sinf_or_cosf_fu_125/storemerge_i_reg_1447_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:13 ; elapsed = 00:04:15 . Memory (MB): peak = 1560.434 ; gain = 725.719 ; free physical = 5313 ; free virtual = 34324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:04:16 . Memory (MB): peak = 1560.434 ; gain = 725.719 ; free physical = 5313 ; free virtual = 34324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:17 ; elapsed = 00:04:20 . Memory (MB): peak = 1560.434 ; gain = 725.719 ; free physical = 5441 ; free virtual = 34453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   148|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_2  |     2|
|6     |DSP48E1_3  |     1|
|7     |DSP48E1_4  |     2|
|8     |DSP48E1_5  |     1|
|9     |DSP48E1_6  |     1|
|10    |DSP48E1_7  |     1|
|11    |DSP48E1_8  |     1|
|12    |DSP48E1_9  |     1|
|13    |LUT1       |   160|
|14    |LUT2       |   600|
|15    |LUT3       |  1559|
|16    |LUT4       |  1563|
|17    |LUT5       |   823|
|18    |LUT6       |  1078|
|19    |MULT_AND   |   699|
|20    |MUXCY      |  2239|
|21    |MUXF7      |    10|
|22    |MUXF8      |     3|
|23    |RAMB18E1_1 |     1|
|24    |RAMB18E1_2 |     1|
|25    |RAMB18E1_3 |     2|
|26    |RAMB18E1_4 |     1|
|27    |SRL16E     |   199|
|28    |SRLC32E    |     1|
|29    |XORCY      |  2072|
|30    |FDE        |   296|
|31    |FDRE       |  5148|
|32    |FDSE       |    79|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:17 ; elapsed = 00:04:20 . Memory (MB): peak = 1560.434 ; gain = 725.719 ; free physical = 5444 ; free virtual = 34455
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 769 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:13 ; elapsed = 00:02:14 . Memory (MB): peak = 1560.434 ; gain = 282.957 ; free physical = 5443 ; free virtual = 34454
Synthesis Optimization Complete : Time (s): cpu = 00:04:18 ; elapsed = 00:04:20 . Memory (MB): peak = 1560.434 ; gain = 725.719 ; free physical = 5443 ; free virtual = 34454
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1621 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 626 instances
  FDE => FDRE: 296 instances
  MULT_AND => LUT2: 699 instances

INFO: [Common 17-83] Releasing license: Synthesis
1560 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:15 ; elapsed = 00:04:17 . Memory (MB): peak = 1560.438 ; gain = 618.430 ; free physical = 5580 ; free virtual = 34591
# write_checkpoint bmflexregio.dcp
# catch { report_utilization -file bmflexregio_utilization_synth.rpt -pb bmflexregio_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1560.438 ; gain = 0.000 ; free physical = 5572 ; free virtual = 34585
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 16:56:49 2015...
[Fri Jun 19 16:56:51 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.64 ; elapsed = 00:04:43 . Memory (MB): peak = 1037.664 ; gain = 7.996 ; free physical = 6307 ; free virtual = 35317
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 792 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/bmflexregio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1322.648 ; gain = 284.984 ; free physical = 6009 ; free virtual = 35020
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1322.648 ; gain = 0.000 ; free physical = 6010 ; free virtual = 35020
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1844.168 ; gain = 521.520 ; free physical = 5648 ; free virtual = 34659
[Fri Jun 19 16:57:20 2015] Launched impl_1...
Run output will be captured here: /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/impl_1/runme.log
[Fri Jun 19 16:57:20 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bmflexregio.vdi -applog -m64 -messageDb vivado.pb -mode batch -source bmflexregio.tcl -notrace


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source bmflexregio.tcl -notrace
Command: open_checkpoint /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/impl_1/bmflexregio.dcp
INFO: [Netlist 29-17] Analyzing 792 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/impl_1/.Xil/Vivado-15419-finance.eit.uni-kl.de/dcp/bmflexregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/impl_1/.Xil/Vivado-15419-finance.eit.uni-kl.de/dcp/bmflexregio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1221.992 ; gain = 305.996 ; free physical = 5231 ; free virtual = 34243
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1233.020 ; gain = 4.000 ; free physical = 5230 ; free virtual = 34242
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11ee68927

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1740.535 ; gain = 0.000 ; free physical = 4812 ; free virtual = 33824

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 44 load pin(s).
INFO: [Opt 31-10] Eliminated 726 cells.
Phase 2 Constant Propagation | Checksum: c400fcf5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1740.535 ; gain = 0.000 ; free physical = 4809 ; free virtual = 33821

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U10/bmflexregio_ap_fmul_4_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/zeroOut.
WARNING: [Opt 31-6] Deleting driverless net: bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U10/bmflexregio_ap_fmul_4_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[1].tree.assg.ai/coNoReg.
WARNING: [Opt 31-6] Deleting driverless net: bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U10/bmflexregio_ap_fmul_4_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ci.
WARNING: [Opt 31-6] Deleting driverless net: bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U10/bmflexregio_ap_fmul_4_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/coNoReg.
WARNING: [Opt 31-6] Deleting driverless net: bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U11/bmflexregio_ap_fmul_4_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/zeroOut.
WARNING: [Opt 31-6] Deleting driverless net: bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U11/bmflexregio_ap_fmul_4_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[1].tree.assg.ai/co.
WARNING: [Opt 31-6] Deleting driverless net: bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U11/bmflexregio_ap_fmul_4_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ci.
WARNING: [Opt 31-6] Deleting driverless net: bmflexregio_fmul_32ns_32ns_32_6_no_dsp_U11/bmflexregio_ap_fmul_4_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/co.
INFO: [Opt 31-12] Eliminated 3438 unconnected nets.
INFO: [Opt 31-11] Eliminated 276 unconnected cells.
Phase 3 Sweep | Checksum: 94c51952

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1740.535 ; gain = 0.000 ; free physical = 4807 ; free virtual = 33819
Ending Logic Optimization Task | Checksum: 94c51952

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1740.535 ; gain = 0.000 ; free physical = 4807 ; free virtual = 33819
Implement Debug Cores | Checksum: 19949ada4
Logic Optimization | Checksum: 19949ada4

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 10
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 16e4e64bb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1804.543 ; gain = 0.000 ; free physical = 4789 ; free virtual = 33801
Ending Power Optimization Task | Checksum: 16e4e64bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.543 ; gain = 64.008 ; free physical = 4789 ; free virtual = 33801
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1804.543 ; gain = 582.551 ; free physical = 4789 ; free virtual = 33801
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/impl_1/bmflexregio_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 942ee5b7

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1824.551 ; gain = 0.000 ; free physical = 4756 ; free virtual = 33770

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1824.551 ; gain = 0.000 ; free physical = 4756 ; free virtual = 33770
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1824.551 ; gain = 0.000 ; free physical = 4756 ; free virtual = 33770

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1824.551 ; gain = 0.000 ; free physical = 4756 ; free virtual = 33770

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4757 ; free virtual = 33770

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4757 ; free virtual = 33770

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4757 ; free virtual = 33770
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2f893c20

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4757 ; free virtual = 33770

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: bd51c9f9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4755 ; free virtual = 33768
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Phase 2.1.2.1 Place Init Design | Checksum: 72f18958

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4755 ; free virtual = 33768
Phase 2.1.2 Build Placer Netlist Model | Checksum: 72f18958

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4755 ; free virtual = 33768

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 72f18958

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4755 ; free virtual = 33768
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 72f18958

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4755 ; free virtual = 33768
Phase 2.1 Placer Initialization Core | Checksum: 72f18958

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4755 ; free virtual = 33768
Phase 2 Placer Initialization | Checksum: 72f18958

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.574 ; gain = 80.023 ; free physical = 4755 ; free virtual = 33768

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 183446ec6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4753 ; free virtual = 33766

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 183446ec6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4753 ; free virtual = 33766

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 13f58c346

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 8c0b2cb1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 144aa38ba

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4749 ; free virtual = 33762

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 57b1a0dc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4749 ; free virtual = 33762

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: c7b9fa1c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4748 ; free virtual = 33761
Phase 4.5 Commit Small Macros & Core Logic | Checksum: c7b9fa1c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4748 ; free virtual = 33761

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: c7b9fa1c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4748 ; free virtual = 33761

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: c7b9fa1c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4748 ; free virtual = 33761

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: c7b9fa1c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760
Phase 4 Detail Placement | Checksum: c7b9fa1c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1598bc814

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760

Phase 5.2 Post Placement Optimization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1fec56c8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.542. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1fec56c8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760
Phase 5.2 Post Placement Optimization | Checksum: 1fec56c8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1fec56c8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1fec56c8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760
Phase 5.4 Placer Reporting | Checksum: 1fec56c8f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 16bbc2086

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 16bbc2086

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760
Ending Placer Task | Checksum: 84d54264

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2014.617 ; gain = 190.066 ; free physical = 4747 ; free virtual = 33760
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:30 . Memory (MB): peak = 2014.617 ; gain = 190.070 ; free physical = 4747 ; free virtual = 33760
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2014.617 ; gain = 0.000 ; free physical = 4734 ; free virtual = 33760
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2014.617 ; gain = 0.000 ; free physical = 4744 ; free virtual = 33760
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2014.617 ; gain = 0.000 ; free physical = 4731 ; free virtual = 33760
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normal_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normal_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "uniform_V_TDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "uniform_V_TDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: ec86afb9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2045.262 ; gain = 30.645 ; free physical = 4605 ; free virtual = 33623

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ec86afb9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2045.262 ; gain = 30.645 ; free physical = 4605 ; free virtual = 33623

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ec86afb9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2045.262 ; gain = 30.645 ; free physical = 4576 ; free virtual = 33594
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2264b1ebd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2045.262 ; gain = 30.645 ; free physical = 4565 ; free virtual = 33583
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.574  | TNS=0      | WHS=0.0944 | THS=0      |

Phase 2 Router Initialization | Checksum: 1936ce1f3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4550 ; free virtual = 33568

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20868639d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4549 ; free virtual = 33567

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 700
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 28f1b473

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.441  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 59e7a272

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561
Phase 4 Rip-up And Reroute | Checksum: 59e7a272

Time (s): cpu = 00:01:02 ; elapsed = 00:00:36 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 59e7a272

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4542 ; free virtual = 33560
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.441  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 59e7a272

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 59e7a272

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 79e10ced

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.441  | TNS=0      | WHS=0.0914 | THS=0      |

Phase 7 Post Hold Fix | Checksum: 79e10ced

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.58854 %
  Global Horizontal Routing Utilization  = 2.41869 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 29985263

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 29985263

Time (s): cpu = 00:01:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4543 ; free virtual = 33561

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 9f56e536

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4546 ; free virtual = 33564

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.441  | TNS=0      | WHS=0.0914 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 9f56e536

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4545 ; free virtual = 33563
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4547 ; free virtual = 33565
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 2059.496 ; gain = 44.879 ; free physical = 4547 ; free virtual = 33565
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.496 ; gain = 0.000 ; free physical = 4530 ; free virtual = 33564
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/project.runs/impl_1/bmflexregio_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 16:59:33 2015...
[Fri Jun 19 16:59:38 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.47 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.176 ; gain = 7.996 ; free physical = 5584 ; free virtual = 34605
INFO: [Netlist 29-17] Analyzing 783 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/.Xil/Vivado-14177-finance.eit.uni-kl.de/dcp/bmflexregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v2/BM/BMflex/BMflex_prj/solution_smallestVersion/impl/verilog/.Xil/Vivado-14177-finance.eit.uni-kl.de/dcp/bmflexregio.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.176 ; gain = 11.000 ; free physical = 5462 ; free virtual = 34499
Restored from archive | CPU: 3.270000 secs | Memory: 12.130249 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.176 ; gain = 11.000 ; free physical = 5462 ; free virtual = 34499
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1990.176 ; gain = 114.000 ; free physical = 5478 ; free virtual = 34499
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2187.160 ; gain = 0.000 ; free physical = 5357 ; free virtual = 34378


Implementation tool: Xilinx Vivado v.2014.3
Device target:       xc7z020clg484-1
Report date:         Fri Jun 19 16:59:50 CEST 2015

#=== Resource usage ===
SLICE:         1846
LUT:           4697
FF:            5447
DSP:             13
BRAM:             5
SRL:            113
#=== Final timing ===
CP required:    7.500
CP achieved:    7.058
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 16:59:50 2015...
@I [LIC-101] Checked in feature [HLS]
