{
    "target": "custom_builder_prompt",
    "selector": "source.systemverilog, source.vhdl, source.python",

    "file_regex": "^(?:#? ?\\*\\* Error:|# UVM_FATAL) (?:\\(\\S*\\))? ?(.+)\\(([0-9]+)\\):? ()(.*)$",
    // See test.txt for examples of what this regex will match

    "env": {"DISPLAY": ":0.0"},
    "variants": [
        {
            "name": "Modelsim Simulation",
        },
    ]
}

