Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Oct 29 18:08:42 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul14/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (27)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 196 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src25_reg[0]/C
src25_reg[1]/C
src26_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src25_reg[0]/D
src25_reg[1]/D
src26_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  224          inf        0.000                      0                  224           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.462ns  (logic 6.864ns (47.460%)  route 7.598ns (52.540%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.402 r  compressor/gpc258/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.649    10.051    compressor/gpc288/src0[2]
    SLICE_X0Y76                                                       r  compressor/gpc288/lut2_prop0/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.097    10.148 r  compressor/gpc288/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.148    compressor/gpc288/lut2_prop0_n_0
    SLICE_X0Y76                                                       r  compressor/gpc288/carry4_inst0/S[0]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    10.600 r  compressor/gpc288/carry4_inst0/O[3]
                         net (fo=1, routed)           1.477    12.077    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.385    14.462 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.462    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.375ns  (logic 6.722ns (46.762%)  route 7.653ns (53.238%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.402 r  compressor/gpc258/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.649    10.051    compressor/gpc288/src0[2]
    SLICE_X0Y76                                                       r  compressor/gpc288/lut2_prop0/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.097    10.148 r  compressor/gpc288/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.148    compressor/gpc288/lut2_prop0_n_0
    SLICE_X0Y76                                                       r  compressor/gpc288/carry4_inst0/S[0]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    10.451 r  compressor/gpc288/carry4_inst0/O[1]
                         net (fo=1, routed)           1.532    11.983    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    14.375 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.375    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.340ns  (logic 6.835ns (47.665%)  route 7.505ns (52.335%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.402 r  compressor/gpc258/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.649    10.051    compressor/gpc288/src0[2]
    SLICE_X0Y76                                                       r  compressor/gpc288/lut2_prop0/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.097    10.148 r  compressor/gpc288/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.148    compressor/gpc288/lut2_prop0_n_0
    SLICE_X0Y76                                                       r  compressor/gpc288/carry4_inst0/S[0]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    10.555 r  compressor/gpc288/carry4_inst0/O[2]
                         net (fo=1, routed)           1.384    11.939    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401    14.340 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.340    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.303ns  (logic 6.674ns (46.662%)  route 7.629ns (53.338%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.402 r  compressor/gpc258/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.649    10.051    compressor/gpc288/src0[2]
    SLICE_X0Y76                                                       r  compressor/gpc288/lut2_prop0/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.097    10.148 r  compressor/gpc288/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.148    compressor/gpc288/lut2_prop0_n_0
    SLICE_X0Y76                                                       r  compressor/gpc288/carry4_inst0/S[0]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.543 r  compressor/gpc288/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.508    12.051    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.252    14.303 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.303    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.153ns  (logic 6.612ns (46.719%)  route 7.541ns (53.281%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.402 r  compressor/gpc258/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.649    10.051    compressor/gpc288/src0[2]
    SLICE_X0Y76                                                       r  compressor/gpc288/lut2_prop0/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.097    10.148 r  compressor/gpc288/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.148    compressor/gpc288/lut2_prop0_n_0
    SLICE_X0Y76                                                       r  compressor/gpc288/carry4_inst0/S[0]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    10.335 r  compressor/gpc288/carry4_inst0/O[0]
                         net (fo=1, routed)           1.420    11.755    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    14.153 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.153    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.499ns  (logic 6.389ns (47.331%)  route 7.110ns (52.669%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     9.459 r  compressor/gpc258/carry4_inst0/O[3]
                         net (fo=1, routed)           1.638    11.097    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402    13.499 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.499    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.452ns  (logic 6.234ns (46.344%)  route 7.218ns (53.656%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     9.310 r  compressor/gpc258/carry4_inst0/O[1]
                         net (fo=1, routed)           1.746    11.056    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396    13.452 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.452    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.361ns  (logic 6.347ns (47.501%)  route 7.015ns (52.499%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     9.414 r  compressor/gpc258/carry4_inst0/O[2]
                         net (fo=1, routed)           1.542    10.957    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405    13.361 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.361    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.295ns  (logic 6.130ns (46.109%)  route 7.165ns (53.891%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.172 r  compressor/gpc222/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.738     8.910    compressor/gpc258/src0[2]
    SLICE_X0Y78                                                       r  compressor/gpc258/lut2_prop0/I1
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.097     9.007 r  compressor/gpc258/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.007    compressor/gpc258/lut2_prop0_n_0
    SLICE_X0Y78                                                       r  compressor/gpc258/carry4_inst0/S[0]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     9.194 r  compressor/gpc258/carry4_inst0/O[0]
                         net (fo=1, routed)           1.692    10.887    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408    13.295 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.295    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.422ns  (logic 5.927ns (47.710%)  route 6.496ns (52.290%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.978     1.371    compressor/gpc4/lut6_2_inst0/I3
    SLICE_X2Y87                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I3
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.112     1.483 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     2.093    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X3Y87                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.661     2.754 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.761     3.515    compressor/gpc81/dst[0]
    SLICE_X4Y84                                                       r  compressor/gpc81/lut5_prop1/I3
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.234     3.749 r  compressor/gpc81/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.749    compressor/gpc81/lut5_prop1_n_0
    SLICE_X4Y84                                                       r  compressor/gpc81/carry4_inst0/S[1]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.918 r  compressor/gpc81/carry4_inst0/O[1]
                         net (fo=4, routed)           0.535     4.452    compressor/gpc137/lut6_2_inst0/I3
    SLICE_X3Y83                                                       r  compressor/gpc137/lut6_2_inst0/LUT5/I3
    SLICE_X3Y83          LUT5 (Prop_lut5_I3_O)        0.241     4.693 r  compressor/gpc137/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.613     5.306    compressor/gpc137/lut6_2_inst0_n_0
    SLICE_X4Y83                                                       r  compressor/gpc137/carry4_inst0/DI[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     5.928 r  compressor/gpc137/carry4_inst0/O[2]
                         net (fo=1, routed)           0.321     6.249    compressor/gpc184/lut6_2_inst3/I5
    SLICE_X2Y83                                                       r  compressor/gpc184/lut6_2_inst3/LUT6/I5
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.230     6.479 r  compressor/gpc184/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.479    compressor/gpc184/lut6_2_inst3_n_1
    SLICE_X2Y83                                                       r  compressor/gpc184/carry4_inst0/S[3]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.763 r  compressor/gpc184/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.918     7.680    compressor/gpc222/src0[1]
    SLICE_X3Y80                                                       r  compressor/gpc222/lut4_prop0/I3
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.097     7.777 r  compressor/gpc222/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.777    compressor/gpc222/lut4_prop0_n_0
    SLICE_X3Y80                                                       r  compressor/gpc222/carry4_inst0/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     8.229 r  compressor/gpc222/carry4_inst0/O[3]
                         net (fo=1, routed)           1.761     9.991    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432    12.422 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.422    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src16_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.533%)  route 0.125ns (49.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE                         0.000     0.000 r  src16_reg[9]/C
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[9]/Q
                         net (fo=2, routed)           0.125     0.253    src16[9]
    SLICE_X4Y82          FDRE                                         r  src16_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.533%)  route 0.125ns (49.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src16_reg[6]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[6]/Q
                         net (fo=2, routed)           0.125     0.253    src16[6]
    SLICE_X4Y80          FDRE                                         r  src16_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=7, routed)           0.126     0.254    src7[4]
    SLICE_X0Y85          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  src10_reg[2]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[2]/Q
                         net (fo=5, routed)           0.113     0.254    src10[2]
    SLICE_X5Y85          FDRE                                         r  src10_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  src12_reg[6]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[6]/Q
                         net (fo=2, routed)           0.126     0.254    src12[6]
    SLICE_X7Y83          FDRE                                         r  src12_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.688%)  route 0.117ns (45.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src20_reg[1]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src20_reg[1]/Q
                         net (fo=5, routed)           0.117     0.258    src20[1]
    SLICE_X1Y78          FDRE                                         r  src20_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  src18_reg[3]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[3]/Q
                         net (fo=5, routed)           0.120     0.261    src18[3]
    SLICE_X5Y81          FDRE                                         r  src18_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.045%)  route 0.133ns (50.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  src17_reg[6]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[6]/Q
                         net (fo=5, routed)           0.133     0.261    src17[6]
    SLICE_X3Y78          FDRE                                         r  src17_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.908%)  route 0.121ns (46.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  src14_reg[2]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[2]/Q
                         net (fo=5, routed)           0.121     0.262    src14[2]
    SLICE_X6Y84          FDRE                                         r  src14_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.823%)  route 0.121ns (46.177%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  src21_reg[4]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src21_reg[4]/Q
                         net (fo=2, routed)           0.121     0.262    src21[4]
    SLICE_X1Y77          FDRE                                         r  src21_reg[5]/D
  -------------------------------------------------------------------    -------------------





