
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/bzip2_183B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3166447 heartbeat IPC: 3.15811 cumulative IPC: 3.15811 (Simulation time: 0 hr 1 min 9 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3166449 (Simulation time: 0 hr 1 min 9 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10294408 heartbeat IPC: 1.40293 cumulative IPC: 1.40293 (Simulation time: 0 hr 1 min 59 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17799350 heartbeat IPC: 1.33246 cumulative IPC: 1.36678 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 25132111 heartbeat IPC: 1.36374 cumulative IPC: 1.36577 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 32899005 heartbeat IPC: 1.28752 cumulative IPC: 1.34533 (Simulation time: 0 hr 4 min 20 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40501624 heartbeat IPC: 1.31534 cumulative IPC: 1.33922 (Simulation time: 0 hr 5 min 9 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49089806 heartbeat IPC: 1.16439 cumulative IPC: 1.30652 (Simulation time: 0 hr 5 min 53 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 56974064 heartbeat IPC: 1.26835 cumulative IPC: 1.30093 (Simulation time: 0 hr 6 min 38 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65256526 heartbeat IPC: 1.20737 cumulative IPC: 1.28845 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 74491431 heartbeat IPC: 1.08285 cumulative IPC: 1.26183 (Simulation time: 0 hr 8 min 15 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 83689784 heartbeat IPC: 1.08715 cumulative IPC: 1.24188 (Simulation time: 0 hr 9 min 2 sec) 
Finished CPU 0 instructions: 100000003 cycles: 80523336 cumulative IPC: 1.24188 (Simulation time: 0 hr 9 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.24188 instructions: 100000003 cycles: 80523336
cpu0_DTLB TOTAL     ACCESS:   21896618  HIT:   21440399  MISS:     456219
cpu0_DTLB LOAD      ACCESS:   17505331  HIT:   17190414  MISS:     314917
cpu0_DTLB RFO       ACCESS:    4391287  HIT:    4249985  MISS:     141302
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.25071 cycles
cpu0_ITLB TOTAL     ACCESS:   10071781  HIT:   10071781  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10071781  HIT:   10071781  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:      40968  HIT:      40967  MISS:          1
cpu0_L1I LOAD      ACCESS:      40968  HIT:      40967  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:     456219  HIT:     455826  MISS:        393
cpu0_STLB LOAD      ACCESS:     314917  HIT:     314776  MISS:        141
cpu0_STLB RFO       ACCESS:     141302  HIT:     141050  MISS:        252
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.178 cycles
cpu0_L1D TOTAL     ACCESS:   20751214  HIT:   19341897  MISS:    1409317
cpu0_L1D LOAD      ACCESS:   14092781  HIT:   13037433  MISS:    1055348
cpu0_L1D RFO       ACCESS:    6658064  HIT:    6304291  MISS:     353773
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        369  HIT:        173  MISS:        196
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 79.8073 cycles
cpu0_L2C TOTAL     ACCESS:    1811542  HIT:    1201264  MISS:     610278
cpu0_L2C LOAD      ACCESS:    1055331  HIT:     695881  MISS:     359450
cpu0_L2C RFO       ACCESS:     353729  HIT:     102945  MISS:     250784
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     402286  HIT:     402260  MISS:         26
cpu0_L2C TRANSLATION ACCESS:        196  HIT:        178  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 158.759 cycles
LLC TOTAL     ACCESS:     898925  HIT:     761907  MISS:     137018
LLC LOAD      ACCESS:     359442  HIT:     300157  MISS:      59285
LLC RFO       ACCESS:     250775  HIT:     185683  MISS:      65092
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     288690  HIT:     276056  MISS:      12634
LLC TRANSLATION ACCESS:         18  HIT:         11  MISS:          7
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 613.562 cycles
Insertion Distribution: 
	LOAD 40755 0 27177 8950 
	RFO 41345 0 23323 13337 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 12680 
	 0 0 12 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       7927  ROW_BUFFER_MISS:     115715
 DBUS AVG_CONGESTED_CYCLE:    3.97642
 WQ ROW_BUFFER_HIT:       6300  ROW_BUFFER_MISS:      83609  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.4501% MPKI: 18.6246 Average ROB Occupancy at Mispredict: 32.3448
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.6246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

