// Seed: 1177103416
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply0 id_4
);
  wor id_6;
  id_7(
      .id_0(1),
      .id_1(),
      .id_2(id_3),
      .id_3(id_0),
      .id_4(1),
      .id_5(id_2 == 1'b0),
      .id_6(id_1),
      .id_7(id_0),
      .id_8(1),
      .id_9(1),
      .id_10(id_1),
      .id_11(("")),
      .id_12(1)
  );
  assign module_1.id_7 = 0;
  wor id_8 = (id_0), id_9;
  assign id_8 = 1'd0 ^ id_6 == 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wand id_9,
    input tri id_10,
    output wire id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    input tri0 id_15,
    output tri id_16
);
  initial assume (1);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_11
  );
endmodule
