module booth_pipo(clk,ld,data_in,data_out);
  input clk,ld;
  input [15:0]data_in;
  output reg [15:0]data_out;
  always @(posedge clk)
    begin
      if(ld)
        data_out<=data_in;
    end
endmodule
