[2025-09-16 20:42:21] START suite=cs trace=streaming_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2740932 heartbeat IPC: 3.648 cumulative IPC: 3.648 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5260101 cumulative IPC: 3.802 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5260101 cumulative IPC: 3.802 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5260102 heartbeat IPC: 3.97 cumulative IPC: 5 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 16848412 heartbeat IPC: 0.8629 cumulative IPC: 0.8629 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 32916287 heartbeat IPC: 0.6224 cumulative IPC: 0.7232 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 45859004 heartbeat IPC: 0.7726 cumulative IPC: 0.7389 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 59840976 heartbeat IPC: 0.7152 cumulative IPC: 0.7329 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 75051165 heartbeat IPC: 0.6575 cumulative IPC: 0.7164 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 90698656 heartbeat IPC: 0.6391 cumulative IPC: 0.7023 (Simulation time: 00 hr 09 min 34 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 107149847 heartbeat IPC: 0.6079 cumulative IPC: 0.687 (Simulation time: 00 hr 11 min 03 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 123795803 heartbeat IPC: 0.6007 cumulative IPC: 0.6749 (Simulation time: 00 hr 12 min 39 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 140474568 heartbeat IPC: 0.5996 cumulative IPC: 0.6656 (Simulation time: 00 hr 14 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 150981280 cumulative IPC: 0.6623 (Simulation time: 00 hr 15 min 44 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 150981280 cumulative IPC: 0.6623 (Simulation time: 00 hr 15 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6623 instructions: 100000000 cycles: 150981280
CPU 0 Branch Prediction Accuracy: 99.52% MPKI: 0.08623 Average ROB Occupancy at Mispredict: 1.152e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00861
BRANCH_INDIRECT: 0.06136
BRANCH_CONDITIONAL: 0.01626
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 796642
LQ_STALL: 49221
SQ_STALL: 51901


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 253.504
REPLAY_LOAD: 117.78319
NON_REPLAY_LOAD: 45.947704

== Total ==
ADDR_TRANS: 285192
REPLAY_LOAD: 193400
NON_REPLAY_LOAD: 318050

== Counts ==
ADDR_TRANS: 1125
REPLAY_LOAD: 1642
NON_REPLAY_LOAD: 6922

cpu0->cpu0_STLB TOTAL        ACCESS:    1573105 HIT:    1550443 MISS:      22662 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1573105 HIT:    1550443 MISS:      22662 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 401.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5329608 HIT:    4642608 MISS:     687000 MSHR_MERGE:         10
cpu0->cpu0_L2C LOAD         ACCESS:    4572517 HIT:    4121985 MISS:     450532 MSHR_MERGE:          8
cpu0->cpu0_L2C RFO          ACCESS:     279808 HIT:      89549 MISS:     190259 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     428953 HIT:     427678 MISS:       1275 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      48330 HIT:       3396 MISS:      44934 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.31 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12455911 HIT:    7697827 MISS:    4758084 MSHR_MERGE:     900833
cpu0->cpu0_L1I LOAD         ACCESS:   12455911 HIT:    7697827 MISS:    4758084 MSHR_MERGE:     900833
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.81 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22960010 HIT:   20137221 MISS:    2822789 MSHR_MERGE:    1779372
cpu0->cpu0_L1D LOAD         ACCESS:   14325287 HIT:   12900749 MISS:    1424538 MSHR_MERGE:     709269
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8580206 HIT:    7230684 MISS:    1349522 MSHR_MERGE:    1069704
cpu0->cpu0_L1D TRANSLATION  ACCESS:      54517 HIT:       5788 MISS:      48729 MSHR_MERGE:        399
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10094439 HIT:    9218024 MISS:     876415 MSHR_MERGE:     360146
cpu0->cpu0_ITLB LOAD         ACCESS:   10094439 HIT:    9218024 MISS:     876415 MSHR_MERGE:     360146
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.626 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22169608 HIT:   20810816 MISS:    1358792 MSHR_MERGE:     301956
cpu0->cpu0_DTLB LOAD         ACCESS:   22169608 HIT:   20810816 MISS:    1358792 MSHR_MERGE:     301956
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.27 cycles
cpu0->LLC TOTAL        ACCESS:     948440 HIT:     518376 MISS:     430064 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     450523 HIT:     164334 MISS:     286189 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     190257 HIT:      83089 MISS:     107168 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     262726 HIT:     261607 MISS:       1119 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      44934 HIT:       9346 MISS:      35588 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10992
  ROW_BUFFER_MISS:     417947
  AVG DBUS CONGESTED CYCLE: 5.184
Channel 0 WQ ROW_BUFFER_HIT:      21155
  ROW_BUFFER_MISS:     115883
  FULL:          0
Channel 0 REFRESHES ISSUED:      12582

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       936654       132138        30580        23426
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           42          157         1066         7869
  STLB miss resolved @ L2C                0           44          340         1268         3945
  STLB miss resolved @ LLC                0           61          646         4257         6128
  STLB miss resolved @ MEM                0           34         1859         7355        26288

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             147144        34331       567380         4447         1834
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            6           35           93          383
  STLB miss resolved @ L2C                0            5           38           75          130
  STLB miss resolved @ LLC                7            1           67          218          243
  STLB miss resolved @ MEM               13            7          131          426         1462
[2025-09-16 20:58:06] END   suite=cs trace=streaming_phase5_core3 (rc=0)
