Generating HDL for page 12.61.12.1 TEST AND BRANCH RESULTS at 7/15/2020 4:54:05 PM
Removed 1 outputs from Gate at 3D to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_NoPin
	and inputs of PS_NO_SCAN,PS_COND_TEST_BRANCH_OP_CODE
	and logic function of NAND
Generating Statement for block at 4A with output pin(s) of OUT_4A_D, OUT_4A_D, OUT_4A_D, OUT_4A_D, OUT_4A_D, OUT_4A_D, OUT_4A_D, OUT_4A_D, OUT_4A_D
	and inputs of OUT_5A_NoPin
	and logic function of NOT
Generating Statement for block at 3A with output pin(s) of OUT_3A_F
	and inputs of OUT_4A_D,PS_QUESTION_MK_OP_MODIFIER,PS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_E
	and inputs of OUT_4A_D,PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD,PS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_D
	and inputs of OUT_4A_D,PS_LAST_LOGIC_GATE_1,PS_K_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_F
	and inputs of OUT_4A_D,PS_PERCENT_SIGN_OP_MODIFIER,PS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_E
	and inputs of OUT_4A_D,PS_W_SYMBOL_OP_MODIFIER,PS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_D
	and inputs of OUT_4A_D,PS_W_SYMBOL_OP_MODIFIER,PS_LAST_LOGIC_GATE_2
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_C
	and inputs of OUT_4A_D,PS_Z_SYMBOL_OP_MODIFIER,PS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_C
	and inputs of OUT_4A_D,PS_LAST_LOGIC_GATE_2,OUT_4I_C
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_C
	and inputs of MS_Q_SYMBOL_OP_MODIFIER,MS_ASTERISK_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_C
	and inputs of OUT_4A_D,PS_Z_SYMBOL_OP_MODIFIER,PS_LAST_LOGIC_GATE_2
	and logic function of NAND
Generating output sheet edge signal assignment to 
	signal MS_RESET_READER_ERROR_LATCH
	from gate output OUT_3A_F
Generating output sheet edge signal assignment to 
	signal MS_RES_PUNCH_OR_PRINT_ERROR
	from gate output OUT_3B_E
Generating output sheet edge signal assignment to 
	signal MS_RESET_END_OF_REEL_IND
	from gate output OUT_3D_D
Generating output sheet edge signal assignment to 
	signal MS_RESET_PROCESS_CK_LAT
	from gate output OUT_3E_F
Generating output sheet edge signal assignment to 
	signal MS_SET_NO_DIV_OVERFLOW
	from gate output OUT_3F_E
Generating output sheet edge signal assignment to 
	signal MS_RESET_DIV_OVERFLOW
	from gate output OUT_3G_D
Generating output sheet edge signal assignment to 
	signal MS_SET_NO_OVERFLOW
	from gate output OUT_3H_C
Generating output sheet edge signal assignment to 
	signal MS_RESET_INQUIRY_ERROR
	from gate output OUT_2H_C
Generating output sheet edge signal assignment to 
	signal MS_RESET_OVERFLOW
	from gate output OUT_3I_C
