--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main_input_processor_8bits.twx main_input_processor_8bits.ncd
-o main_input_processor_8bits.twr main_input_processor_8bits.pcf -ucf
main_input_processor_8bits.ucf

Design file:              main_input_processor_8bits.ncd
Physical constraint file: main_input_processor_8bits.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock OSC_P123
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW0_P66     |    4.153(R)|      SLOW  |   -1.592(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock wr
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
address_bus<0>|    4.047(R)|      SLOW  |   -0.814(R)|      SLOW  |wr_BUFGP          |   0.000|
address_bus<1>|    4.068(R)|      SLOW  |   -0.669(R)|      SLOW  |wr_BUFGP          |   0.000|
databus<0>    |    1.448(R)|      SLOW  |   -0.093(R)|      SLOW  |wr_BUFGP          |   0.000|
databus<1>    |    1.381(R)|      SLOW  |   -0.131(R)|      SLOW  |wr_BUFGP          |   0.000|
databus<2>    |    1.168(R)|      SLOW  |   -0.194(R)|      SLOW  |wr_BUFGP          |   0.000|
databus<3>    |    1.045(R)|      SLOW  |    0.037(R)|      SLOW  |wr_BUFGP          |   0.000|
databus<4>    |    1.652(R)|      SLOW  |   -0.053(R)|      SLOW  |wr_BUFGP          |   0.000|
databus<5>    |    1.805(R)|      SLOW  |   -0.211(R)|      SLOW  |wr_BUFGP          |   0.000|
databus<6>    |    1.961(R)|      SLOW  |   -0.359(R)|      SLOW  |wr_BUFGP          |   0.000|
databus<7>    |    1.354(R)|      SLOW  |   -0.359(R)|      SLOW  |wr_BUFGP          |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock OSC_P123 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
COMMON<0>   |         6.959(R)|      SLOW  |         3.561(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
COMMON<1>   |         6.884(R)|      SLOW  |         3.519(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
COMMON<2>   |         6.758(R)|      SLOW  |         3.415(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
COMMON<3>   |         7.525(R)|      SLOW  |         3.867(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<0>      |         7.971(R)|      SLOW  |         4.173(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<1>      |         8.029(R)|      SLOW  |         4.252(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<2>      |         7.624(R)|      SLOW  |         3.897(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<3>      |         7.912(R)|      SLOW  |         4.111(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<4>      |         7.888(R)|      SLOW  |         4.097(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<5>      |         6.968(R)|      SLOW  |         3.539(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<6>      |         6.924(R)|      SLOW  |         3.477(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock wr to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
GX<0>       |         6.873(R)|      SLOW  |         3.462(R)|      FAST  |wr_BUFGP          |   0.000|
GX<1>       |         7.293(R)|      SLOW  |         3.729(R)|      FAST  |wr_BUFGP          |   0.000|
GX<2>       |         7.068(R)|      SLOW  |         3.586(R)|      FAST  |wr_BUFGP          |   0.000|
GX<3>       |         7.283(R)|      SLOW  |         3.707(R)|      FAST  |wr_BUFGP          |   0.000|
GX<4>       |         7.520(R)|      SLOW  |         3.834(R)|      FAST  |wr_BUFGP          |   0.000|
GX<5>       |         8.494(R)|      SLOW  |         4.429(R)|      FAST  |wr_BUFGP          |   0.000|
GX<6>       |         8.505(R)|      SLOW  |         4.422(R)|      FAST  |wr_BUFGP          |   0.000|
GX<7>       |         8.465(R)|      SLOW  |         4.456(R)|      FAST  |wr_BUFGP          |   0.000|
GY<0>       |         8.020(R)|      SLOW  |         4.160(R)|      FAST  |wr_BUFGP          |   0.000|
GY<1>       |         8.084(R)|      SLOW  |         4.241(R)|      FAST  |wr_BUFGP          |   0.000|
GY<2>       |         7.756(R)|      SLOW  |         4.001(R)|      FAST  |wr_BUFGP          |   0.000|
GY<3>       |         7.756(R)|      SLOW  |         4.001(R)|      FAST  |wr_BUFGP          |   0.000|
GY<4>       |         8.176(R)|      SLOW  |         4.292(R)|      FAST  |wr_BUFGP          |   0.000|
GY<5>       |         8.176(R)|      SLOW  |         4.292(R)|      FAST  |wr_BUFGP          |   0.000|
GY<6>       |         8.196(R)|      SLOW  |         4.288(R)|      FAST  |wr_BUFGP          |   0.000|
GY<7>       |         8.165(R)|      SLOW  |         4.257(R)|      FAST  |wr_BUFGP          |   0.000|
isdx        |         8.788(R)|      SLOW  |         4.631(R)|      FAST  |wr_BUFGP          |   0.000|
isdy        |         8.009(R)|      SLOW  |         4.287(R)|      FAST  |wr_BUFGP          |   0.000|
xDir        |         8.657(R)|      SLOW  |         4.527(R)|      FAST  |wr_BUFGP          |   0.000|
yDir        |         7.684(R)|      SLOW  |         4.083(R)|      FAST  |wr_BUFGP          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    8.045|         |         |         |
wr             |    3.117|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wr             |    6.218|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov  7 08:41:30 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



