// Seed: 1251199072
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout supply1 id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    output uwire id_0
);
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  logic _id_3;
  ;
  if (1) begin : LABEL_0
    wire [1 : id_3] id_4;
  end else begin : LABEL_1
    wire id_5;
  end
endmodule
module module_2 #(
    parameter id_4 = 32'd98
) (
    input wand id_0,
    input wire id_1,
    output tri id_2,
    input uwire id_3,
    output supply0 _id_4
);
  struct packed {logic [id_4 : -1  <  1] id_6;} id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
