Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/David/Documents/LabsFPGADigital/LabFPGA2/full_adder/full_adder_isim_beh.exe -prj C:/Users/David/Documents/LabsFPGADigital/LabFPGA2/full_adder/full_adder_beh.prj work.full_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA2/full_adder/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA2/full_adder/full_addder.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA2/full_adder/full_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity full_addder [full_addder_default]
Compiling architecture behavior of entity full_adder
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/David/Documents/LabsFPGADigital/LabFPGA2/full_adder/full_adder_isim_beh.exe
Fuse Memory Usage: 31136 KB
Fuse CPU Usage: 421 ms
