<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver devcfg v3_1: xdevcfg_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xdevcfg_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a0ef2314da900fbedf58a20f611078e7c">XDCFG_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a40ccdd2b121359e65b1f95e5f32be3d8">XDCFG_DMA_INVALID_ADDRESS</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a2830ab27372d4841a56ae22b06aa1f9a">XDCFG_UNLOCK_DATA</a>&nbsp;&nbsp;&nbsp;0x757BDF0D</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aadcf2bdbe1acce8ab95b0466da519088">XDCFG_BASE_ADDRESS</a>&nbsp;&nbsp;&nbsp;0xF8007000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#af9a1d48578faa2caf085c0d8d7f48897">XDCFG_CONFIG_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x508</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a77561dc2e9ea13137f50a8193b8fbcd3">XDcfg_ReadReg</a>(BaseAddr, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a8ae617fbb2b3e148a8b2489e90fbdea3">XDcfg_WriteReg</a>(BaseAddr, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Offsets of registers from the start of the device </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a31ebfed655e59d8ee204b253e04ee024">XDCFG_CTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ad126a845b17979d640cd2dd00eab29f9">XDCFG_LOCK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a3fafe11b95af8da04f385c9313a6958b">XDCFG_CFG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a5abc2123bae0a1d3512d41be98ca477c">XDCFG_INT_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a15552ab3878c35ec94749ebed5247fe5">XDCFG_INT_MASK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a6646b7874a5c9cc7bcdba6072bb4ff72">XDCFG_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a18c6f2aab3a27da352296a1324ed73b4">XDCFG_DMA_SRC_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a24e1d08d2aa66c6fe2a8be9086ef9a41">XDCFG_DMA_DEST_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aaf9fa64a65762a428ba36bd38a80ab80">XDCFG_DMA_SRC_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#affc13cbb412f77e54b0ecf2f25e205ee">XDCFG_DMA_DEST_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a895856e5cf4578a328a12bb0f0287826">XDCFG_ROM_SHADOW_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#afe5bf5a7eb6a4d2e8d5a7a9cc8f60d59">XDCFG_MULTIBOOT_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ad56285ef89202c084bad1724cc3f8df1">XDCFG_SW_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a7dfcf6697edba5f229b22fc33d614363">XDCFG_UNLOCK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a80ad10863ac12916d347046e8263f5b2">XDCFG_MCTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6587fa74112d2fea030b84c1588d9b7d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ac111c754b7a79aba4ad9d66beeaaddc8">XDCFG_CTRL_FORCE_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a6b2100592757335d946e0466f84adcf9">XDCFG_CTRL_PCFG_PROG_B_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ac7e72bf0cbb6551a2f74abfd265e6619">XDCFG_CTRL_PCFG_POR_CNT_4K_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aac84a7176f99dc0e1d66a53673053228">XDCFG_CTRL_PCAP_PR_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ade98fb162f4954144b33a71eb81a25e3">XDCFG_CTRL_PCAP_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a16cb1e4072240a97799a685fad35234f">XDCFG_CTRL_PCAP_RATE_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ae54ce392946a79ecb63fefc9f6087d57">XDCFG_CTRL_MULTIBOOT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a2fb2e3f895a89aac522ba93e0697e078">XDCFG_CTRL_JTAG_CHAIN_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#adf49fc564c0c61b6511a171eb045e0a5">XDCFG_CTRL_USER_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ac9a915bd47631afa6954dc306283b413">XDCFG_CTRL_PCFG_AES_FUSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aabe1c3e1a3156147fdd1716d063574c0">XDCFG_CTRL_PCFG_AES_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000E00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ac75c8af80babda8c6387d5b9f83e63b5">XDCFG_CTRL_SEU_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a3ad33e86575e803961abfaf7593907e7">XDCFG_CTRL_SEC_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a62d4f8110807f2ebbb148de931990a82">XDCFG_CTRL_SPNIDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a0bc4a40162eccf50446c13b41a5deae6">XDCFG_CTRL_SPIDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aee65740fa83e66131a1b706844bbc368">XDCFG_CTRL_NIDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a4cb6befced97425b6288e7f80a4cb882">XDCFG_CTRL_DBGEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ae013378d19bdbab0d16fddce8707f61f">XDCFG_CTRL_DAP_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>
<tr><td colspan="2"><div class="groupHeader">Lock register bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpfda07ef3fcaa725d09a9b0430cabfa6d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ab3ad8e8bf58fb796d3b6359cf276a0eb">XDCFG_LOCK_AES_EFUSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ad4c541e7e72c1d43d9b5fd5aa8ae2c85">XDCFG_LOCK_AES_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a245a296585dd3c08615b96a319e75026">XDCFG_LOCK_SEU_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a7061616f307b1f98ab4b6945664333ad">XDCFG_LOCK_SEC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a02c2ca7416d5d3f208a15ca865f33f40">XDCFG_LOCK_DBG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Config Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpfc8c082d59d7695c5a11684babe9b061"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a3540b49682ec44e90f106532526cdf1d">XDCFG_CFG_RFIFO_TH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a022faf83302e04ad191b6ee2c15ed282">XDCFG_CFG_WFIFO_TH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a1e63502ef0cc6680e3630a9a0e57efa8">XDCFG_CFG_RCLK_EDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a648711e2e48a1fa8feadf390f213c422">XDCFG_CFG_WCLK_EDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aa667b16475c1b06aa123e3ea54237a65">XDCFG_CFG_DISABLE_SRC_INC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a7dfcd2790e4eff2350b2c77e69bb0dbc">XDCFG_CFG_DISABLE_DST_INC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Status/Mask Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp055ffea712b87e14209af38ebe6e0ee7"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aa150109448e0dae4f63c97e8d4835ac4">XDCFG_IXR_PSS_GTS_USR_B_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ad806a28b37776eb5714cca5e47ebf51a">XDCFG_IXR_PSS_FST_CFG_B_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aae0cdad7bf3b52dbf8fa6009492257e5">XDCFG_IXR_PSS_GPWRDWN_B_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a2850a459bed5fde0901bc16ae41fcf72">XDCFG_IXR_PSS_GTS_CFG_B_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a36eedd2831c6dae36cd432921d34b5f0">XDCFG_IXR_PSS_CFG_RESET_B_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#af276d56385dd1326c99d5c70640458b8">XDCFG_IXR_AXI_WTO_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aebe4d8aa713686020c2df8ef52f52486">XDCFG_IXR_AXI_WERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a82b988804f908861e58f6c8409fb61dc">XDCFG_IXR_AXI_RTO_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a80a342c6002722176c408a91aa177bb2">XDCFG_IXR_AXI_RERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#afd279fe5c6af5cb49cb22efe8487288b">XDCFG_IXR_RX_FIFO_OV_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a4d0f39a67ebecfe3208f90adb975c164">XDCFG_IXR_WR_FIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a8d2b8bff7a8acef986264a348153d7ec">XDCFG_IXR_RD_FIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#add33fcf28c9438e3a23e21571e9cc196">XDCFG_IXR_DMA_CMD_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a66dc8e74c39f3a79b9a4260d2e5064a8">XDCFG_IXR_DMA_Q_OV_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a219beab8ecbdaa4e74c8d130b94e4ae0">XDCFG_IXR_DMA_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ae46a37df60109876c5f96d62dc6b9f78">XDCFG_IXR_D_P_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a349dc6e8fe9e165ffaaf0329da6a3ca3">XDCFG_IXR_P2D_LEN_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a84c13cf9502fdc6e4b5aca232322eebb">XDCFG_IXR_PCFG_HMAC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a3b85bf633686d74c21c9358be8497095">XDCFG_IXR_PCFG_SEU_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#afddabfd06735e901077dcb54ac83e23a">XDCFG_IXR_PCFG_POR_B_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a3b2eef5103e50bb1dd8cb4b3abda13f0">XDCFG_IXR_PCFG_CFG_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a39c7e70832ef5a30a251342bf831f088">XDCFG_IXR_PCFG_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aa818ba9c2de5717835e855fba4756dce">XDCFG_IXR_PCFG_INIT_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a5ae21c6f80c245ea0085c5e5645703f1">XDCFG_IXR_PCFG_INIT_NE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a79c4878a47796227778f7dd479e9b140">XDCFG_IXR_ERROR_FLAGS_MASK</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ad6bf5c4e495b1d96bf28c350983ca608">XDCFG_IXR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00F7F8EF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp92052bfe4116bbae7bdd7f40575ed653"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a48a0c155d061c98656101cb19a87f0a0">XDCFG_STATUS_DMA_CMD_Q_F_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ad26b8675cf6625f83b93e5d8f41f1065">XDCFG_STATUS_DMA_CMD_Q_E_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aff5f9c1fa417a9544adf896282d205b9">XDCFG_STATUS_DMA_DONE_CNT_MASK</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a78f9aed2cc9225155a3414f117519bf0">XDCFG_STATUS_RX_FIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x01F000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a5fafa4549ef417021328567aca7fa549">XDCFG_STATUS_TX_FIFO_LVL_MASK</a>&nbsp;&nbsp;&nbsp;0x0007F000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a3a8789bdbea24952f5301d75fcff272a">XDCFG_STATUS_PSS_GTS_USR_B</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ab8f00411613dddd1742c39696388c3fc">XDCFG_STATUS_PSS_FST_CFG_B</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a4fb070b786553db7ff88deadab2bb6cb">XDCFG_STATUS_PSS_GPWRDWN_B</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a339bdad1a39196eaef22c9453f60a6f1">XDCFG_STATUS_PSS_GTS_CFG_B</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a7e4cdd2d6218376746d4f73232b1935d">XDCFG_STATUS_SECURE_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ad4508fc28f5b539b7214e239591809fd">XDCFG_STATUS_ILLEGAL_APB_ACCESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a1568dc0a278536df9687278619c74474">XDCFG_STATUS_PSS_CFG_RESET_B</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a2adb521e9dab8223c16f2ebbfccc830f">XDCFG_STATUS_PCFG_INIT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#afb4c8340ab30a1cd2c683dd12c1e44eb">XDCFG_STATUS_EFUSE_BBRAM_KEY_DISABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#acca94ac04133576c96fb1083d234638b">XDCFG_STATUS_EFUSE_SEC_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aaabb6a4426bae09df68669a1bec2b769">XDCFG_STATUS_EFUSE_JTAG_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Source/Destination Transfer Length Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5e029d18ec5e829eb9d4a5fd4d4aba61"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a73f403fdc1d3a80ff519b9aa5d8902ff">XDCFG_DMA_LEN_MASK</a>&nbsp;&nbsp;&nbsp;0x7FFFFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Miscellaneous Control Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpaccb2ce95ee30be0d298271bb58608dc"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#ade09d0c3fb076a8e0849d9a6acddef46">XDCFG_MCTRL_PCAP_PS_VERSION_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a2578e62e3b1e6e9783f523779c6d8323">XDCFG_MCTRL_PCAP_PS_VERSION_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aa5d7d25bc3d66e24bce45553e863b731">XDCFG_MCTRL_PCAP_LPBK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td colspan="2"><div class="groupHeader">FIFO Threshold Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc6a40622d54f93718d0d0e433c4a1c3d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#aec5cdaff00256c1b1fcbb1fd4cefbd57">XDCFG_CFG_FIFO_QUARTER</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a6d3a835786acfb7c150a51fea707af4e">XDCFG_CFG_FIFO_HALF</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a302649f2eccc0c208558a667eeb3d31b">XDCFG_CFG_FIFO_3QUARTER</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a4d79fa4095c652f0aaccc1eef6f11a3b">XDCFG_CFG_FIFO_EMPTY</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdevcfg__hw_8h.html#a995fb32dbac8a7899c9be66a8bf7d3d1">XDcfg_ResetHw</a> (u32 BaseAddr)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file contains the hardware interface to the Device Config Interface.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who Date     Changes
 ----- --- -------- ---------------------------------------------
 1.00a hvm 02/07/11 First release
 2.01a nm  08/01/12 Added defines for the PS Version bits,
	             removed the FIFO Flush bits from the
		     Miscellaneous Control Reg
 2.03a nm  04/19/13 Fixed CR# 703728.
		     Updated the register definitions as per the latest TRM
		     version UG585 (v1.4) November 16, 2012.
 2.04a	kpc	10/07/13 Added function prototype.	
 3.00a	kpc	25/02/14 Corrected the XDCFG_BASE_ADDRESS macro value.
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="aadcf2bdbe1acce8ab95b0466da519088"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_BASE_ADDRESS" ref="aadcf2bdbe1acce8ab95b0466da519088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_BASE_ADDRESS&nbsp;&nbsp;&nbsp;0xF8007000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Config base address </p>

</div>
</div>
<a class="anchor" id="a7dfcd2790e4eff2350b2c77e69bb0dbc"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_DISABLE_DST_INC_MASK" ref="a7dfcd2790e4eff2350b2c77e69bb0dbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_DISABLE_DST_INC_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable Destination address increment mask </p>

</div>
</div>
<a class="anchor" id="aa667b16475c1b06aa123e3ea54237a65"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_DISABLE_SRC_INC_MASK" ref="aa667b16475c1b06aa123e3ea54237a65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_DISABLE_SRC_INC_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable Source address increment mask </p>

</div>
</div>
<a class="anchor" id="a302649f2eccc0c208558a667eeb3d31b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_FIFO_3QUARTER" ref="a302649f2eccc0c208558a667eeb3d31b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_FIFO_3QUARTER&nbsp;&nbsp;&nbsp;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>3/4 empty </p>

</div>
</div>
<a class="anchor" id="a4d79fa4095c652f0aaccc1eef6f11a3b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_FIFO_EMPTY" ref="a4d79fa4095c652f0aaccc1eef6f11a3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_FIFO_EMPTY&nbsp;&nbsp;&nbsp;0x4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Empty </p>

</div>
</div>
<a class="anchor" id="a6d3a835786acfb7c150a51fea707af4e"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_FIFO_HALF" ref="a6d3a835786acfb7c150a51fea707af4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_FIFO_HALF&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half empty </p>

</div>
</div>
<a class="anchor" id="aec5cdaff00256c1b1fcbb1fd4cefbd57"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_FIFO_QUARTER" ref="aec5cdaff00256c1b1fcbb1fd4cefbd57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_FIFO_QUARTER&nbsp;&nbsp;&nbsp;0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Quarter empty </p>

</div>
</div>
<a class="anchor" id="a3fafe11b95af8da04f385c9313a6958b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_OFFSET" ref="a3fafe11b95af8da04f385c9313a6958b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Register </p>

</div>
</div>
<a class="anchor" id="a1e63502ef0cc6680e3630a9a0e57efa8"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_RCLK_EDGE_MASK" ref="a1e63502ef0cc6680e3630a9a0e57efa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_RCLK_EDGE_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read data active clock edge </p>

</div>
</div>
<a class="anchor" id="a3540b49682ec44e90f106532526cdf1d"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_RFIFO_TH_MASK" ref="a3540b49682ec44e90f106532526cdf1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_RFIFO_TH_MASK&nbsp;&nbsp;&nbsp;0x00000C00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read FIFO Threshold Mask </p>

</div>
</div>
<a class="anchor" id="a648711e2e48a1fa8feadf390f213c422"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_WCLK_EDGE_MASK" ref="a648711e2e48a1fa8feadf390f213c422" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_WCLK_EDGE_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write data active clock edge </p>

</div>
</div>
<a class="anchor" id="a022faf83302e04ad191b6ee2c15ed282"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CFG_WFIFO_TH_MASK" ref="a022faf83302e04ad191b6ee2c15ed282" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CFG_WFIFO_TH_MASK&nbsp;&nbsp;&nbsp;0x00000300</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write FIFO Threshold Mask </p>

</div>
</div>
<a class="anchor" id="af9a1d48578faa2caf085c0d8d7f48897"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CONFIG_RESET_VALUE" ref="af9a1d48578faa2caf085c0d8d7f48897" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CONFIG_RESET_VALUE&nbsp;&nbsp;&nbsp;0x508</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Config reg reset value </p>

</div>
</div>
<a class="anchor" id="ae013378d19bdbab0d16fddce8707f61f"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_DAP_EN_MASK" ref="ae013378d19bdbab0d16fddce8707f61f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_DAP_EN_MASK&nbsp;&nbsp;&nbsp;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAP Enable Mask </p>

</div>
</div>
<a class="anchor" id="a4cb6befced97425b6288e7f80a4cb882"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_DBGEN_MASK" ref="a4cb6befced97425b6288e7f80a4cb882" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_DBGEN_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Invasive Debug Enable </p>

</div>
</div>
<a class="anchor" id="ac111c754b7a79aba4ad9d66beeaaddc8"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_FORCE_RST_MASK" ref="ac111c754b7a79aba4ad9d66beeaaddc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_FORCE_RST_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force into Secure Reset </p>

</div>
</div>
<a class="anchor" id="a2fb2e3f895a89aac522ba93e0697e078"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_JTAG_CHAIN_DIS_MASK" ref="a2fb2e3f895a89aac522ba93e0697e078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_JTAG_CHAIN_DIS_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JTAG Chain Disable </p>

</div>
</div>
<a class="anchor" id="ae54ce392946a79ecb63fefc9f6087d57"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_MULTIBOOT_EN_MASK" ref="ae54ce392946a79ecb63fefc9f6087d57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_MULTIBOOT_EN_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Multiboot Enable </p>

</div>
</div>
<a class="anchor" id="aee65740fa83e66131a1b706844bbc368"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_NIDEN_MASK" ref="aee65740fa83e66131a1b706844bbc368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_NIDEN_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Non-Invasive Debug Enable </p>

</div>
</div>
<a class="anchor" id="a31ebfed655e59d8ee204b253e04ee024"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_OFFSET" ref="a31ebfed655e59d8ee204b253e04ee024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control Register </p>

</div>
</div>
<a class="anchor" id="ade98fb162f4954144b33a71eb81a25e3"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCAP_MODE_MASK" ref="ade98fb162f4954144b33a71eb81a25e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCAP_MODE_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable PCAP </p>

</div>
</div>
<a class="anchor" id="aac84a7176f99dc0e1d66a53673053228"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCAP_PR_MASK" ref="aac84a7176f99dc0e1d66a53673053228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCAP_PR_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable PCAP for PR </p>

</div>
</div>
<a class="anchor" id="a16cb1e4072240a97799a685fad35234f"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCAP_RATE_EN_MASK" ref="a16cb1e4072240a97799a685fad35234f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCAP_RATE_EN_MASK&nbsp;&nbsp;&nbsp;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable PCAP send data to FPGA every 4 PCAP cycles </p>

</div>
</div>
<a class="anchor" id="aabe1c3e1a3156147fdd1716d063574c0"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCFG_AES_EN_MASK" ref="aabe1c3e1a3156147fdd1716d063574c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCFG_AES_EN_MASK&nbsp;&nbsp;&nbsp;0x00000E00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Enable Mask </p>

</div>
</div>
<a class="anchor" id="ac9a915bd47631afa6954dc306283b413"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCFG_AES_FUSE_MASK" ref="ac9a915bd47631afa6954dc306283b413" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCFG_AES_FUSE_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES key source </p>

</div>
</div>
<a class="anchor" id="ac7e72bf0cbb6551a2f74abfd265e6619"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCFG_POR_CNT_4K_MASK" ref="ac7e72bf0cbb6551a2f74abfd265e6619" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCFG_POR_CNT_4K_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control PL POR timer </p>

</div>
</div>
<a class="anchor" id="a6b2100592757335d946e0466f84adcf9"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_PCFG_PROG_B_MASK" ref="a6b2100592757335d946e0466f84adcf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_PCFG_PROG_B_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Program signal to Reset FPGA </p>

</div>
</div>
<a class="anchor" id="a3ad33e86575e803961abfaf7593907e7"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_SEC_EN_MASK" ref="a3ad33e86575e803961abfaf7593907e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_SEC_EN_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Secure/Non Secure Status mask </p>

</div>
</div>
<a class="anchor" id="ac75c8af80babda8c6387d5b9f83e63b5"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_SEU_EN_MASK" ref="ac75c8af80babda8c6387d5b9f83e63b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_SEU_EN_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SEU Enable Mask </p>

</div>
</div>
<a class="anchor" id="a0bc4a40162eccf50446c13b41a5deae6"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_SPIDEN_MASK" ref="a0bc4a40162eccf50446c13b41a5deae6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_SPIDEN_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Secure Invasive Debug Enable </p>

</div>
</div>
<a class="anchor" id="a62d4f8110807f2ebbb148de931990a82"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_SPNIDEN_MASK" ref="a62d4f8110807f2ebbb148de931990a82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_SPNIDEN_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Secure Non Invasive Debug Enable </p>

</div>
</div>
<a class="anchor" id="adf49fc564c0c61b6511a171eb045e0a5"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_CTRL_USER_MODE_MASK" ref="adf49fc564c0c61b6511a171eb045e0a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_CTRL_USER_MODE_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User Mode Mask </p>

</div>
</div>
<a class="anchor" id="a24e1d08d2aa66c6fe2a8be9086ef9a41"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_DEST_ADDR_OFFSET" ref="a24e1d08d2aa66c6fe2a8be9086ef9a41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_DEST_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Destination Address Reg </p>

</div>
</div>
<a class="anchor" id="affc13cbb412f77e54b0ecf2f25e205ee"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_DEST_LEN_OFFSET" ref="affc13cbb412f77e54b0ecf2f25e205ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_DEST_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Destination Transfer </p>

</div>
</div>
<a class="anchor" id="a40ccdd2b121359e65b1f95e5f32be3d8"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_INVALID_ADDRESS" ref="a40ccdd2b121359e65b1f95e5f32be3d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_INVALID_ADDRESS&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Invalid DMA address </p>

</div>
</div>
<a class="anchor" id="a73f403fdc1d3a80ff519b9aa5d8902ff"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_LEN_MASK" ref="a73f403fdc1d3a80ff519b9aa5d8902ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_LEN_MASK&nbsp;&nbsp;&nbsp;0x7FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Length Mask </p>

</div>
</div>
<a class="anchor" id="a18c6f2aab3a27da352296a1324ed73b4"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_SRC_ADDR_OFFSET" ref="a18c6f2aab3a27da352296a1324ed73b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_SRC_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Source Address Register </p>

</div>
</div>
<a class="anchor" id="aaf9fa64a65762a428ba36bd38a80ab80"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_DMA_SRC_LEN_OFFSET" ref="aaf9fa64a65762a428ba36bd38a80ab80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_DMA_SRC_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Source Transfer Length </p>

</div>
</div>
<a class="anchor" id="a0ef2314da900fbedf58a20f611078e7c"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_HW_H" ref="a0ef2314da900fbedf58a20f611078e7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a15552ab3878c35ec94749ebed5247fe5"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_INT_MASK_OFFSET" ref="a15552ab3878c35ec94749ebed5247fe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_INT_MASK_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask Register </p>

</div>
</div>
<a class="anchor" id="a5abc2123bae0a1d3512d41be98ca477c"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_INT_STS_OFFSET" ref="a5abc2123bae0a1d3512d41be98ca477c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_INT_STS_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="ad6bf5c4e495b1d96bf28c350983ca608"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_ALL_MASK" ref="ad6bf5c4e495b1d96bf28c350983ca608" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00F7F8EF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a80a342c6002722176c408a91aa177bb2"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_AXI_RERR_MASK" ref="a80a342c6002722176c408a91aa177bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_AXI_RERR_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXI Read response error </p>

</div>
</div>
<a class="anchor" id="a82b988804f908861e58f6c8409fb61dc"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_AXI_RTO_MASK" ref="a82b988804f908861e58f6c8409fb61dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_AXI_RTO_MASK&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXI Read Address or response timeout </p>

</div>
</div>
<a class="anchor" id="aebe4d8aa713686020c2df8ef52f52486"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_AXI_WERR_MASK" ref="aebe4d8aa713686020c2df8ef52f52486" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_AXI_WERR_MASK&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXI Write response error </p>

</div>
</div>
<a class="anchor" id="af276d56385dd1326c99d5c70640458b8"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_AXI_WTO_MASK" ref="af276d56385dd1326c99d5c70640458b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_AXI_WTO_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXI Write Address or Data or response timeout </p>

</div>
</div>
<a class="anchor" id="ae46a37df60109876c5f96d62dc6b9f78"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_D_P_DONE_MASK" ref="ae46a37df60109876c5f96d62dc6b9f78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_D_P_DONE_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA and PCAP transfers Done </p>

</div>
</div>
<a class="anchor" id="add33fcf28c9438e3a23e21571e9cc196"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_DMA_CMD_ERR_MASK" ref="add33fcf28c9438e3a23e21571e9cc196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_DMA_CMD_ERR_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Illegal DMA command </p>

</div>
</div>
<a class="anchor" id="a219beab8ecbdaa4e74c8d130b94e4ae0"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_DMA_DONE_MASK" ref="a219beab8ecbdaa4e74c8d130b94e4ae0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_DMA_DONE_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Command Done </p>

</div>
</div>
<a class="anchor" id="a66dc8e74c39f3a79b9a4260d2e5064a8"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_DMA_Q_OV_MASK" ref="a66dc8e74c39f3a79b9a4260d2e5064a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_DMA_Q_OV_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA command queue overflow </p>

</div>
</div>
<a class="anchor" id="a79c4878a47796227778f7dd479e9b140"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_ERROR_FLAGS_MASK" ref="a79c4878a47796227778f7dd479e9b140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_ERROR_FLAGS_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdevcfg__hw_8h.html#af276d56385dd1326c99d5c70640458b8">XDCFG_IXR_AXI_WTO_MASK</a> | \
                                                <a class="code" href="xdevcfg__hw_8h.html#aebe4d8aa713686020c2df8ef52f52486">XDCFG_IXR_AXI_WERR_MASK</a> | \
                                                <a class="code" href="xdevcfg__hw_8h.html#a82b988804f908861e58f6c8409fb61dc">XDCFG_IXR_AXI_RTO_MASK</a> |  \
                                                <a class="code" href="xdevcfg__hw_8h.html#a80a342c6002722176c408a91aa177bb2">XDCFG_IXR_AXI_RERR_MASK</a> | \
                                                <a class="code" href="xdevcfg__hw_8h.html#afd279fe5c6af5cb49cb22efe8487288b">XDCFG_IXR_RX_FIFO_OV_MASK</a> | \
                                                <a class="code" href="xdevcfg__hw_8h.html#add33fcf28c9438e3a23e21571e9cc196">XDCFG_IXR_DMA_CMD_ERR_MASK</a> |\
                                                <a class="code" href="xdevcfg__hw_8h.html#a66dc8e74c39f3a79b9a4260d2e5064a8">XDCFG_IXR_DMA_Q_OV_MASK</a> |   \
                                                <a class="code" href="xdevcfg__hw_8h.html#a349dc6e8fe9e165ffaaf0329da6a3ca3">XDCFG_IXR_P2D_LEN_ERR_MASK</a> |\
                                                <a class="code" href="xdevcfg__hw_8h.html#a84c13cf9502fdc6e4b5aca232322eebb">XDCFG_IXR_PCFG_HMAC_ERR_MASK</a>)
</pre></div>
</div>
</div>
<a class="anchor" id="a349dc6e8fe9e165ffaaf0329da6a3ca3"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_P2D_LEN_ERR_MASK" ref="a349dc6e8fe9e165ffaaf0329da6a3ca3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_P2D_LEN_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCAP to DMA transfer length error </p>

</div>
</div>
<a class="anchor" id="a3b2eef5103e50bb1dd8cb4b3abda13f0"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_CFG_RST_MASK" ref="a3b2eef5103e50bb1dd8cb4b3abda13f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_CFG_RST_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FPGA Reset mask </p>

</div>
</div>
<a class="anchor" id="a39c7e70832ef5a30a251342bf831f088"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_DONE_MASK" ref="a39c7e70832ef5a30a251342bf831f088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_DONE_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Done Signal Mask </p>

</div>
</div>
<a class="anchor" id="a84c13cf9502fdc6e4b5aca232322eebb"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_HMAC_ERR_MASK" ref="a84c13cf9502fdc6e4b5aca232322eebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_HMAC_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HMAC error mask </p>

</div>
</div>
<a class="anchor" id="a5ae21c6f80c245ea0085c5e5645703f1"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_INIT_NE_MASK" ref="a5ae21c6f80c245ea0085c5e5645703f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_INIT_NE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Detect Negative edge of Init Signal </p>

</div>
</div>
<a class="anchor" id="aa818ba9c2de5717835e855fba4756dce"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_INIT_PE_MASK" ref="aa818ba9c2de5717835e855fba4756dce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_INIT_PE_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Detect Positive edge of Init Signal </p>

</div>
</div>
<a class="anchor" id="afddabfd06735e901077dcb54ac83e23a"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_POR_B_MASK" ref="afddabfd06735e901077dcb54ac83e23a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_POR_B_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FPGA POR mask </p>

</div>
</div>
<a class="anchor" id="a3b85bf633686d74c21c9358be8497095"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PCFG_SEU_ERR_MASK" ref="a3b85bf633686d74c21c9358be8497095" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PCFG_SEU_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SEU Error mask </p>

</div>
</div>
<a class="anchor" id="a36eedd2831c6dae36cd432921d34b5f0"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_CFG_RESET_B_MASK" ref="a36eedd2831c6dae36cd432921d34b5f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_CFG_RESET_B_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL configuration reset </p>

</div>
</div>
<a class="anchor" id="ad806a28b37776eb5714cca5e47ebf51a"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_FST_CFG_B_MASK" ref="ad806a28b37776eb5714cca5e47ebf51a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_FST_CFG_B_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First configuration done </p>

</div>
</div>
<a class="anchor" id="aae0cdad7bf3b52dbf8fa6009492257e5"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_GPWRDWN_B_MASK" ref="aae0cdad7bf3b52dbf8fa6009492257e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_GPWRDWN_B_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global power down </p>

</div>
</div>
<a class="anchor" id="a2850a459bed5fde0901bc16ae41fcf72"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_GTS_CFG_B_MASK" ref="a2850a459bed5fde0901bc16ae41fcf72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_GTS_CFG_B_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tri-state IO during configuration </p>

</div>
</div>
<a class="anchor" id="aa150109448e0dae4f63c97e8d4835ac4"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_PSS_GTS_USR_B_MASK" ref="aa150109448e0dae4f63c97e8d4835ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_PSS_GTS_USR_B_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tri-state IO during HIZ </p>

</div>
</div>
<a class="anchor" id="a8d2b8bff7a8acef986264a348153d7ec"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_RD_FIFO_LVL_MASK" ref="a8d2b8bff7a8acef986264a348153d7ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_RD_FIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO greater than threshold </p>

</div>
</div>
<a class="anchor" id="afd279fe5c6af5cb49cb22efe8487288b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_RX_FIFO_OV_MASK" ref="afd279fe5c6af5cb49cb22efe8487288b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_RX_FIFO_OV_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Overflow </p>

</div>
</div>
<a class="anchor" id="a4d0f39a67ebecfe3208f90adb975c164"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_IXR_WR_FIFO_LVL_MASK" ref="a4d0f39a67ebecfe3208f90adb975c164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_IXR_WR_FIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO less than threshold </p>

</div>
</div>
<a class="anchor" id="ab3ad8e8bf58fb796d3b6359cf276a0eb"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_AES_EFUSE_MASK" ref="ab3ad8e8bf58fb796d3b6359cf276a0eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_AES_EFUSE_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lock AES Efuse bit </p>

</div>
</div>
<a class="anchor" id="ad4c541e7e72c1d43d9b5fd5aa8ae2c85"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_AES_EN_MASK" ref="ad4c541e7e72c1d43d9b5fd5aa8ae2c85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_AES_EN_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lock AES_EN update </p>

</div>
</div>
<a class="anchor" id="a02c2ca7416d5d3f208a15ca865f33f40"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_DBG_MASK" ref="a02c2ca7416d5d3f208a15ca865f33f40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_DBG_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This bit locks security config including: DAP_En, DBGEN,, NIDEN, SPNIEN </p>

</div>
</div>
<a class="anchor" id="ad126a845b17979d640cd2dd00eab29f9"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_OFFSET" ref="ad126a845b17979d640cd2dd00eab29f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lock Register </p>

</div>
</div>
<a class="anchor" id="a7061616f307b1f98ab4b6945664333ad"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_SEC_MASK" ref="a7061616f307b1f98ab4b6945664333ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_SEC_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lock SEC_EN and USER_MODE </p>

</div>
</div>
<a class="anchor" id="a245a296585dd3c08615b96a319e75026"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_LOCK_SEU_MASK" ref="a245a296585dd3c08615b96a319e75026" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_LOCK_SEU_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lock SEU_En update </p>

</div>
</div>
<a class="anchor" id="a80ad10863ac12916d347046e8263f5b2"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MCTRL_OFFSET" ref="a80ad10863ac12916d347046e8263f5b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MCTRL_OFFSET&nbsp;&nbsp;&nbsp;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Miscellaneous Control Reg </p>

</div>
</div>
<a class="anchor" id="aa5d7d25bc3d66e24bce45553e863b731"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MCTRL_PCAP_LPBK_MASK" ref="aa5d7d25bc3d66e24bce45553e863b731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MCTRL_PCAP_LPBK_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCAP loopback mask </p>

</div>
</div>
<a class="anchor" id="ade09d0c3fb076a8e0849d9a6acddef46"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MCTRL_PCAP_PS_VERSION_MASK" ref="ade09d0c3fb076a8e0849d9a6acddef46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MCTRL_PCAP_PS_VERSION_MASK&nbsp;&nbsp;&nbsp;0xF0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PS Version Mask </p>

</div>
</div>
<a class="anchor" id="a2578e62e3b1e6e9783f523779c6d8323"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MCTRL_PCAP_PS_VERSION_SHIFT" ref="a2578e62e3b1e6e9783f523779c6d8323" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MCTRL_PCAP_PS_VERSION_SHIFT&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PS Version Shift </p>

</div>
</div>
<a class="anchor" id="afe5bf5a7eb6a4d2e8d5a7a9cc8f60d59"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_MULTIBOOT_ADDR_OFFSET" ref="afe5bf5a7eb6a4d2e8d5a7a9cc8f60d59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_MULTIBOOT_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Multi BootAddress Pointer </p>

</div>
</div>
<a class="anchor" id="a77561dc2e9ea13137f50a8193b8fbcd3"></a><!-- doxytag: member="xdevcfg_hw.h::XDcfg_ReadReg" ref="a77561dc2e9ea13137f50a8193b8fbcd3" args="(BaseAddr, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDcfg_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdevcfg__hw_8h.html#a77561dc2e9ea13137f50a8193b8fbcd3">XDcfg_ReadReg(u32 BaseAddr, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a895856e5cf4578a328a12bb0f0287826"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_ROM_SHADOW_OFFSET" ref="a895856e5cf4578a328a12bb0f0287826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_ROM_SHADOW_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA ROM Shadow Register </p>

</div>
</div>
<a class="anchor" id="ad26b8675cf6625f83b93e5d8f41f1065"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_DMA_CMD_Q_E_MASK" ref="ad26b8675cf6625f83b93e5d8f41f1065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_DMA_CMD_Q_E_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA command Queue empty </p>

</div>
</div>
<a class="anchor" id="a48a0c155d061c98656101cb19a87f0a0"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_DMA_CMD_Q_F_MASK" ref="a48a0c155d061c98656101cb19a87f0a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_DMA_CMD_Q_F_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA command Queue full </p>

</div>
</div>
<a class="anchor" id="aff5f9c1fa417a9544adf896282d205b9"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_DMA_DONE_CNT_MASK" ref="aff5f9c1fa417a9544adf896282d205b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_DMA_DONE_CNT_MASK&nbsp;&nbsp;&nbsp;0x30000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of completed DMA transfers </p>

</div>
</div>
<a class="anchor" id="afb4c8340ab30a1cd2c683dd12c1e44eb"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_EFUSE_BBRAM_KEY_DISABLE_MASK" ref="afb4c8340ab30a1cd2c683dd12c1e44eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_EFUSE_BBRAM_KEY_DISABLE_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BBRAM key disable </p>

</div>
</div>
<a class="anchor" id="aaabb6a4426bae09df68669a1bec2b769"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_EFUSE_JTAG_DIS_MASK" ref="aaabb6a4426bae09df68669a1bec2b769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_EFUSE_JTAG_DIS_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EFuse JTAG Disable status </p>

</div>
</div>
<a class="anchor" id="acca94ac04133576c96fb1083d234638b"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_EFUSE_SEC_EN_MASK" ref="acca94ac04133576c96fb1083d234638b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_EFUSE_SEC_EN_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Efuse Security Enable Status </p>

</div>
</div>
<a class="anchor" id="ad4508fc28f5b539b7214e239591809fd"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_ILLEGAL_APB_ACCESS_MASK" ref="ad4508fc28f5b539b7214e239591809fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_ILLEGAL_APB_ACCESS_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Illegal APB access </p>

</div>
</div>
<a class="anchor" id="a6646b7874a5c9cc7bcdba6072bb4ff72"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_OFFSET" ref="a6646b7874a5c9cc7bcdba6072bb4ff72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status Register </p>

</div>
</div>
<a class="anchor" id="a2adb521e9dab8223c16f2ebbfccc830f"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PCFG_INIT_MASK" ref="a2adb521e9dab8223c16f2ebbfccc830f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PCFG_INIT_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FPGA Init Status </p>

</div>
</div>
<a class="anchor" id="a1568dc0a278536df9687278619c74474"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_CFG_RESET_B" ref="a1568dc0a278536df9687278619c74474" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_CFG_RESET_B&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL config reset status </p>

</div>
</div>
<a class="anchor" id="ab8f00411613dddd1742c39696388c3fc"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_FST_CFG_B" ref="ab8f00411613dddd1742c39696388c3fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_FST_CFG_B&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First PL config done </p>

</div>
</div>
<a class="anchor" id="a4fb070b786553db7ff88deadab2bb6cb"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_GPWRDWN_B" ref="a4fb070b786553db7ff88deadab2bb6cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_GPWRDWN_B&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global power down </p>

</div>
</div>
<a class="anchor" id="a339bdad1a39196eaef22c9453f60a6f1"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_GTS_CFG_B" ref="a339bdad1a39196eaef22c9453f60a6f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_GTS_CFG_B&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tri-state IO during config </p>

</div>
</div>
<a class="anchor" id="a3a8789bdbea24952f5301d75fcff272a"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_PSS_GTS_USR_B" ref="a3a8789bdbea24952f5301d75fcff272a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_PSS_GTS_USR_B&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tri-state IO during HIZ </p>

</div>
</div>
<a class="anchor" id="a78f9aed2cc9225155a3414f117519bf0"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_RX_FIFO_LVL_MASK" ref="a78f9aed2cc9225155a3414f117519bf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_RX_FIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x01F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO level </p>

</div>
</div>
<a class="anchor" id="a7e4cdd2d6218376746d4f73232b1935d"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_SECURE_RST_MASK" ref="a7e4cdd2d6218376746d4f73232b1935d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_SECURE_RST_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Secure Reset POR Status </p>

</div>
</div>
<a class="anchor" id="a5fafa4549ef417021328567aca7fa549"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_STATUS_TX_FIFO_LVL_MASK" ref="a5fafa4549ef417021328567aca7fa549" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_STATUS_TX_FIFO_LVL_MASK&nbsp;&nbsp;&nbsp;0x0007F000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO level </p>

</div>
</div>
<a class="anchor" id="ad56285ef89202c084bad1724cc3f8df1"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_SW_ID_OFFSET" ref="ad56285ef89202c084bad1724cc3f8df1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_SW_ID_OFFSET&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software ID Register </p>

</div>
</div>
<a class="anchor" id="a2830ab27372d4841a56ae22b06aa1f9a"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_UNLOCK_DATA" ref="a2830ab27372d4841a56ae22b06aa1f9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_UNLOCK_DATA&nbsp;&nbsp;&nbsp;0x757BDF0D</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First APB access data </p>

</div>
</div>
<a class="anchor" id="a7dfcf6697edba5f229b22fc33d614363"></a><!-- doxytag: member="xdevcfg_hw.h::XDCFG_UNLOCK_OFFSET" ref="a7dfcf6697edba5f229b22fc33d614363" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDCFG_UNLOCK_OFFSET&nbsp;&nbsp;&nbsp;0x34</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unlock Register </p>

</div>
</div>
<a class="anchor" id="a8ae617fbb2b3e148a8b2489e90fbdea3"></a><!-- doxytag: member="xdevcfg_hw.h::XDcfg_WriteReg" ref="a8ae617fbb2b3e148a8b2489e90fbdea3" args="(BaseAddr, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDcfg_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdevcfg__hw_8h.html#a8ae617fbb2b3e148a8b2489e90fbdea3">XDcfg_WriteReg(u32 BaseAddr, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a995fb32dbac8a7899c9be66a8bf7d3d1"></a><!-- doxytag: member="xdevcfg_hw.h::XDcfg_ResetHw" ref="a995fb32dbac8a7899c9be66a8bf7d3d1" args="(u32 BaseAddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XDcfg_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function perform the reset sequence to the given devcfg interface by configuring the appropriate control bits in the devcfg specifc registers the devcfg reset squence involves the following steps Disable all the interuupts Clear the status Update relevant config registers with reset values Disbale the looopback mode and pcap rate enable</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>of the interface</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>N/A</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>This function will not modify the slcr registers that are relavant for devcfg controller </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
