//2x1 Mux Behavioral Code <verilog HDL>

module mux_2_1_bh(Y,I,S)
input [1:0]I;
input S;
output reg Y;

always@(*)
	if(s)
		Y=I[1];
	else
		Y=I[0];
endmodule