
shuriken_airbrake_controller_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002974  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08002b14  08002b14  00012b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002bac  08002bac  00012bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002bb4  08002bb4  00012bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002bb8  08002bb8  00012bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000017e0  20000000  08002bbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000084  200017e0  0800439c  000217e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001864  0800439c  00021864  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000217e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000bc12  00000000  00000000  00021810  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001ac6  00000000  00000000  0002d422  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002162  00000000  00000000  0002eee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000500  00000000  00000000  00031050  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000630  00000000  00000000  00031550  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00002f76  00000000  00000000  00031b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000239f  00000000  00000000  00034af6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00036e95  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001140  00000000  00000000  00036f14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200017e0 	.word	0x200017e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002afc 	.word	0x08002afc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200017e4 	.word	0x200017e4
 80001dc:	08002afc 	.word	0x08002afc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__aeabi_d2iz>:
 8000a24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d215      	bcs.n	8000a5a <__aeabi_d2iz+0x36>
 8000a2e:	d511      	bpl.n	8000a54 <__aeabi_d2iz+0x30>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d912      	bls.n	8000a60 <__aeabi_d2iz+0x3c>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d105      	bne.n	8000a6c <__aeabi_d2iz+0x48>
 8000a60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a64:	bf08      	it	eq
 8000a66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_uldivmod>:
 8000a74:	b953      	cbnz	r3, 8000a8c <__aeabi_uldivmod+0x18>
 8000a76:	b94a      	cbnz	r2, 8000a8c <__aeabi_uldivmod+0x18>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bf08      	it	eq
 8000a7c:	2800      	cmpeq	r0, #0
 8000a7e:	bf1c      	itt	ne
 8000a80:	f04f 31ff 	movne.w	r1, #4294967295
 8000a84:	f04f 30ff 	movne.w	r0, #4294967295
 8000a88:	f000 b97a 	b.w	8000d80 <__aeabi_idiv0>
 8000a8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a94:	f000 f806 	bl	8000aa4 <__udivmoddi4>
 8000a98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa0:	b004      	add	sp, #16
 8000aa2:	4770      	bx	lr

08000aa4 <__udivmoddi4>:
 8000aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa8:	468c      	mov	ip, r1
 8000aaa:	460d      	mov	r5, r1
 8000aac:	4604      	mov	r4, r0
 8000aae:	9e08      	ldr	r6, [sp, #32]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d151      	bne.n	8000b58 <__udivmoddi4+0xb4>
 8000ab4:	428a      	cmp	r2, r1
 8000ab6:	4617      	mov	r7, r2
 8000ab8:	d96d      	bls.n	8000b96 <__udivmoddi4+0xf2>
 8000aba:	fab2 fe82 	clz	lr, r2
 8000abe:	f1be 0f00 	cmp.w	lr, #0
 8000ac2:	d00b      	beq.n	8000adc <__udivmoddi4+0x38>
 8000ac4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ac8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000acc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ad0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ad4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ad8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000adc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ae0:	0c25      	lsrs	r5, r4, #16
 8000ae2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ae6:	fa1f f987 	uxth.w	r9, r7
 8000aea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000aee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000af2:	fb08 f309 	mul.w	r3, r8, r9
 8000af6:	42ab      	cmp	r3, r5
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x6c>
 8000afa:	19ed      	adds	r5, r5, r7
 8000afc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b00:	f080 8123 	bcs.w	8000d4a <__udivmoddi4+0x2a6>
 8000b04:	42ab      	cmp	r3, r5
 8000b06:	f240 8120 	bls.w	8000d4a <__udivmoddi4+0x2a6>
 8000b0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b0e:	443d      	add	r5, r7
 8000b10:	1aed      	subs	r5, r5, r3
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b20:	fb00 f909 	mul.w	r9, r0, r9
 8000b24:	45a1      	cmp	r9, r4
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x98>
 8000b28:	19e4      	adds	r4, r4, r7
 8000b2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2e:	f080 810a 	bcs.w	8000d46 <__udivmoddi4+0x2a2>
 8000b32:	45a1      	cmp	r9, r4
 8000b34:	f240 8107 	bls.w	8000d46 <__udivmoddi4+0x2a2>
 8000b38:	3802      	subs	r0, #2
 8000b3a:	443c      	add	r4, r7
 8000b3c:	eba4 0409 	sub.w	r4, r4, r9
 8000b40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b44:	2100      	movs	r1, #0
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d061      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b4e:	2300      	movs	r3, #0
 8000b50:	6034      	str	r4, [r6, #0]
 8000b52:	6073      	str	r3, [r6, #4]
 8000b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	d907      	bls.n	8000b6c <__udivmoddi4+0xc8>
 8000b5c:	2e00      	cmp	r6, #0
 8000b5e:	d054      	beq.n	8000c0a <__udivmoddi4+0x166>
 8000b60:	2100      	movs	r1, #0
 8000b62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b66:	4608      	mov	r0, r1
 8000b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6c:	fab3 f183 	clz	r1, r3
 8000b70:	2900      	cmp	r1, #0
 8000b72:	f040 808e 	bne.w	8000c92 <__udivmoddi4+0x1ee>
 8000b76:	42ab      	cmp	r3, r5
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xdc>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80fa 	bhi.w	8000d74 <__udivmoddi4+0x2d0>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb65 0503 	sbc.w	r5, r5, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	46ac      	mov	ip, r5
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d03f      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	b912      	cbnz	r2, 8000b9e <__udivmoddi4+0xfa>
 8000b98:	2701      	movs	r7, #1
 8000b9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b9e:	fab7 fe87 	clz	lr, r7
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d134      	bne.n	8000c12 <__udivmoddi4+0x16e>
 8000ba8:	1beb      	subs	r3, r5, r7
 8000baa:	0c3a      	lsrs	r2, r7, #16
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000bb6:	0c25      	lsrs	r5, r4, #16
 8000bb8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bc0:	fb0c f308 	mul.w	r3, ip, r8
 8000bc4:	42ab      	cmp	r3, r5
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x134>
 8000bc8:	19ed      	adds	r5, r5, r7
 8000bca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x132>
 8000bd0:	42ab      	cmp	r3, r5
 8000bd2:	f200 80d1 	bhi.w	8000d78 <__udivmoddi4+0x2d4>
 8000bd6:	4680      	mov	r8, r0
 8000bd8:	1aed      	subs	r5, r5, r3
 8000bda:	b2a3      	uxth	r3, r4
 8000bdc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000be0:	fb02 5510 	mls	r5, r2, r0, r5
 8000be4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000be8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bec:	45a4      	cmp	ip, r4
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x15c>
 8000bf0:	19e4      	adds	r4, r4, r7
 8000bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x15a>
 8000bf8:	45a4      	cmp	ip, r4
 8000bfa:	f200 80b8 	bhi.w	8000d6e <__udivmoddi4+0x2ca>
 8000bfe:	4618      	mov	r0, r3
 8000c00:	eba4 040c 	sub.w	r4, r4, ip
 8000c04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c08:	e79d      	b.n	8000b46 <__udivmoddi4+0xa2>
 8000c0a:	4631      	mov	r1, r6
 8000c0c:	4630      	mov	r0, r6
 8000c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c12:	f1ce 0420 	rsb	r4, lr, #32
 8000c16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c22:	0c3a      	lsrs	r2, r7, #16
 8000c24:	fa25 f404 	lsr.w	r4, r5, r4
 8000c28:	ea48 0803 	orr.w	r8, r8, r3
 8000c2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c34:	fb02 4411 	mls	r4, r2, r1, r4
 8000c38:	fa1f fc87 	uxth.w	ip, r7
 8000c3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c40:	fb01 f30c 	mul.w	r3, r1, ip
 8000c44:	42ab      	cmp	r3, r5
 8000c46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x1bc>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c52:	f080 808a 	bcs.w	8000d6a <__udivmoddi4+0x2c6>
 8000c56:	42ab      	cmp	r3, r5
 8000c58:	f240 8087 	bls.w	8000d6a <__udivmoddi4+0x2c6>
 8000c5c:	3902      	subs	r1, #2
 8000c5e:	443d      	add	r5, r7
 8000c60:	1aeb      	subs	r3, r5, r3
 8000c62:	fa1f f588 	uxth.w	r5, r8
 8000c66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c72:	fb00 f30c 	mul.w	r3, r0, ip
 8000c76:	42ab      	cmp	r3, r5
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x1e6>
 8000c7a:	19ed      	adds	r5, r5, r7
 8000c7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c80:	d26f      	bcs.n	8000d62 <__udivmoddi4+0x2be>
 8000c82:	42ab      	cmp	r3, r5
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0x2be>
 8000c86:	3802      	subs	r0, #2
 8000c88:	443d      	add	r5, r7
 8000c8a:	1aeb      	subs	r3, r5, r3
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	e78f      	b.n	8000bb2 <__udivmoddi4+0x10e>
 8000c92:	f1c1 0720 	rsb	r7, r1, #32
 8000c96:	fa22 f807 	lsr.w	r8, r2, r7
 8000c9a:	408b      	lsls	r3, r1
 8000c9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000ca0:	ea48 0303 	orr.w	r3, r8, r3
 8000ca4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ca8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cac:	40fd      	lsrs	r5, r7
 8000cae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000cb2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000cb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000cba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cbe:	fa1f f883 	uxth.w	r8, r3
 8000cc2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cc6:	fb09 f408 	mul.w	r4, r9, r8
 8000cca:	42ac      	cmp	r4, r5
 8000ccc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x244>
 8000cd6:	18ed      	adds	r5, r5, r3
 8000cd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cdc:	d243      	bcs.n	8000d66 <__udivmoddi4+0x2c2>
 8000cde:	42ac      	cmp	r4, r5
 8000ce0:	d941      	bls.n	8000d66 <__udivmoddi4+0x2c2>
 8000ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce6:	441d      	add	r5, r3
 8000ce8:	1b2d      	subs	r5, r5, r4
 8000cea:	fa1f fe8e 	uxth.w	lr, lr
 8000cee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cf2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cf6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cfa:	fb00 f808 	mul.w	r8, r0, r8
 8000cfe:	45a0      	cmp	r8, r4
 8000d00:	d907      	bls.n	8000d12 <__udivmoddi4+0x26e>
 8000d02:	18e4      	adds	r4, r4, r3
 8000d04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d08:	d229      	bcs.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0a:	45a0      	cmp	r8, r4
 8000d0c:	d927      	bls.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0e:	3802      	subs	r0, #2
 8000d10:	441c      	add	r4, r3
 8000d12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d16:	eba4 0408 	sub.w	r4, r4, r8
 8000d1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1e:	454c      	cmp	r4, r9
 8000d20:	46c6      	mov	lr, r8
 8000d22:	464d      	mov	r5, r9
 8000d24:	d315      	bcc.n	8000d52 <__udivmoddi4+0x2ae>
 8000d26:	d012      	beq.n	8000d4e <__udivmoddi4+0x2aa>
 8000d28:	b156      	cbz	r6, 8000d40 <__udivmoddi4+0x29c>
 8000d2a:	ebba 030e 	subs.w	r3, sl, lr
 8000d2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d32:	fa04 f707 	lsl.w	r7, r4, r7
 8000d36:	40cb      	lsrs	r3, r1
 8000d38:	431f      	orrs	r7, r3
 8000d3a:	40cc      	lsrs	r4, r1
 8000d3c:	6037      	str	r7, [r6, #0]
 8000d3e:	6074      	str	r4, [r6, #4]
 8000d40:	2100      	movs	r1, #0
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	4618      	mov	r0, r3
 8000d48:	e6f8      	b.n	8000b3c <__udivmoddi4+0x98>
 8000d4a:	4690      	mov	r8, r2
 8000d4c:	e6e0      	b.n	8000b10 <__udivmoddi4+0x6c>
 8000d4e:	45c2      	cmp	sl, r8
 8000d50:	d2ea      	bcs.n	8000d28 <__udivmoddi4+0x284>
 8000d52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d56:	eb69 0503 	sbc.w	r5, r9, r3
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	e7e4      	b.n	8000d28 <__udivmoddi4+0x284>
 8000d5e:	4628      	mov	r0, r5
 8000d60:	e7d7      	b.n	8000d12 <__udivmoddi4+0x26e>
 8000d62:	4640      	mov	r0, r8
 8000d64:	e791      	b.n	8000c8a <__udivmoddi4+0x1e6>
 8000d66:	4681      	mov	r9, r0
 8000d68:	e7be      	b.n	8000ce8 <__udivmoddi4+0x244>
 8000d6a:	4601      	mov	r1, r0
 8000d6c:	e778      	b.n	8000c60 <__udivmoddi4+0x1bc>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	443c      	add	r4, r7
 8000d72:	e745      	b.n	8000c00 <__udivmoddi4+0x15c>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e708      	b.n	8000b8a <__udivmoddi4+0xe6>
 8000d78:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7c:	443d      	add	r5, r7
 8000d7e:	e72b      	b.n	8000bd8 <__udivmoddi4+0x134>

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d84:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d86:	4a0e      	ldr	r2, [pc, #56]	; (8000dc0 <HAL_InitTick+0x3c>)
 8000d88:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <HAL_InitTick+0x40>)
{
 8000d8a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d8c:	7818      	ldrb	r0, [r3, #0]
 8000d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d92:	fbb3 f3f0 	udiv	r3, r3, r0
 8000d96:	6810      	ldr	r0, [r2, #0]
 8000d98:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d9c:	f000 f89c 	bl	8000ed8 <HAL_SYSTICK_Config>
 8000da0:	4604      	mov	r4, r0
 8000da2:	b958      	cbnz	r0, 8000dbc <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000da4:	2d0f      	cmp	r5, #15
 8000da6:	d809      	bhi.n	8000dbc <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da8:	4602      	mov	r2, r0
 8000daa:	4629      	mov	r1, r5
 8000dac:	f04f 30ff 	mov.w	r0, #4294967295
 8000db0:	f000 f85e 	bl	8000e70 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000db4:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <HAL_InitTick+0x44>)
 8000db6:	4620      	mov	r0, r4
 8000db8:	601d      	str	r5, [r3, #0]
 8000dba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000dbc:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000dbe:	bd38      	pop	{r3, r4, r5, pc}
 8000dc0:	20001778 	.word	0x20001778
 8000dc4:	20000000 	.word	0x20000000
 8000dc8:	20000004 	.word	0x20000004

08000dcc <HAL_Init>:
{
 8000dcc:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dce:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <HAL_Init+0x30>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000dd6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000dde:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000de6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de8:	2003      	movs	r0, #3
 8000dea:	f000 f82f 	bl	8000e4c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dee:	2000      	movs	r0, #0
 8000df0:	f7ff ffc8 	bl	8000d84 <HAL_InitTick>
  HAL_MspInit();
 8000df4:	f001 f980 	bl	80020f8 <HAL_MspInit>
}
 8000df8:	2000      	movs	r0, #0
 8000dfa:	bd08      	pop	{r3, pc}
 8000dfc:	40023c00 	.word	0x40023c00

08000e00 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e00:	4a03      	ldr	r2, [pc, #12]	; (8000e10 <HAL_IncTick+0x10>)
 8000e02:	4b04      	ldr	r3, [pc, #16]	; (8000e14 <HAL_IncTick+0x14>)
 8000e04:	6811      	ldr	r1, [r2, #0]
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	440b      	add	r3, r1
 8000e0a:	6013      	str	r3, [r2, #0]
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	20001810 	.word	0x20001810
 8000e14:	20000000 	.word	0x20000000

08000e18 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e18:	4b01      	ldr	r3, [pc, #4]	; (8000e20 <HAL_GetTick+0x8>)
 8000e1a:	6818      	ldr	r0, [r3, #0]
}
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20001810 	.word	0x20001810

08000e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e24:	b538      	push	{r3, r4, r5, lr}
 8000e26:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e28:	f7ff fff6 	bl	8000e18 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e2c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000e2e:	bf1c      	itt	ne
 8000e30:	4b05      	ldrne	r3, [pc, #20]	; (8000e48 <HAL_Delay+0x24>)
 8000e32:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000e34:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000e36:	bf18      	it	ne
 8000e38:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e3a:	f7ff ffed 	bl	8000e18 <HAL_GetTick>
 8000e3e:	1b40      	subs	r0, r0, r5
 8000e40:	4284      	cmp	r4, r0
 8000e42:	d8fa      	bhi.n	8000e3a <HAL_Delay+0x16>
  {
  }
}
 8000e44:	bd38      	pop	{r3, r4, r5, pc}
 8000e46:	bf00      	nop
 8000e48:	20000000 	.word	0x20000000

08000e4c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e4c:	4a07      	ldr	r2, [pc, #28]	; (8000e6c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000e4e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e50:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e54:	041b      	lsls	r3, r3, #16
 8000e56:	0c1b      	lsrs	r3, r3, #16
 8000e58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e5c:	0200      	lsls	r0, r0, #8
 8000e5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e62:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000e66:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000e68:	60d3      	str	r3, [r2, #12]
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e70:	4b17      	ldr	r3, [pc, #92]	; (8000ed0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e72:	b530      	push	{r4, r5, lr}
 8000e74:	68dc      	ldr	r4, [r3, #12]
 8000e76:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e7a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	bf28      	it	cs
 8000e84:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e86:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e88:	f04f 0501 	mov.w	r5, #1
 8000e8c:	fa05 f303 	lsl.w	r3, r5, r3
 8000e90:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e94:	bf8c      	ite	hi
 8000e96:	3c03      	subhi	r4, #3
 8000e98:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9a:	4019      	ands	r1, r3
 8000e9c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e9e:	fa05 f404 	lsl.w	r4, r5, r4
 8000ea2:	3c01      	subs	r4, #1
 8000ea4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000ea6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	ea42 0201 	orr.w	r2, r2, r1
 8000eac:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb0:	bfaf      	iteee	ge
 8000eb2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb6:	f000 000f 	andlt.w	r0, r0, #15
 8000eba:	4b06      	ldrlt	r3, [pc, #24]	; (8000ed4 <HAL_NVIC_SetPriority+0x64>)
 8000ebc:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ebe:	bfa5      	ittet	ge
 8000ec0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000ec4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000ecc:	bd30      	pop	{r4, r5, pc}
 8000ece:	bf00      	nop
 8000ed0:	e000ed00 	.word	0xe000ed00
 8000ed4:	e000ed14 	.word	0xe000ed14

08000ed8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ed8:	3801      	subs	r0, #1
 8000eda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ede:	d20a      	bcs.n	8000ef6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee2:	4a07      	ldr	r2, [pc, #28]	; (8000f00 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ee4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee6:	21f0      	movs	r1, #240	; 0xf0
 8000ee8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eec:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eee:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ef0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000ef6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	e000e010 	.word	0xe000e010
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000f04:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f06:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000f08:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f0a:	bf0c      	ite	eq
 8000f0c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f10:	f022 0204 	bicne.w	r2, r2, #4
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	4770      	bx	lr
 8000f18:	e000e010 	.word	0xe000e010

08000f1c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f1c:	4770      	bx	lr

08000f1e <HAL_SYSTICK_IRQHandler>:
{
 8000f1e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000f20:	f7ff fffc 	bl	8000f1c <HAL_SYSTICK_Callback>
 8000f24:	bd08      	pop	{r3, pc}
	...

08000f28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f2c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f2e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f30:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80010d0 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f34:	4a64      	ldr	r2, [pc, #400]	; (80010c8 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f36:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000f38:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f3c:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f3e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000f40:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f44:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 8000f48:	42b7      	cmp	r7, r6
 8000f4a:	f040 80ad 	bne.w	80010a8 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f4e:	684c      	ldr	r4, [r1, #4]
 8000f50:	f024 0a10 	bic.w	sl, r4, #16
 8000f54:	f1ba 0f02 	cmp.w	sl, #2
 8000f58:	d116      	bne.n	8000f88 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 8000f5a:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000f5e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f62:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000f66:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f6a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000f6e:	f04f 0e0f 	mov.w	lr, #15
 8000f72:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000f76:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f7a:	690d      	ldr	r5, [r1, #16]
 8000f7c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000f80:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000f84:	f8cc 5020 	str.w	r5, [ip, #32]
 8000f88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f8c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000f8e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f92:	fa05 f50c 	lsl.w	r5, r5, ip
 8000f96:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f98:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f9c:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fa0:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fa4:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fa8:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fac:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fb0:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 8000fb2:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fb6:	d815      	bhi.n	8000fe4 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 8000fb8:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fbc:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fc0:	68cd      	ldr	r5, [r1, #12]
 8000fc2:	fa05 fa0c 	lsl.w	sl, r5, ip
 8000fc6:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 8000fca:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8000fce:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd2:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fd6:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 8000fda:	fa0e fe03 	lsl.w	lr, lr, r3
 8000fde:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 8000fe2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000fe4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fe6:	9d00      	ldr	r5, [sp, #0]
 8000fe8:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fea:	688f      	ldr	r7, [r1, #8]
 8000fec:	fa07 f70c 	lsl.w	r7, r7, ip
 8000ff0:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000ff2:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ff4:	00e5      	lsls	r5, r4, #3
 8000ff6:	d557      	bpl.n	80010a8 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff8:	f04f 0b00 	mov.w	fp, #0
 8000ffc:	f8cd b00c 	str.w	fp, [sp, #12]
 8001000:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001004:	4d31      	ldr	r5, [pc, #196]	; (80010cc <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001006:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800100a:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800100e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001012:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001016:	9703      	str	r7, [sp, #12]
 8001018:	9f03      	ldr	r7, [sp, #12]
 800101a:	f023 0703 	bic.w	r7, r3, #3
 800101e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001022:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001026:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800102a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800102e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001032:	f04f 0e0f 	mov.w	lr, #15
 8001036:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800103a:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800103c:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001040:	d039      	beq.n	80010b6 <HAL_GPIO_Init+0x18e>
 8001042:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001046:	42a8      	cmp	r0, r5
 8001048:	d037      	beq.n	80010ba <HAL_GPIO_Init+0x192>
 800104a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800104e:	42a8      	cmp	r0, r5
 8001050:	d035      	beq.n	80010be <HAL_GPIO_Init+0x196>
 8001052:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001056:	42a8      	cmp	r0, r5
 8001058:	d033      	beq.n	80010c2 <HAL_GPIO_Init+0x19a>
 800105a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800105e:	42a8      	cmp	r0, r5
 8001060:	bf14      	ite	ne
 8001062:	2507      	movne	r5, #7
 8001064:	2504      	moveq	r5, #4
 8001066:	fa05 f50c 	lsl.w	r5, r5, ip
 800106a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800106e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001070:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001072:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001074:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001078:	bf0c      	ite	eq
 800107a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800107c:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 800107e:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001080:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001082:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001086:	bf0c      	ite	eq
 8001088:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800108a:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800108c:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800108e:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001090:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001094:	bf0c      	ite	eq
 8001096:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001098:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800109a:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800109c:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800109e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80010a0:	bf54      	ite	pl
 80010a2:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80010a4:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80010a6:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010a8:	3301      	adds	r3, #1
 80010aa:	2b10      	cmp	r3, #16
 80010ac:	f47f af47 	bne.w	8000f3e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80010b0:	b005      	add	sp, #20
 80010b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b6:	465d      	mov	r5, fp
 80010b8:	e7d5      	b.n	8001066 <HAL_GPIO_Init+0x13e>
 80010ba:	2501      	movs	r5, #1
 80010bc:	e7d3      	b.n	8001066 <HAL_GPIO_Init+0x13e>
 80010be:	2502      	movs	r5, #2
 80010c0:	e7d1      	b.n	8001066 <HAL_GPIO_Init+0x13e>
 80010c2:	2503      	movs	r5, #3
 80010c4:	e7cf      	b.n	8001066 <HAL_GPIO_Init+0x13e>
 80010c6:	bf00      	nop
 80010c8:	40013c00 	.word	0x40013c00
 80010cc:	40020000 	.word	0x40020000
 80010d0:	40023800 	.word	0x40023800

080010d4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010d4:	b10a      	cbz	r2, 80010da <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010d6:	6181      	str	r1, [r0, #24]
 80010d8:	4770      	bx	lr
 80010da:	0409      	lsls	r1, r1, #16
 80010dc:	e7fb      	b.n	80010d6 <HAL_GPIO_WritePin+0x2>
	...

080010e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010e4:	4604      	mov	r4, r0
 80010e6:	b918      	cbnz	r0, 80010f0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80010e8:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80010ea:	b002      	add	sp, #8
 80010ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010f0:	6803      	ldr	r3, [r0, #0]
 80010f2:	07dd      	lsls	r5, r3, #31
 80010f4:	d410      	bmi.n	8001118 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010f6:	6823      	ldr	r3, [r4, #0]
 80010f8:	0798      	lsls	r0, r3, #30
 80010fa:	d458      	bmi.n	80011ae <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	071a      	lsls	r2, r3, #28
 8001100:	f100 809a 	bmi.w	8001238 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001104:	6823      	ldr	r3, [r4, #0]
 8001106:	075b      	lsls	r3, r3, #29
 8001108:	f100 80b8 	bmi.w	800127c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800110c:	69a2      	ldr	r2, [r4, #24]
 800110e:	2a00      	cmp	r2, #0
 8001110:	f040 8119 	bne.w	8001346 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001114:	2000      	movs	r0, #0
 8001116:	e7e8      	b.n	80010ea <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001118:	4ba6      	ldr	r3, [pc, #664]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	f002 020c 	and.w	r2, r2, #12
 8001120:	2a04      	cmp	r2, #4
 8001122:	d007      	beq.n	8001134 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001124:	689a      	ldr	r2, [r3, #8]
 8001126:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800112a:	2a08      	cmp	r2, #8
 800112c:	d10a      	bne.n	8001144 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	0259      	lsls	r1, r3, #9
 8001132:	d507      	bpl.n	8001144 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001134:	4b9f      	ldr	r3, [pc, #636]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	039a      	lsls	r2, r3, #14
 800113a:	d5dc      	bpl.n	80010f6 <HAL_RCC_OscConfig+0x16>
 800113c:	6863      	ldr	r3, [r4, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1d9      	bne.n	80010f6 <HAL_RCC_OscConfig+0x16>
 8001142:	e7d1      	b.n	80010e8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001144:	6863      	ldr	r3, [r4, #4]
 8001146:	4d9b      	ldr	r5, [pc, #620]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 8001148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800114c:	d111      	bne.n	8001172 <HAL_RCC_OscConfig+0x92>
 800114e:	682b      	ldr	r3, [r5, #0]
 8001150:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001154:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001156:	f7ff fe5f 	bl	8000e18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115a:	4d96      	ldr	r5, [pc, #600]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800115c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115e:	682b      	ldr	r3, [r5, #0]
 8001160:	039b      	lsls	r3, r3, #14
 8001162:	d4c8      	bmi.n	80010f6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001164:	f7ff fe58 	bl	8000e18 <HAL_GetTick>
 8001168:	1b80      	subs	r0, r0, r6
 800116a:	2864      	cmp	r0, #100	; 0x64
 800116c:	d9f7      	bls.n	800115e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 800116e:	2003      	movs	r0, #3
 8001170:	e7bb      	b.n	80010ea <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001172:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001176:	d104      	bne.n	8001182 <HAL_RCC_OscConfig+0xa2>
 8001178:	682b      	ldr	r3, [r5, #0]
 800117a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800117e:	602b      	str	r3, [r5, #0]
 8001180:	e7e5      	b.n	800114e <HAL_RCC_OscConfig+0x6e>
 8001182:	682a      	ldr	r2, [r5, #0]
 8001184:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001188:	602a      	str	r2, [r5, #0]
 800118a:	682a      	ldr	r2, [r5, #0]
 800118c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001190:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1df      	bne.n	8001156 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8001196:	f7ff fe3f 	bl	8000e18 <HAL_GetTick>
 800119a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800119c:	682b      	ldr	r3, [r5, #0]
 800119e:	039f      	lsls	r7, r3, #14
 80011a0:	d5a9      	bpl.n	80010f6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011a2:	f7ff fe39 	bl	8000e18 <HAL_GetTick>
 80011a6:	1b80      	subs	r0, r0, r6
 80011a8:	2864      	cmp	r0, #100	; 0x64
 80011aa:	d9f7      	bls.n	800119c <HAL_RCC_OscConfig+0xbc>
 80011ac:	e7df      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011ae:	4b81      	ldr	r3, [pc, #516]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 80011b0:	689a      	ldr	r2, [r3, #8]
 80011b2:	f012 0f0c 	tst.w	r2, #12
 80011b6:	d007      	beq.n	80011c8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011b8:	689a      	ldr	r2, [r3, #8]
 80011ba:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011be:	2a08      	cmp	r2, #8
 80011c0:	d111      	bne.n	80011e6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	025e      	lsls	r6, r3, #9
 80011c6:	d40e      	bmi.n	80011e6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011c8:	4b7a      	ldr	r3, [pc, #488]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	0795      	lsls	r5, r2, #30
 80011ce:	d502      	bpl.n	80011d6 <HAL_RCC_OscConfig+0xf6>
 80011d0:	68e2      	ldr	r2, [r4, #12]
 80011d2:	2a01      	cmp	r2, #1
 80011d4:	d188      	bne.n	80010e8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	6921      	ldr	r1, [r4, #16]
 80011da:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80011de:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80011e2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e4:	e78a      	b.n	80010fc <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011e6:	68e2      	ldr	r2, [r4, #12]
 80011e8:	4b73      	ldr	r3, [pc, #460]	; (80013b8 <HAL_RCC_OscConfig+0x2d8>)
 80011ea:	b1b2      	cbz	r2, 800121a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80011ec:	2201      	movs	r2, #1
 80011ee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011f0:	f7ff fe12 	bl	8000e18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011f4:	4d6f      	ldr	r5, [pc, #444]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80011f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011f8:	682b      	ldr	r3, [r5, #0]
 80011fa:	0798      	lsls	r0, r3, #30
 80011fc:	d507      	bpl.n	800120e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011fe:	682b      	ldr	r3, [r5, #0]
 8001200:	6922      	ldr	r2, [r4, #16]
 8001202:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001206:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800120a:	602b      	str	r3, [r5, #0]
 800120c:	e776      	b.n	80010fc <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800120e:	f7ff fe03 	bl	8000e18 <HAL_GetTick>
 8001212:	1b80      	subs	r0, r0, r6
 8001214:	2802      	cmp	r0, #2
 8001216:	d9ef      	bls.n	80011f8 <HAL_RCC_OscConfig+0x118>
 8001218:	e7a9      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 800121a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800121c:	f7ff fdfc 	bl	8000e18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001220:	4d64      	ldr	r5, [pc, #400]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001222:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001224:	682b      	ldr	r3, [r5, #0]
 8001226:	0799      	lsls	r1, r3, #30
 8001228:	f57f af68 	bpl.w	80010fc <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800122c:	f7ff fdf4 	bl	8000e18 <HAL_GetTick>
 8001230:	1b80      	subs	r0, r0, r6
 8001232:	2802      	cmp	r0, #2
 8001234:	d9f6      	bls.n	8001224 <HAL_RCC_OscConfig+0x144>
 8001236:	e79a      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001238:	6962      	ldr	r2, [r4, #20]
 800123a:	4b60      	ldr	r3, [pc, #384]	; (80013bc <HAL_RCC_OscConfig+0x2dc>)
 800123c:	b17a      	cbz	r2, 800125e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800123e:	2201      	movs	r2, #1
 8001240:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001242:	f7ff fde9 	bl	8000e18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001246:	4d5b      	ldr	r5, [pc, #364]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001248:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800124a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800124c:	079f      	lsls	r7, r3, #30
 800124e:	f53f af59 	bmi.w	8001104 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001252:	f7ff fde1 	bl	8000e18 <HAL_GetTick>
 8001256:	1b80      	subs	r0, r0, r6
 8001258:	2802      	cmp	r0, #2
 800125a:	d9f6      	bls.n	800124a <HAL_RCC_OscConfig+0x16a>
 800125c:	e787      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 800125e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001260:	f7ff fdda 	bl	8000e18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001264:	4d53      	ldr	r5, [pc, #332]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001266:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001268:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800126a:	0798      	lsls	r0, r3, #30
 800126c:	f57f af4a 	bpl.w	8001104 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001270:	f7ff fdd2 	bl	8000e18 <HAL_GetTick>
 8001274:	1b80      	subs	r0, r0, r6
 8001276:	2802      	cmp	r0, #2
 8001278:	d9f6      	bls.n	8001268 <HAL_RCC_OscConfig+0x188>
 800127a:	e778      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800127c:	4b4d      	ldr	r3, [pc, #308]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 800127e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001280:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001284:	d128      	bne.n	80012d8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001286:	9201      	str	r2, [sp, #4]
 8001288:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800128a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800128e:	641a      	str	r2, [r3, #64]	; 0x40
 8001290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001296:	9301      	str	r3, [sp, #4]
 8001298:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800129a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800129c:	4d48      	ldr	r5, [pc, #288]	; (80013c0 <HAL_RCC_OscConfig+0x2e0>)
 800129e:	682b      	ldr	r3, [r5, #0]
 80012a0:	05d9      	lsls	r1, r3, #23
 80012a2:	d51b      	bpl.n	80012dc <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012a4:	68a3      	ldr	r3, [r4, #8]
 80012a6:	4d43      	ldr	r5, [pc, #268]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d127      	bne.n	80012fc <HAL_RCC_OscConfig+0x21c>
 80012ac:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80012ae:	f043 0301 	orr.w	r3, r3, #1
 80012b2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80012b4:	f7ff fdb0 	bl	8000e18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012b8:	4d3e      	ldr	r5, [pc, #248]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80012ba:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012bc:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012c0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80012c2:	079b      	lsls	r3, r3, #30
 80012c4:	d539      	bpl.n	800133a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80012c6:	2e00      	cmp	r6, #0
 80012c8:	f43f af20 	beq.w	800110c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80012cc:	4a39      	ldr	r2, [pc, #228]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 80012ce:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80012d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012d4:	6413      	str	r3, [r2, #64]	; 0x40
 80012d6:	e719      	b.n	800110c <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80012d8:	2600      	movs	r6, #0
 80012da:	e7df      	b.n	800129c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012dc:	682b      	ldr	r3, [r5, #0]
 80012de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012e2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80012e4:	f7ff fd98 	bl	8000e18 <HAL_GetTick>
 80012e8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ea:	682b      	ldr	r3, [r5, #0]
 80012ec:	05da      	lsls	r2, r3, #23
 80012ee:	d4d9      	bmi.n	80012a4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012f0:	f7ff fd92 	bl	8000e18 <HAL_GetTick>
 80012f4:	1bc0      	subs	r0, r0, r7
 80012f6:	2802      	cmp	r0, #2
 80012f8:	d9f7      	bls.n	80012ea <HAL_RCC_OscConfig+0x20a>
 80012fa:	e738      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012fc:	2b05      	cmp	r3, #5
 80012fe:	d104      	bne.n	800130a <HAL_RCC_OscConfig+0x22a>
 8001300:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001302:	f043 0304 	orr.w	r3, r3, #4
 8001306:	672b      	str	r3, [r5, #112]	; 0x70
 8001308:	e7d0      	b.n	80012ac <HAL_RCC_OscConfig+0x1cc>
 800130a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800130c:	f022 0201 	bic.w	r2, r2, #1
 8001310:	672a      	str	r2, [r5, #112]	; 0x70
 8001312:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001314:	f022 0204 	bic.w	r2, r2, #4
 8001318:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1ca      	bne.n	80012b4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 800131e:	f7ff fd7b 	bl	8000e18 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001322:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001326:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001328:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800132a:	0798      	lsls	r0, r3, #30
 800132c:	d5cb      	bpl.n	80012c6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800132e:	f7ff fd73 	bl	8000e18 <HAL_GetTick>
 8001332:	1bc0      	subs	r0, r0, r7
 8001334:	4540      	cmp	r0, r8
 8001336:	d9f7      	bls.n	8001328 <HAL_RCC_OscConfig+0x248>
 8001338:	e719      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800133a:	f7ff fd6d 	bl	8000e18 <HAL_GetTick>
 800133e:	1bc0      	subs	r0, r0, r7
 8001340:	4540      	cmp	r0, r8
 8001342:	d9bd      	bls.n	80012c0 <HAL_RCC_OscConfig+0x1e0>
 8001344:	e713      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001346:	4d1b      	ldr	r5, [pc, #108]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
 8001348:	68ab      	ldr	r3, [r5, #8]
 800134a:	f003 030c 	and.w	r3, r3, #12
 800134e:	2b08      	cmp	r3, #8
 8001350:	f43f aeca 	beq.w	80010e8 <HAL_RCC_OscConfig+0x8>
 8001354:	4e1b      	ldr	r6, [pc, #108]	; (80013c4 <HAL_RCC_OscConfig+0x2e4>)
 8001356:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001358:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800135a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800135c:	d134      	bne.n	80013c8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 800135e:	f7ff fd5b 	bl	8000e18 <HAL_GetTick>
 8001362:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001364:	682b      	ldr	r3, [r5, #0]
 8001366:	0199      	lsls	r1, r3, #6
 8001368:	d41e      	bmi.n	80013a8 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800136a:	6a22      	ldr	r2, [r4, #32]
 800136c:	69e3      	ldr	r3, [r4, #28]
 800136e:	4313      	orrs	r3, r2
 8001370:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001372:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001376:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001378:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800137c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800137e:	4c0d      	ldr	r4, [pc, #52]	; (80013b4 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001380:	0852      	lsrs	r2, r2, #1
 8001382:	3a01      	subs	r2, #1
 8001384:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001388:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800138a:	2301      	movs	r3, #1
 800138c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800138e:	f7ff fd43 	bl	8000e18 <HAL_GetTick>
 8001392:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001394:	6823      	ldr	r3, [r4, #0]
 8001396:	019a      	lsls	r2, r3, #6
 8001398:	f53f aebc 	bmi.w	8001114 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800139c:	f7ff fd3c 	bl	8000e18 <HAL_GetTick>
 80013a0:	1b40      	subs	r0, r0, r5
 80013a2:	2802      	cmp	r0, #2
 80013a4:	d9f6      	bls.n	8001394 <HAL_RCC_OscConfig+0x2b4>
 80013a6:	e6e2      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013a8:	f7ff fd36 	bl	8000e18 <HAL_GetTick>
 80013ac:	1bc0      	subs	r0, r0, r7
 80013ae:	2802      	cmp	r0, #2
 80013b0:	d9d8      	bls.n	8001364 <HAL_RCC_OscConfig+0x284>
 80013b2:	e6dc      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
 80013b4:	40023800 	.word	0x40023800
 80013b8:	42470000 	.word	0x42470000
 80013bc:	42470e80 	.word	0x42470e80
 80013c0:	40007000 	.word	0x40007000
 80013c4:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 80013c8:	f7ff fd26 	bl	8000e18 <HAL_GetTick>
 80013cc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ce:	682b      	ldr	r3, [r5, #0]
 80013d0:	019b      	lsls	r3, r3, #6
 80013d2:	f57f ae9f 	bpl.w	8001114 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013d6:	f7ff fd1f 	bl	8000e18 <HAL_GetTick>
 80013da:	1b00      	subs	r0, r0, r4
 80013dc:	2802      	cmp	r0, #2
 80013de:	d9f6      	bls.n	80013ce <HAL_RCC_OscConfig+0x2ee>
 80013e0:	e6c5      	b.n	800116e <HAL_RCC_OscConfig+0x8e>
 80013e2:	bf00      	nop

080013e4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013e4:	4913      	ldr	r1, [pc, #76]	; (8001434 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80013e6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013e8:	688b      	ldr	r3, [r1, #8]
 80013ea:	f003 030c 	and.w	r3, r3, #12
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	d003      	beq.n	80013fa <HAL_RCC_GetSysClockFreq+0x16>
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d003      	beq.n	80013fe <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013f6:	4810      	ldr	r0, [pc, #64]	; (8001438 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80013f8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80013fa:	4810      	ldr	r0, [pc, #64]	; (800143c <HAL_RCC_GetSysClockFreq+0x58>)
 80013fc:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013fe:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001400:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001402:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001404:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001408:	bf14      	ite	ne
 800140a:	480c      	ldrne	r0, [pc, #48]	; (800143c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800140c:	480a      	ldreq	r0, [pc, #40]	; (8001438 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800140e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001412:	bf18      	it	ne
 8001414:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001416:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800141a:	fba1 0100 	umull	r0, r1, r1, r0
 800141e:	f7ff fb29 	bl	8000a74 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001422:	4b04      	ldr	r3, [pc, #16]	; (8001434 <HAL_RCC_GetSysClockFreq+0x50>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800142a:	3301      	adds	r3, #1
 800142c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800142e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001432:	bd08      	pop	{r3, pc}
 8001434:	40023800 	.word	0x40023800
 8001438:	00f42400 	.word	0x00f42400
 800143c:	007a1200 	.word	0x007a1200

08001440 <HAL_RCC_ClockConfig>:
{
 8001440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001444:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001446:	4604      	mov	r4, r0
 8001448:	b910      	cbnz	r0, 8001450 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800144a:	2001      	movs	r0, #1
 800144c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001450:	4b44      	ldr	r3, [pc, #272]	; (8001564 <HAL_RCC_ClockConfig+0x124>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	f002 020f 	and.w	r2, r2, #15
 8001458:	428a      	cmp	r2, r1
 800145a:	d328      	bcc.n	80014ae <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800145c:	6821      	ldr	r1, [r4, #0]
 800145e:	078f      	lsls	r7, r1, #30
 8001460:	d42d      	bmi.n	80014be <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001462:	07c8      	lsls	r0, r1, #31
 8001464:	d440      	bmi.n	80014e8 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001466:	4b3f      	ldr	r3, [pc, #252]	; (8001564 <HAL_RCC_ClockConfig+0x124>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	f002 020f 	and.w	r2, r2, #15
 800146e:	4295      	cmp	r5, r2
 8001470:	d366      	bcc.n	8001540 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001472:	6822      	ldr	r2, [r4, #0]
 8001474:	0751      	lsls	r1, r2, #29
 8001476:	d46c      	bmi.n	8001552 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001478:	0713      	lsls	r3, r2, #28
 800147a:	d507      	bpl.n	800148c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800147c:	4a3a      	ldr	r2, [pc, #232]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 800147e:	6921      	ldr	r1, [r4, #16]
 8001480:	6893      	ldr	r3, [r2, #8]
 8001482:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001486:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800148a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800148c:	f7ff ffaa 	bl	80013e4 <HAL_RCC_GetSysClockFreq>
 8001490:	4b35      	ldr	r3, [pc, #212]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 8001492:	4a36      	ldr	r2, [pc, #216]	; (800156c <HAL_RCC_ClockConfig+0x12c>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800149a:	5cd3      	ldrb	r3, [r2, r3]
 800149c:	40d8      	lsrs	r0, r3
 800149e:	4b34      	ldr	r3, [pc, #208]	; (8001570 <HAL_RCC_ClockConfig+0x130>)
 80014a0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80014a2:	2000      	movs	r0, #0
 80014a4:	f7ff fc6e 	bl	8000d84 <HAL_InitTick>
  return HAL_OK;
 80014a8:	2000      	movs	r0, #0
 80014aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ae:	b2ca      	uxtb	r2, r1
 80014b0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 030f 	and.w	r3, r3, #15
 80014b8:	4299      	cmp	r1, r3
 80014ba:	d1c6      	bne.n	800144a <HAL_RCC_ClockConfig+0xa>
 80014bc:	e7ce      	b.n	800145c <HAL_RCC_ClockConfig+0x1c>
 80014be:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014c4:	bf1e      	ittt	ne
 80014c6:	689a      	ldrne	r2, [r3, #8]
 80014c8:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80014cc:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014ce:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014d0:	bf42      	ittt	mi
 80014d2:	689a      	ldrmi	r2, [r3, #8]
 80014d4:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80014d8:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014da:	689a      	ldr	r2, [r3, #8]
 80014dc:	68a0      	ldr	r0, [r4, #8]
 80014de:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80014e2:	4302      	orrs	r2, r0
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	e7bc      	b.n	8001462 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014e8:	6862      	ldr	r2, [r4, #4]
 80014ea:	4b1f      	ldr	r3, [pc, #124]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 80014ec:	2a01      	cmp	r2, #1
 80014ee:	d11d      	bne.n	800152c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f6:	d0a8      	beq.n	800144a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014f8:	4e1b      	ldr	r6, [pc, #108]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 80014fa:	68b3      	ldr	r3, [r6, #8]
 80014fc:	f023 0303 	bic.w	r3, r3, #3
 8001500:	4313      	orrs	r3, r2
 8001502:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001504:	f7ff fc88 	bl	8000e18 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001508:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800150c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800150e:	68b3      	ldr	r3, [r6, #8]
 8001510:	6862      	ldr	r2, [r4, #4]
 8001512:	f003 030c 	and.w	r3, r3, #12
 8001516:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800151a:	d0a4      	beq.n	8001466 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800151c:	f7ff fc7c 	bl	8000e18 <HAL_GetTick>
 8001520:	1bc0      	subs	r0, r0, r7
 8001522:	4540      	cmp	r0, r8
 8001524:	d9f3      	bls.n	800150e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001526:	2003      	movs	r0, #3
}
 8001528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800152c:	1e91      	subs	r1, r2, #2
 800152e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001530:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001532:	d802      	bhi.n	800153a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001534:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001538:	e7dd      	b.n	80014f6 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153a:	f013 0f02 	tst.w	r3, #2
 800153e:	e7da      	b.n	80014f6 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001540:	b2ea      	uxtb	r2, r5
 8001542:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 030f 	and.w	r3, r3, #15
 800154a:	429d      	cmp	r5, r3
 800154c:	f47f af7d 	bne.w	800144a <HAL_RCC_ClockConfig+0xa>
 8001550:	e78f      	b.n	8001472 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001552:	4905      	ldr	r1, [pc, #20]	; (8001568 <HAL_RCC_ClockConfig+0x128>)
 8001554:	68e0      	ldr	r0, [r4, #12]
 8001556:	688b      	ldr	r3, [r1, #8]
 8001558:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800155c:	4303      	orrs	r3, r0
 800155e:	608b      	str	r3, [r1, #8]
 8001560:	e78a      	b.n	8001478 <HAL_RCC_ClockConfig+0x38>
 8001562:	bf00      	nop
 8001564:	40023c00 	.word	0x40023c00
 8001568:	40023800 	.word	0x40023800
 800156c:	08002b60 	.word	0x08002b60
 8001570:	20001778 	.word	0x20001778

08001574 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001574:	4b01      	ldr	r3, [pc, #4]	; (800157c <HAL_RCC_GetHCLKFreq+0x8>)
 8001576:	6818      	ldr	r0, [r3, #0]
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	20001778 	.word	0x20001778

08001580 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001580:	4b04      	ldr	r3, [pc, #16]	; (8001594 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001582:	4a05      	ldr	r2, [pc, #20]	; (8001598 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800158a:	5cd3      	ldrb	r3, [r2, r3]
 800158c:	4a03      	ldr	r2, [pc, #12]	; (800159c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800158e:	6810      	ldr	r0, [r2, #0]
}
 8001590:	40d8      	lsrs	r0, r3
 8001592:	4770      	bx	lr
 8001594:	40023800 	.word	0x40023800
 8001598:	08002b70 	.word	0x08002b70
 800159c:	20001778 	.word	0x20001778

080015a0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80015a0:	4b04      	ldr	r3, [pc, #16]	; (80015b4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80015a2:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80015aa:	5cd3      	ldrb	r3, [r2, r3]
 80015ac:	4a03      	ldr	r2, [pc, #12]	; (80015bc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80015ae:	6810      	ldr	r0, [r2, #0]
}
 80015b0:	40d8      	lsrs	r0, r3
 80015b2:	4770      	bx	lr
 80015b4:	40023800 	.word	0x40023800
 80015b8:	08002b70 	.word	0x08002b70
 80015bc:	20001778 	.word	0x20001778

080015c0 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80015c4:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80015c6:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80015c8:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80015ca:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80015cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80015d0:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80015d2:	6133      	str	r3, [r6, #16]
{
 80015d4:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80015d6:	6883      	ldr	r3, [r0, #8]
 80015d8:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 80015da:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80015dc:	4303      	orrs	r3, r0
 80015de:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80015e0:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80015e4:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80015e6:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80015ea:	430b      	orrs	r3, r1
 80015ec:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80015ee:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80015f0:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80015f2:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80015f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 80015f8:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80015fa:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80015fe:	6173      	str	r3, [r6, #20]
 8001600:	4b7a      	ldr	r3, [pc, #488]	; (80017ec <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001602:	d17c      	bne.n	80016fe <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001604:	429e      	cmp	r6, r3
 8001606:	d003      	beq.n	8001610 <UART_SetConfig+0x50>
 8001608:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800160c:	429e      	cmp	r6, r3
 800160e:	d144      	bne.n	800169a <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001610:	f7ff ffc6 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
 8001614:	2519      	movs	r5, #25
 8001616:	fb05 f300 	mul.w	r3, r5, r0
 800161a:	6860      	ldr	r0, [r4, #4]
 800161c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001620:	0040      	lsls	r0, r0, #1
 8001622:	fbb3 f3f0 	udiv	r3, r3, r0
 8001626:	fbb3 f3f9 	udiv	r3, r3, r9
 800162a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800162e:	f7ff ffb7 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
 8001632:	6863      	ldr	r3, [r4, #4]
 8001634:	4368      	muls	r0, r5
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	fbb0 f7f3 	udiv	r7, r0, r3
 800163c:	f7ff ffb0 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
 8001640:	6863      	ldr	r3, [r4, #4]
 8001642:	4368      	muls	r0, r5
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	fbb0 f3f3 	udiv	r3, r0, r3
 800164a:	fbb3 f3f9 	udiv	r3, r3, r9
 800164e:	fb09 7313 	mls	r3, r9, r3, r7
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	3332      	adds	r3, #50	; 0x32
 8001656:	fbb3 f3f9 	udiv	r3, r3, r9
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001660:	f7ff ff9e 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
 8001664:	6862      	ldr	r2, [r4, #4]
 8001666:	4368      	muls	r0, r5
 8001668:	0052      	lsls	r2, r2, #1
 800166a:	fbb0 faf2 	udiv	sl, r0, r2
 800166e:	f7ff ff97 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001672:	6863      	ldr	r3, [r4, #4]
 8001674:	4368      	muls	r0, r5
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	fbb0 f3f3 	udiv	r3, r0, r3
 800167c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001680:	fb09 a313 	mls	r3, r9, r3, sl
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	3332      	adds	r3, #50	; 0x32
 8001688:	fbb3 f3f9 	udiv	r3, r3, r9
 800168c:	f003 0307 	and.w	r3, r3, #7
 8001690:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001692:	443b      	add	r3, r7
 8001694:	60b3      	str	r3, [r6, #8]
 8001696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800169a:	f7ff ff71 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 800169e:	2519      	movs	r5, #25
 80016a0:	fb05 f300 	mul.w	r3, r5, r0
 80016a4:	6860      	ldr	r0, [r4, #4]
 80016a6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80016aa:	0040      	lsls	r0, r0, #1
 80016ac:	fbb3 f3f0 	udiv	r3, r3, r0
 80016b0:	fbb3 f3f9 	udiv	r3, r3, r9
 80016b4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80016b8:	f7ff ff62 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 80016bc:	6863      	ldr	r3, [r4, #4]
 80016be:	4368      	muls	r0, r5
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	fbb0 f7f3 	udiv	r7, r0, r3
 80016c6:	f7ff ff5b 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 80016ca:	6863      	ldr	r3, [r4, #4]
 80016cc:	4368      	muls	r0, r5
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80016d4:	fbb3 f3f9 	udiv	r3, r3, r9
 80016d8:	fb09 7313 	mls	r3, r9, r3, r7
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	3332      	adds	r3, #50	; 0x32
 80016e0:	fbb3 f3f9 	udiv	r3, r3, r9
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80016ea:	f7ff ff49 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 80016ee:	6862      	ldr	r2, [r4, #4]
 80016f0:	4368      	muls	r0, r5
 80016f2:	0052      	lsls	r2, r2, #1
 80016f4:	fbb0 faf2 	udiv	sl, r0, r2
 80016f8:	f7ff ff42 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 80016fc:	e7b9      	b.n	8001672 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80016fe:	429e      	cmp	r6, r3
 8001700:	d002      	beq.n	8001708 <UART_SetConfig+0x148>
 8001702:	4b3b      	ldr	r3, [pc, #236]	; (80017f0 <UART_SetConfig+0x230>)
 8001704:	429e      	cmp	r6, r3
 8001706:	d140      	bne.n	800178a <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001708:	f7ff ff4a 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
 800170c:	6867      	ldr	r7, [r4, #4]
 800170e:	2519      	movs	r5, #25
 8001710:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001714:	fb05 f300 	mul.w	r3, r5, r0
 8001718:	00bf      	lsls	r7, r7, #2
 800171a:	fbb3 f3f7 	udiv	r3, r3, r7
 800171e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001722:	011f      	lsls	r7, r3, #4
 8001724:	f7ff ff3c 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
 8001728:	6863      	ldr	r3, [r4, #4]
 800172a:	4368      	muls	r0, r5
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	fbb0 f8f3 	udiv	r8, r0, r3
 8001732:	f7ff ff35 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
 8001736:	6863      	ldr	r3, [r4, #4]
 8001738:	4368      	muls	r0, r5
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001740:	fbb3 f3f9 	udiv	r3, r3, r9
 8001744:	fb09 8313 	mls	r3, r9, r3, r8
 8001748:	011b      	lsls	r3, r3, #4
 800174a:	3332      	adds	r3, #50	; 0x32
 800174c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001750:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001754:	f7ff ff24 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
 8001758:	6862      	ldr	r2, [r4, #4]
 800175a:	4368      	muls	r0, r5
 800175c:	0092      	lsls	r2, r2, #2
 800175e:	fbb0 faf2 	udiv	sl, r0, r2
 8001762:	f7ff ff1d 	bl	80015a0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001766:	6863      	ldr	r3, [r4, #4]
 8001768:	4368      	muls	r0, r5
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001770:	fbb3 f3f9 	udiv	r3, r3, r9
 8001774:	fb09 a313 	mls	r3, r9, r3, sl
 8001778:	011b      	lsls	r3, r3, #4
 800177a:	3332      	adds	r3, #50	; 0x32
 800177c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001780:	f003 030f 	and.w	r3, r3, #15
 8001784:	ea43 0308 	orr.w	r3, r3, r8
 8001788:	e783      	b.n	8001692 <UART_SetConfig+0xd2>
 800178a:	f7ff fef9 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 800178e:	6867      	ldr	r7, [r4, #4]
 8001790:	2519      	movs	r5, #25
 8001792:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001796:	fb05 f300 	mul.w	r3, r5, r0
 800179a:	00bf      	lsls	r7, r7, #2
 800179c:	fbb3 f3f7 	udiv	r3, r3, r7
 80017a0:	fbb3 f3f9 	udiv	r3, r3, r9
 80017a4:	011f      	lsls	r7, r3, #4
 80017a6:	f7ff feeb 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 80017aa:	6863      	ldr	r3, [r4, #4]
 80017ac:	4368      	muls	r0, r5
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	fbb0 f8f3 	udiv	r8, r0, r3
 80017b4:	f7ff fee4 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 80017b8:	6863      	ldr	r3, [r4, #4]
 80017ba:	4368      	muls	r0, r5
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	fbb0 f3f3 	udiv	r3, r0, r3
 80017c2:	fbb3 f3f9 	udiv	r3, r3, r9
 80017c6:	fb09 8313 	mls	r3, r9, r3, r8
 80017ca:	011b      	lsls	r3, r3, #4
 80017cc:	3332      	adds	r3, #50	; 0x32
 80017ce:	fbb3 f3f9 	udiv	r3, r3, r9
 80017d2:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80017d6:	f7ff fed3 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 80017da:	6862      	ldr	r2, [r4, #4]
 80017dc:	4368      	muls	r0, r5
 80017de:	0092      	lsls	r2, r2, #2
 80017e0:	fbb0 faf2 	udiv	sl, r0, r2
 80017e4:	f7ff fecc 	bl	8001580 <HAL_RCC_GetPCLK1Freq>
 80017e8:	e7bd      	b.n	8001766 <UART_SetConfig+0x1a6>
 80017ea:	bf00      	nop
 80017ec:	40011000 	.word	0x40011000
 80017f0:	40011400 	.word	0x40011400

080017f4 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80017f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017f6:	4604      	mov	r4, r0
 80017f8:	460e      	mov	r6, r1
 80017fa:	4617      	mov	r7, r2
 80017fc:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80017fe:	6821      	ldr	r1, [r4, #0]
 8001800:	680b      	ldr	r3, [r1, #0]
 8001802:	ea36 0303 	bics.w	r3, r6, r3
 8001806:	d101      	bne.n	800180c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001808:	2000      	movs	r0, #0
}
 800180a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 800180c:	1c6b      	adds	r3, r5, #1
 800180e:	d0f7      	beq.n	8001800 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001810:	b995      	cbnz	r5, 8001838 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001812:	6823      	ldr	r3, [r4, #0]
 8001814:	68da      	ldr	r2, [r3, #12]
 8001816:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800181a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800181c:	695a      	ldr	r2, [r3, #20]
 800181e:	f022 0201 	bic.w	r2, r2, #1
 8001822:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001824:	2320      	movs	r3, #32
 8001826:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800182a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800182e:	2300      	movs	r3, #0
 8001830:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001834:	2003      	movs	r0, #3
 8001836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001838:	f7ff faee 	bl	8000e18 <HAL_GetTick>
 800183c:	1bc0      	subs	r0, r0, r7
 800183e:	4285      	cmp	r5, r0
 8001840:	d2dd      	bcs.n	80017fe <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001842:	e7e6      	b.n	8001812 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001844 <HAL_UART_Init>:
{
 8001844:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001846:	4604      	mov	r4, r0
 8001848:	b340      	cbz	r0, 800189c <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800184a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800184e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001852:	b91b      	cbnz	r3, 800185c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001854:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001858:	f000 fc7e 	bl	8002158 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800185c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800185e:	2324      	movs	r3, #36	; 0x24
 8001860:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001864:	68d3      	ldr	r3, [r2, #12]
 8001866:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800186a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800186c:	4620      	mov	r0, r4
 800186e:	f7ff fea7 	bl	80015c0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001872:	6823      	ldr	r3, [r4, #0]
 8001874:	691a      	ldr	r2, [r3, #16]
 8001876:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800187a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800187c:	695a      	ldr	r2, [r3, #20]
 800187e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001882:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001884:	68da      	ldr	r2, [r3, #12]
 8001886:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800188a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800188c:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 800188e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001890:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001892:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001896:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800189a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800189c:	2001      	movs	r0, #1
}
 800189e:	bd10      	pop	{r4, pc}

080018a0 <HAL_UART_Transmit>:
{
 80018a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018a4:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 80018a6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80018aa:	2b20      	cmp	r3, #32
{
 80018ac:	4604      	mov	r4, r0
 80018ae:	460d      	mov	r5, r1
 80018b0:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 80018b2:	d14f      	bne.n	8001954 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 80018b4:	2900      	cmp	r1, #0
 80018b6:	d04a      	beq.n	800194e <HAL_UART_Transmit+0xae>
 80018b8:	2a00      	cmp	r2, #0
 80018ba:	d048      	beq.n	800194e <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80018bc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d047      	beq.n	8001954 <HAL_UART_Transmit+0xb4>
 80018c4:	2301      	movs	r3, #1
 80018c6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018ca:	2300      	movs	r3, #0
 80018cc:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80018ce:	2321      	movs	r3, #33	; 0x21
 80018d0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80018d4:	f7ff faa0 	bl	8000e18 <HAL_GetTick>
    huart->TxXferSize = Size;
 80018d8:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80018dc:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80018de:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80018e2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	b96b      	cbnz	r3, 8001904 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80018e8:	463b      	mov	r3, r7
 80018ea:	4632      	mov	r2, r6
 80018ec:	2140      	movs	r1, #64	; 0x40
 80018ee:	4620      	mov	r0, r4
 80018f0:	f7ff ff80 	bl	80017f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80018f4:	b9b0      	cbnz	r0, 8001924 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 80018f6:	2320      	movs	r3, #32
 80018f8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80018fc:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001904:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001906:	3b01      	subs	r3, #1
 8001908:	b29b      	uxth	r3, r3
 800190a:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800190c:	68a3      	ldr	r3, [r4, #8]
 800190e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001912:	4632      	mov	r2, r6
 8001914:	463b      	mov	r3, r7
 8001916:	f04f 0180 	mov.w	r1, #128	; 0x80
 800191a:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800191c:	d10e      	bne.n	800193c <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800191e:	f7ff ff69 	bl	80017f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001922:	b110      	cbz	r0, 800192a <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001924:	2003      	movs	r0, #3
 8001926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800192a:	882b      	ldrh	r3, [r5, #0]
 800192c:	6822      	ldr	r2, [r4, #0]
 800192e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001932:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001934:	6923      	ldr	r3, [r4, #16]
 8001936:	b943      	cbnz	r3, 800194a <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8001938:	3502      	adds	r5, #2
 800193a:	e7d2      	b.n	80018e2 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800193c:	f7ff ff5a 	bl	80017f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001940:	2800      	cmp	r0, #0
 8001942:	d1ef      	bne.n	8001924 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001944:	6823      	ldr	r3, [r4, #0]
 8001946:	782a      	ldrb	r2, [r5, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	3501      	adds	r5, #1
 800194c:	e7c9      	b.n	80018e2 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800194e:	2001      	movs	r0, #1
 8001950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001954:	2002      	movs	r0, #2
}
 8001956:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800195c <tab_deg_to_inc_converter>:
float correction_margin_error_integration = 0;
float correction_margin_last_error = 0;
char command_string[10];


int tab_deg_to_inc_converter(float degrees_angle) {
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	ed87 0a01 	vstr	s0, [r7, #4]
    int inc = -(int)(degrees_angle*75000/360); //3000 inc/evolution, 1:25reductor
 8001966:	edd7 7a01 	vldr	s15, [r7, #4]
 800196a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001994 <tab_deg_to_inc_converter+0x38>
 800196e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001972:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001998 <tab_deg_to_inc_converter+0x3c>
 8001976:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800197a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800197e:	ee17 3a90 	vmov	r3, s15
 8001982:	425b      	negs	r3, r3
 8001984:	60fb      	str	r3, [r7, #12]
    return inc;
 8001986:	68fb      	ldr	r3, [r7, #12]
}
 8001988:	4618      	mov	r0, r3
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	47927c00 	.word	0x47927c00
 8001998:	43b40000 	.word	0x43b40000

0800199c <do_string_command>:

char* do_string_command(char first, char second, int number)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	603a      	str	r2, [r7, #0]
 80019a6:	71fb      	strb	r3, [r7, #7]
 80019a8:	460b      	mov	r3, r1
 80019aa:	71bb      	strb	r3, [r7, #6]
	for(int i = 0; i< sizeof(command_string); i++){
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	e007      	b.n	80019c2 <do_string_command+0x26>
		command_string[i] = 0;
 80019b2:	4a13      	ldr	r2, [pc, #76]	; (8001a00 <do_string_command+0x64>)
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	4413      	add	r3, r2
 80019b8:	2200      	movs	r2, #0
 80019ba:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i< sizeof(command_string); i++){
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3301      	adds	r3, #1
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	2b09      	cmp	r3, #9
 80019c6:	d9f4      	bls.n	80019b2 <do_string_command+0x16>
	}
	command_string[0] = first;
 80019c8:	4a0d      	ldr	r2, [pc, #52]	; (8001a00 <do_string_command+0x64>)
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	7013      	strb	r3, [r2, #0]
	command_string[1] = second;
 80019ce:	4a0c      	ldr	r2, [pc, #48]	; (8001a00 <do_string_command+0x64>)
 80019d0:	79bb      	ldrb	r3, [r7, #6]
 80019d2:	7053      	strb	r3, [r2, #1]
	char* commandIncStart = (char*)(&command_string[2]);
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <do_string_command+0x68>)
 80019d6:	613b      	str	r3, [r7, #16]
	sprintf(commandIncStart, "%d", number);
 80019d8:	683a      	ldr	r2, [r7, #0]
 80019da:	490b      	ldr	r1, [pc, #44]	; (8001a08 <do_string_command+0x6c>)
 80019dc:	6938      	ldr	r0, [r7, #16]
 80019de:	f000 fc61 	bl	80022a4 <siprintf>
	size_t length = strlen(commandIncStart);
 80019e2:	6938      	ldr	r0, [r7, #16]
 80019e4:	f7fe fbfc 	bl	80001e0 <strlen>
 80019e8:	60f8      	str	r0, [r7, #12]
	commandIncStart[length] = '\r';
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4413      	add	r3, r2
 80019f0:	220d      	movs	r2, #13
 80019f2:	701a      	strb	r2, [r3, #0]

	return command_string;
 80019f4:	4b02      	ldr	r3, [pc, #8]	; (8001a00 <do_string_command+0x64>)
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3718      	adds	r7, #24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20001814 	.word	0x20001814
 8001a04:	20001816 	.word	0x20001816
 8001a08:	08002b14 	.word	0x08002b14

08001a0c <motor_goto_position_inc>:

void motor_goto_position_inc(int position_inc)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	do_string_command('L', 'A', position_inc);
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	2141      	movs	r1, #65	; 0x41
 8001a18:	204c      	movs	r0, #76	; 0x4c
 8001a1a:	f7ff ffbf 	bl	800199c <do_string_command>
	HAL_UART_Transmit(&huart1, command_string, strlen(command_string), 30);
 8001a1e:	480b      	ldr	r0, [pc, #44]	; (8001a4c <motor_goto_position_inc+0x40>)
 8001a20:	f7fe fbde 	bl	80001e0 <strlen>
 8001a24:	4603      	mov	r3, r0
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	231e      	movs	r3, #30
 8001a2a:	4908      	ldr	r1, [pc, #32]	; (8001a4c <motor_goto_position_inc+0x40>)
 8001a2c:	4808      	ldr	r0, [pc, #32]	; (8001a50 <motor_goto_position_inc+0x44>)
 8001a2e:	f7ff ff37 	bl	80018a0 <HAL_UART_Transmit>
	uint8_t* command = "M\r";
 8001a32:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <motor_goto_position_inc+0x48>)
 8001a34:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart1, command, 2, 30);
 8001a36:	231e      	movs	r3, #30
 8001a38:	2202      	movs	r2, #2
 8001a3a:	68f9      	ldr	r1, [r7, #12]
 8001a3c:	4804      	ldr	r0, [pc, #16]	; (8001a50 <motor_goto_position_inc+0x44>)
 8001a3e:	f7ff ff2f 	bl	80018a0 <HAL_UART_Transmit>
	// ADD DELAY HERE; THE PERIOD DEPENDS ON KALMAN FILTER FREQUENCY....
	return;
 8001a42:	bf00      	nop
}
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20001814 	.word	0x20001814
 8001a50:	20001820 	.word	0x20001820
 8001a54:	08002b18 	.word	0x08002b18

08001a58 <aerobrakes_control_init>:
	command = "M\r";
	HAL_UART_Transmit(&huart1, command, 2, 30);
	return; // SMALL FUNCTION TO TEST IF THE TRANSMISSION IS WORKING... THE MOTOR SHOULD ROTATE
}

void aerobrakes_control_init(void) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
    // TO CALL AT POWERING ON
//defining home
	uint8_t* command = "HO\r";
 8001a5e:	4b2e      	ldr	r3, [pc, #184]	; (8001b18 <aerobrakes_control_init+0xc0>)
 8001a60:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 3, 30);
 8001a62:	231e      	movs	r3, #30
 8001a64:	2203      	movs	r2, #3
 8001a66:	6879      	ldr	r1, [r7, #4]
 8001a68:	482c      	ldr	r0, [pc, #176]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001a6a:	f7ff ff19 	bl	80018a0 <HAL_UART_Transmit>
//position limits
	command = "LL1\r";
 8001a6e:	4b2c      	ldr	r3, [pc, #176]	; (8001b20 <aerobrakes_control_init+0xc8>)
 8001a70:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 5, 30);
 8001a72:	231e      	movs	r3, #30
 8001a74:	2205      	movs	r2, #5
 8001a76:	6879      	ldr	r1, [r7, #4]
 8001a78:	4828      	ldr	r0, [pc, #160]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001a7a:	f7ff ff11 	bl	80018a0 <HAL_UART_Transmit>
	int max_inc = tab_deg_to_inc_converter(MAX_OPENING_DEG - 2); //" degrees for safety.
 8001a7e:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8001b24 <aerobrakes_control_init+0xcc>
 8001a82:	f7ff ff6b 	bl	800195c <tab_deg_to_inc_converter>
 8001a86:	6038      	str	r0, [r7, #0]
	do_string_command('L', 'L', max_inc);
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	214c      	movs	r1, #76	; 0x4c
 8001a8c:	204c      	movs	r0, #76	; 0x4c
 8001a8e:	f7ff ff85 	bl	800199c <do_string_command>
	HAL_UART_Transmit(&huart1, command_string, 9, 30);
 8001a92:	231e      	movs	r3, #30
 8001a94:	2209      	movs	r2, #9
 8001a96:	4924      	ldr	r1, [pc, #144]	; (8001b28 <aerobrakes_control_init+0xd0>)
 8001a98:	4820      	ldr	r0, [pc, #128]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001a9a:	f7ff ff01 	bl	80018a0 <HAL_UART_Transmit>
	command = "APL1\r";
 8001a9e:	4b23      	ldr	r3, [pc, #140]	; (8001b2c <aerobrakes_control_init+0xd4>)
 8001aa0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 5, 30);
 8001aa2:	231e      	movs	r3, #30
 8001aa4:	2205      	movs	r2, #5
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	481c      	ldr	r0, [pc, #112]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001aaa:	f7ff fef9 	bl	80018a0 <HAL_UART_Transmit>
// controller properties
//	command = "SP10000\r";							MAXIMUM SPEED in inc/min
//	HAL_UART_Transmit(&huart1, command, 8, 30);
	command = "I45\r";
 8001aae:	4b20      	ldr	r3, [pc, #128]	; (8001b30 <aerobrakes_control_init+0xd8>)
 8001ab0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 4, 30);
 8001ab2:	231e      	movs	r3, #30
 8001ab4:	2204      	movs	r2, #4
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	4818      	ldr	r0, [pc, #96]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001aba:	f7ff fef1 	bl	80018a0 <HAL_UART_Transmit>
	command = "PP100\r";
 8001abe:	4b1d      	ldr	r3, [pc, #116]	; (8001b34 <aerobrakes_control_init+0xdc>)
 8001ac0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 6, 30);
 8001ac2:	231e      	movs	r3, #30
 8001ac4:	2206      	movs	r2, #6
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	4814      	ldr	r0, [pc, #80]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001aca:	f7ff fee9 	bl	80018a0 <HAL_UART_Transmit>
	command = "PD1\r";
 8001ace:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <aerobrakes_control_init+0xe0>)
 8001ad0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 4, 30);
 8001ad2:	231e      	movs	r3, #30
 8001ad4:	2204      	movs	r2, #4
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	4810      	ldr	r0, [pc, #64]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001ada:	f7ff fee1 	bl	80018a0 <HAL_UART_Transmit>
	command = "LPC1000\r"; // peak current max, to be redefined
 8001ade:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <aerobrakes_control_init+0xe4>)
 8001ae0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 8, 30);
 8001ae2:	231e      	movs	r3, #30
 8001ae4:	2208      	movs	r2, #8
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	480c      	ldr	r0, [pc, #48]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001aea:	f7ff fed9 	bl	80018a0 <HAL_UART_Transmit>
	command = "LCC800\r"; // continuous current max_to be redefined
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <aerobrakes_control_init+0xe8>)
 8001af0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 8, 30);
 8001af2:	231e      	movs	r3, #30
 8001af4:	2208      	movs	r2, #8
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	4808      	ldr	r0, [pc, #32]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001afa:	f7ff fed1 	bl	80018a0 <HAL_UART_Transmit>
	//Enable
	command = "EN\r";
 8001afe:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <aerobrakes_control_init+0xec>)
 8001b00:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, command, 3, 30);
 8001b02:	231e      	movs	r3, #30
 8001b04:	2203      	movs	r2, #3
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	4804      	ldr	r0, [pc, #16]	; (8001b1c <aerobrakes_control_init+0xc4>)
 8001b0a:	f7ff fec9 	bl	80018a0 <HAL_UART_Transmit>
	return;
 8001b0e:	bf00      	nop
}
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	08002b1c 	.word	0x08002b1c
 8001b1c:	20001820 	.word	0x20001820
 8001b20:	08002b24 	.word	0x08002b24
 8001b24:	433c0000 	.word	0x433c0000
 8001b28:	20001814 	.word	0x20001814
 8001b2c:	08002b2c 	.word	0x08002b2c
 8001b30:	08002b34 	.word	0x08002b34
 8001b34:	08002b3c 	.word	0x08002b3c
 8001b38:	08002b44 	.word	0x08002b44
 8001b3c:	08002b4c 	.word	0x08002b4c
 8001b40:	08002b58 	.word	0x08002b58
 8001b44:	08002b20 	.word	0x08002b20

08001b48 <full_close>:


void full_close(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
	int angle_close_inc = tab_deg_to_inc_converter(0.0);
 8001b4e:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001b68 <full_close+0x20>
 8001b52:	f7ff ff03 	bl	800195c <tab_deg_to_inc_converter>
 8001b56:	6078      	str	r0, [r7, #4]
	motor_goto_position_inc(angle_close_inc);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f7ff ff57 	bl	8001a0c <motor_goto_position_inc>
	return;
 8001b5e:	bf00      	nop
}
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	00000000 	.word	0x00000000

08001b6c <aerobrake_helloworld>:

void aerobrake_helloworld(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
	float angle_helloworld = 5.0;
 8001b72:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <aerobrake_helloworld+0x30>)
 8001b74:	607b      	str	r3, [r7, #4]
	int angle_helloworld_inc = tab_deg_to_inc_converter(angle_helloworld);
 8001b76:	ed97 0a01 	vldr	s0, [r7, #4]
 8001b7a:	f7ff feef 	bl	800195c <tab_deg_to_inc_converter>
 8001b7e:	6038      	str	r0, [r7, #0]
	motor_goto_position_inc(angle_helloworld_inc);
 8001b80:	6838      	ldr	r0, [r7, #0]
 8001b82:	f7ff ff43 	bl	8001a0c <motor_goto_position_inc>
	HAL_Delay(500);
 8001b86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b8a:	f7ff f94b 	bl	8000e24 <HAL_Delay>
	full_close();
 8001b8e:	f7ff ffdb 	bl	8001b48 <full_close>
	return;
 8001b92:	bf00      	nop

}
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40a00000 	.word	0x40a00000

08001ba0 <angle_tab>:

float angle_tab(float altitude, float speed) {
 8001ba0:	b480      	push	{r7}
 8001ba2:	b08f      	sub	sp, #60	; 0x3c
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001baa:	edc7 0a00 	vstr	s1, [r7]
	int index_altitude=0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	637b      	str	r3, [r7, #52]	; 0x34
	if(altitude < look_up_tab[0][0])
 8001bb2:	4b7f      	ldr	r3, [pc, #508]	; (8001db0 <angle_tab+0x210>)
 8001bb4:	ed93 7a00 	vldr	s14, [r3]
 8001bb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc4:	dd02      	ble.n	8001bcc <angle_tab+0x2c>
	{
		return 0.0;
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	e0e8      	b.n	8001d9e <angle_tab+0x1fe>
	}
	else if(altitude > look_up_tab[TABLE_LENGTH-1][0])
 8001bcc:	4b78      	ldr	r3, [pc, #480]	; (8001db0 <angle_tab+0x210>)
 8001bce:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8001bd2:	3304      	adds	r3, #4
 8001bd4:	ed93 7a00 	vldr	s14, [r3]
 8001bd8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be4:	d501      	bpl.n	8001bea <angle_tab+0x4a>
	{
		return (float)MAX_OPENING_DEG;
 8001be6:	4b73      	ldr	r3, [pc, #460]	; (8001db4 <angle_tab+0x214>)
 8001be8:	e0d9      	b.n	8001d9e <angle_tab+0x1fe>
	}
	else
	{
		int j;
		float mean_speed_vector[TABLE_DIFF_SPEEDS_SAME_ALTITUDE];
		while(look_up_tab[index_altitude][0] < altitude)
 8001bea:	e002      	b.n	8001bf2 <angle_tab+0x52>
		{
			index_altitude += TABLE_DIFF_SPEEDS_SAME_ALTITUDE;
 8001bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bee:	3305      	adds	r3, #5
 8001bf0:	637b      	str	r3, [r7, #52]	; 0x34
		while(look_up_tab[index_altitude][0] < altitude)
 8001bf2:	496f      	ldr	r1, [pc, #444]	; (8001db0 <angle_tab+0x210>)
 8001bf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	440b      	add	r3, r1
 8001c00:	ed93 7a00 	vldr	s14, [r3]
 8001c04:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c10:	d4ec      	bmi.n	8001bec <angle_tab+0x4c>
		}
		float phi = (altitude - look_up_tab[index_altitude-TABLE_DIFF_SPEEDS_SAME_ALTITUDE][0])/(look_up_tab[index_altitude][0] - look_up_tab[index_altitude-TABLE_DIFF_SPEEDS_SAME_ALTITUDE][0]);
 8001c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c14:	1f5a      	subs	r2, r3, #5
 8001c16:	4966      	ldr	r1, [pc, #408]	; (8001db0 <angle_tab+0x210>)
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	edd3 7a00 	vldr	s15, [r3]
 8001c26:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c2a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c2e:	4960      	ldr	r1, [pc, #384]	; (8001db0 <angle_tab+0x210>)
 8001c30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c32:	4613      	mov	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	4413      	add	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	440b      	add	r3, r1
 8001c3c:	ed93 7a00 	vldr	s14, [r3]
 8001c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c42:	1f5a      	subs	r2, r3, #5
 8001c44:	495a      	ldr	r1, [pc, #360]	; (8001db0 <angle_tab+0x210>)
 8001c46:	4613      	mov	r3, r2
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	4413      	add	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	440b      	add	r3, r1
 8001c50:	edd3 7a00 	vldr	s15, [r3]
 8001c54:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c5c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		for(j=0;j<TABLE_DIFF_SPEEDS_SAME_ALTITUDE; j++)
 8001c60:	2300      	movs	r3, #0
 8001c62:	633b      	str	r3, [r7, #48]	; 0x30
 8001c64:	e031      	b.n	8001cca <angle_tab+0x12a>
		{
			mean_speed_vector[j] = phi*look_up_tab[index_altitude-TABLE_DIFF_SPEEDS_SAME_ALTITUDE+j][1] + (1-phi)*look_up_tab[index_altitude+j][1];
 8001c66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c68:	1f5a      	subs	r2, r3, #5
 8001c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c6c:	441a      	add	r2, r3
 8001c6e:	4950      	ldr	r1, [pc, #320]	; (8001db0 <angle_tab+0x210>)
 8001c70:	4613      	mov	r3, r2
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	4413      	add	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	440b      	add	r3, r1
 8001c7a:	3304      	adds	r3, #4
 8001c7c:	ed93 7a00 	vldr	s14, [r3]
 8001c80:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001c8c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c90:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001c94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c98:	441a      	add	r2, r3
 8001c9a:	4945      	ldr	r1, [pc, #276]	; (8001db0 <angle_tab+0x210>)
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	4413      	add	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	3304      	adds	r3, #4
 8001ca8:	edd3 7a00 	vldr	s15, [r3]
 8001cac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001cbc:	4413      	add	r3, r2
 8001cbe:	3b2c      	subs	r3, #44	; 0x2c
 8001cc0:	edc3 7a00 	vstr	s15, [r3]
		for(j=0;j<TABLE_DIFF_SPEEDS_SAME_ALTITUDE; j++)
 8001cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	633b      	str	r3, [r7, #48]	; 0x30
 8001cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	ddca      	ble.n	8001c66 <angle_tab+0xc6>
		}

		int index_speed = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(speed < mean_speed_vector[0])
 8001cd4:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cd8:	edd7 7a00 	vldr	s15, [r7]
 8001cdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce4:	dd02      	ble.n	8001cec <angle_tab+0x14c>
		{
			return 0.0;
 8001ce6:	f04f 0300 	mov.w	r3, #0
 8001cea:	e058      	b.n	8001d9e <angle_tab+0x1fe>
		}
		else if(speed > mean_speed_vector[TABLE_DIFF_SPEEDS_SAME_ALTITUDE-1])
 8001cec:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cf0:	edd7 7a00 	vldr	s15, [r7]
 8001cf4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cfc:	d501      	bpl.n	8001d02 <angle_tab+0x162>
		{
			return (float)MAX_OPENING_DEG;
 8001cfe:	4b2d      	ldr	r3, [pc, #180]	; (8001db4 <angle_tab+0x214>)
 8001d00:	e04d      	b.n	8001d9e <angle_tab+0x1fe>
		}
		else
		{
			while(mean_speed_vector[index_speed] < speed)
 8001d02:	e002      	b.n	8001d0a <angle_tab+0x16a>
			{
				index_speed += 1;
 8001d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d06:	3301      	adds	r3, #1
 8001d08:	62fb      	str	r3, [r7, #44]	; 0x2c
			while(mean_speed_vector[index_speed] < speed)
 8001d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d12:	4413      	add	r3, r2
 8001d14:	3b2c      	subs	r3, #44	; 0x2c
 8001d16:	ed93 7a00 	vldr	s14, [r3]
 8001d1a:	edd7 7a00 	vldr	s15, [r7]
 8001d1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d26:	d4ed      	bmi.n	8001d04 <angle_tab+0x164>
			}
			float theta = (speed - mean_speed_vector[index_speed-1])/(mean_speed_vector[index_speed]);
 8001d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d32:	4413      	add	r3, r2
 8001d34:	3b2c      	subs	r3, #44	; 0x2c
 8001d36:	edd3 7a00 	vldr	s15, [r3]
 8001d3a:	ed97 7a00 	vldr	s14, [r7]
 8001d3e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3b2c      	subs	r3, #44	; 0x2c
 8001d4e:	ed93 7a00 	vldr	s14, [r3]
 8001d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d56:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			float mean_angle = theta*mean_speed_vector[index_speed-1] + (1-theta)*mean_speed_vector[index_speed];
 8001d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d64:	4413      	add	r3, r2
 8001d66:	3b2c      	subs	r3, #44	; 0x2c
 8001d68:	ed93 7a00 	vldr	s14, [r3]
 8001d6c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001d70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001d78:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001d7c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d88:	4413      	add	r3, r2
 8001d8a:	3b2c      	subs	r3, #44	; 0x2c
 8001d8c:	edd3 7a00 	vldr	s15, [r3]
 8001d90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d98:	edc7 7a08 	vstr	s15, [r7, #32]
			return mean_angle;
 8001d9c:	6a3b      	ldr	r3, [r7, #32]
 8001d9e:	ee07 3a90 	vmov	s15, r3
		}
	}
}
 8001da2:	eeb0 0a67 	vmov.f32	s0, s15
 8001da6:	373c      	adds	r7, #60	; 0x3c
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	20000008 	.word	0x20000008
 8001db4:	433e0000 	.word	0x433e0000

08001db8 <command_aerobrake_controller>:


void command_aerobrake_controller(float altitude, float speed)
{
 8001db8:	b5b0      	push	{r4, r5, r7, lr}
 8001dba:	b08a      	sub	sp, #40	; 0x28
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001dc2:	edc7 0a00 	vstr	s1, [r7]
    float opt_act_position_deg = angle_tab(altitude, speed);
 8001dc6:	edd7 0a00 	vldr	s1, [r7]
 8001dca:	ed97 0a01 	vldr	s0, [r7, #4]
 8001dce:	f7ff fee7 	bl	8001ba0 <angle_tab>
 8001dd2:	ed87 0a08 	vstr	s0, [r7, #32]
//    float opt_act_position_deg = 0.0;
    int opt_act_position_inc = tab_deg_to_inc_converter(opt_act_position_deg);
 8001dd6:	ed97 0a08 	vldr	s0, [r7, #32]
 8001dda:	f7ff fdbf 	bl	800195c <tab_deg_to_inc_converter>
 8001dde:	61f8      	str	r0, [r7, #28]
    int central_inc_max_margins = tab_deg_to_inc_converter(Central_angle_max_margins);
 8001de0:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8001f08 <command_aerobrake_controller+0x150>
 8001de4:	f7ff fdba 	bl	800195c <tab_deg_to_inc_converter>
 8001de8:	61b8      	str	r0, [r7, #24]
    int full_close_inc = tab_deg_to_inc_converter(0.0);
 8001dea:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8001f0c <command_aerobrake_controller+0x154>
 8001dee:	f7ff fdb5 	bl	800195c <tab_deg_to_inc_converter>
 8001df2:	6178      	str	r0, [r7, #20]
    int full_open_inc = tab_deg_to_inc_converter(MAX_OPENING_DEG);
 8001df4:	ed9f 0a46 	vldr	s0, [pc, #280]	; 8001f10 <command_aerobrake_controller+0x158>
 8001df8:	f7ff fdb0 	bl	800195c <tab_deg_to_inc_converter>
 8001dfc:	6138      	str	r0, [r7, #16]
    int inc_error = central_inc_max_margins - opt_act_position_inc;
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	60fb      	str	r3, [r7, #12]
    int command_inc;

    // PAS DE CONTROLE PID si on est en dehors de la bande de controle;
    //pas de accumulation de l'erreur non-plus, pour viter le wipe-out.
    //On passe en mode controle PID que lorsque l'on est  l'intrieur de la bande de controle
    if(opt_act_position_inc <= full_close_inc || opt_act_position_inc >= full_open_inc)
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	dd03      	ble.n	8001e16 <command_aerobrake_controller+0x5e>
 8001e0e:	69fa      	ldr	r2, [r7, #28]
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	db02      	blt.n	8001e1c <command_aerobrake_controller+0x64>
    {
    	command_inc = opt_act_position_inc;
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	627b      	str	r3, [r7, #36]	; 0x24
 8001e1a:	e065      	b.n	8001ee8 <command_aerobrake_controller+0x130>
    	// DO WE CANCEL the integral of the error when we're out of the band of control or do we leave it like it is? Wipe out?
    	//Let's leave it like it this for now
    }
    else
    {
        correction_margin_error_integration += inc_error;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	ee07 3a90 	vmov	s15, r3
 8001e22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e26:	4b3b      	ldr	r3, [pc, #236]	; (8001f14 <command_aerobrake_controller+0x15c>)
 8001e28:	edd3 7a00 	vldr	s15, [r3]
 8001e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e30:	4b38      	ldr	r3, [pc, #224]	; (8001f14 <command_aerobrake_controller+0x15c>)
 8001e32:	edc3 7a00 	vstr	s15, [r3]
        command_inc = opt_act_position_inc - Kp_correction_margin*inc_error - Td_correction_margin*(inc_error-correction_margin_last_error) - Ki_correction_margin*correction_margin_error_integration;
 8001e36:	69f8      	ldr	r0, [r7, #28]
 8001e38:	f7fe fb7c 	bl	8000534 <__aeabi_i2d>
 8001e3c:	4604      	mov	r4, r0
 8001e3e:	460d      	mov	r5, r1
 8001e40:	68f8      	ldr	r0, [r7, #12]
 8001e42:	f7fe fb77 	bl	8000534 <__aeabi_i2d>
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	4b33      	ldr	r3, [pc, #204]	; (8001f18 <command_aerobrake_controller+0x160>)
 8001e4c:	f7fe fbd8 	bl	8000600 <__aeabi_dmul>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4620      	mov	r0, r4
 8001e56:	4629      	mov	r1, r5
 8001e58:	f7fe fa1e 	bl	8000298 <__aeabi_dsub>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	460c      	mov	r4, r1
 8001e60:	4625      	mov	r5, r4
 8001e62:	461c      	mov	r4, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	ee07 3a90 	vmov	s15, r3
 8001e6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e6e:	4b2b      	ldr	r3, [pc, #172]	; (8001f1c <command_aerobrake_controller+0x164>)
 8001e70:	edd3 7a00 	vldr	s15, [r3]
 8001e74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e78:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001f0c <command_aerobrake_controller+0x154>
 8001e7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e80:	ee17 0a90 	vmov	r0, s15
 8001e84:	f7fe fb68 	bl	8000558 <__aeabi_f2d>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	4620      	mov	r0, r4
 8001e8e:	4629      	mov	r1, r5
 8001e90:	f7fe fa02 	bl	8000298 <__aeabi_dsub>
 8001e94:	4603      	mov	r3, r0
 8001e96:	460c      	mov	r4, r1
 8001e98:	4625      	mov	r5, r4
 8001e9a:	461c      	mov	r4, r3
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <command_aerobrake_controller+0x15c>)
 8001e9e:	edd3 7a00 	vldr	s15, [r3]
 8001ea2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001f0c <command_aerobrake_controller+0x154>
 8001ea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eaa:	ee17 0a90 	vmov	r0, s15
 8001eae:	f7fe fb53 	bl	8000558 <__aeabi_f2d>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	4620      	mov	r0, r4
 8001eb8:	4629      	mov	r1, r5
 8001eba:	f7fe f9ed 	bl	8000298 <__aeabi_dsub>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	460c      	mov	r4, r1
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	4621      	mov	r1, r4
 8001ec6:	f7fe fdad 	bl	8000a24 <__aeabi_d2iz>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	627b      	str	r3, [r7, #36]	; 0x24
        if(command_inc <= full_close_inc)
 8001ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	dc02      	bgt.n	8001edc <command_aerobrake_controller+0x124>
        	command_inc = full_close_inc;
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8001eda:	e005      	b.n	8001ee8 <command_aerobrake_controller+0x130>
        else if(command_inc >= full_open_inc)
 8001edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	db01      	blt.n	8001ee8 <command_aerobrake_controller+0x130>
        	command_inc = full_open_inc;
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
    }
    correction_margin_last_error = inc_error;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	ee07 3a90 	vmov	s15, r3
 8001eee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <command_aerobrake_controller+0x164>)
 8001ef4:	edc3 7a00 	vstr	s15, [r3]

    motor_goto_position_inc(command_inc);
 8001ef8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001efa:	f7ff fd87 	bl	8001a0c <motor_goto_position_inc>
    return;
 8001efe:	bf00      	nop
}
 8001f00:	3728      	adds	r7, #40	; 0x28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bdb0      	pop	{r4, r5, r7, pc}
 8001f06:	bf00      	nop
 8001f08:	42c80000 	.word	0x42c80000
 8001f0c:	00000000 	.word	0x00000000
 8001f10:	433e0000 	.word	0x433e0000
 8001f14:	200017fc 	.word	0x200017fc
 8001f18:	3fe00000 	.word	0x3fe00000
 8001f1c:	20001800 	.word	0x20001800

08001f20 <SystemClock_Config>:
 * @brief System Clock Configuration
 * @retval None
 */
void
SystemClock_Config (void)
{
 8001f20:	b530      	push	{r4, r5, lr}
 8001f22:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  /**Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE()
 8001f24:	2200      	movs	r2, #0
 8001f26:	4b27      	ldr	r3, [pc, #156]	; (8001fc4 <SystemClock_Config+0xa4>)
 8001f28:	9201      	str	r2, [sp, #4]
 8001f2a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001f2c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001f30:	6419      	str	r1, [r3, #64]	; 0x40
 8001f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  ;

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f34:	4924      	ldr	r1, [pc, #144]	; (8001fc8 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE()
 8001f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f3e:	9202      	str	r2, [sp, #8]
 8001f40:	680b      	ldr	r3, [r1, #0]
 8001f42:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f4a:	600b      	str	r3, [r1, #0]
 8001f4c:	680b      	ldr	r3, [r1, #0]
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f4e:	920f      	str	r2, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f50:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f54:	9302      	str	r3, [sp, #8]
 8001f56:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001f5c:	2310      	movs	r3, #16
 8001f5e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f60:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f62:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f66:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f68:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f6a:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f6c:	2307      	movs	r3, #7
  if (HAL_RCC_OscConfig (&RCC_OscInitStruct) != HAL_OK)
 8001f6e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f70:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f72:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f74:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f76:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig (&RCC_OscInitStruct) != HAL_OK)
 8001f78:	f7ff f8b2 	bl	80010e0 <HAL_RCC_OscConfig>
 8001f7c:	b100      	cbz	r0, 8001f80 <SystemClock_Config+0x60>
 8001f7e:	e7fe      	b.n	8001f7e <SystemClock_Config+0x5e>
      _Error_Handler (__FILE__, __LINE__);
    }

  /**Initializes the CPU, AHB and APB busses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001f80:	230f      	movs	r3, #15
 8001f82:	9303      	str	r3, [sp, #12]
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f84:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f8a:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig (&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f90:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f92:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig (&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f94:	f7ff fa54 	bl	8001440 <HAL_RCC_ClockConfig>
 8001f98:	4604      	mov	r4, r0
 8001f9a:	b100      	cbz	r0, 8001f9e <SystemClock_Config+0x7e>
 8001f9c:	e7fe      	b.n	8001f9c <SystemClock_Config+0x7c>
      _Error_Handler (__FILE__, __LINE__);
    }

  /**Configure the Systick interrupt time
   */
  HAL_SYSTICK_Config (HAL_RCC_GetHCLKFreq () / 1000);
 8001f9e:	f7ff fae9 	bl	8001574 <HAL_RCC_GetHCLKFreq>
 8001fa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fa6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001faa:	f7fe ff95 	bl	8000ed8 <HAL_SYSTICK_Config>

  /**Configure the Systick
   */
  HAL_SYSTICK_CLKSourceConfig (SYSTICK_CLKSOURCE_HCLK);
 8001fae:	4628      	mov	r0, r5
 8001fb0:	f7fe ffa8 	bl	8000f04 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority (SysTick_IRQn, 0, 0);
 8001fb4:	4622      	mov	r2, r4
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fbc:	f7fe ff58 	bl	8000e70 <HAL_NVIC_SetPriority>
}
 8001fc0:	b015      	add	sp, #84	; 0x54
 8001fc2:	bd30      	pop	{r4, r5, pc}
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40007000 	.word	0x40007000

08001fcc <main>:
{
 8001fcc:	b500      	push	{lr}
 8001fce:	b08b      	sub	sp, #44	; 0x2c
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE()
 8001fd0:	2400      	movs	r4, #0
  HAL_Init ();
 8001fd2:	f7fe fefb 	bl	8000dcc <HAL_Init>
  SystemClock_Config ();
 8001fd6:	f7ff ffa3 	bl	8001f20 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE()
 8001fda:	4b3a      	ldr	r3, [pc, #232]	; (80020c4 <main+0xf8>)
 8001fdc:	9401      	str	r4, [sp, #4]
 8001fde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  ;
  __HAL_RCC_GPIOB_CLK_ENABLE()
  ;

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001fe0:	4839      	ldr	r0, [pc, #228]	; (80020c8 <main+0xfc>)
  huart1.Instance = USART1;
 8001fe2:	4d3a      	ldr	r5, [pc, #232]	; (80020cc <main+0x100>)
  __HAL_RCC_GPIOC_CLK_ENABLE()
 8001fe4:	f042 0204 	orr.w	r2, r2, #4
 8001fe8:	631a      	str	r2, [r3, #48]	; 0x30
 8001fea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fec:	f002 0204 	and.w	r2, r2, #4
 8001ff0:	9201      	str	r2, [sp, #4]
 8001ff2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE()
 8001ff4:	9402      	str	r4, [sp, #8]
 8001ff6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ff8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ffc:	631a      	str	r2, [r3, #48]	; 0x30
 8001ffe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002000:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002004:	9202      	str	r2, [sp, #8]
 8002006:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE()
 8002008:	9403      	str	r4, [sp, #12]
 800200a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800200c:	f042 0201 	orr.w	r2, r2, #1
 8002010:	631a      	str	r2, [r3, #48]	; 0x30
 8002012:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002014:	f002 0201 	and.w	r2, r2, #1
 8002018:	9203      	str	r2, [sp, #12]
 800201a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE()
 800201c:	9404      	str	r4, [sp, #16]
 800201e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002020:	f042 0202 	orr.w	r2, r2, #2
 8002024:	631a      	str	r2, [r3, #48]	; 0x30
 8002026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002028:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800202c:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE()
 800202e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002030:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE()
 8002032:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002034:	f7ff f84e 	bl	80010d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002038:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800203c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init (B1_GPIO_Port, &GPIO_InitStruct);
 800203e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002040:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <main+0x104>)
  HAL_GPIO_Init (B1_GPIO_Port, &GPIO_InitStruct);
 8002042:	4824      	ldr	r0, [pc, #144]	; (80020d4 <main+0x108>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002044:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002046:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init (B1_GPIO_Port, &GPIO_InitStruct);
 8002048:	f7fe ff6e 	bl	8000f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800204c:	2320      	movs	r3, #32
 800204e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init (LD2_GPIO_Port, &GPIO_InitStruct);
 8002050:	481d      	ldr	r0, [pc, #116]	; (80020c8 <main+0xfc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002054:	2301      	movs	r3, #1
  HAL_GPIO_Init (LD2_GPIO_Port, &GPIO_InitStruct);
 8002056:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002058:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init (LD2_GPIO_Port, &GPIO_InitStruct);
 800205c:	f7fe ff64 	bl	8000f28 <HAL_GPIO_Init>
  huart1.Init.BaudRate = 115200;
 8002060:	4a1d      	ldr	r2, [pc, #116]	; (80020d8 <main+0x10c>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002062:	60ac      	str	r4, [r5, #8]
  huart1.Init.BaudRate = 115200;
 8002064:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002068:	e885 000c 	stmia.w	r5, {r2, r3}
  if (HAL_UART_Init (&huart1) != HAL_OK)
 800206c:	4628      	mov	r0, r5
  huart1.Init.Mode = UART_MODE_TX_RX;
 800206e:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002070:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002072:	612c      	str	r4, [r5, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002074:	616b      	str	r3, [r5, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002076:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002078:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init (&huart1) != HAL_OK)
 800207a:	f7ff fbe3 	bl	8001844 <HAL_UART_Init>
 800207e:	b100      	cbz	r0, 8002082 <main+0xb6>
 8002080:	e7fe      	b.n	8002080 <main+0xb4>
  HAL_UART_Init(&huart1);
 8002082:	4628      	mov	r0, r5
 8002084:	f7ff fbde 	bl	8001844 <HAL_UART_Init>
  aerobrakes_control_init();
 8002088:	f7ff fce6 	bl	8001a58 <aerobrakes_control_init>
  aerobrake_helloworld();
 800208c:	f7ff fd6e 	bl	8001b6c <aerobrake_helloworld>
  command_aerobrake_controller(1500.0, 100.0); // Should be full open
 8002090:	eddf 0a12 	vldr	s1, [pc, #72]	; 80020dc <main+0x110>
 8002094:	ed9f 0a12 	vldr	s0, [pc, #72]	; 80020e0 <main+0x114>
 8002098:	f7ff fe8e 	bl	8001db8 <command_aerobrake_controller>
  command_aerobrake_controller(200.0, 100.0); // Should be full close
 800209c:	eddf 0a0f 	vldr	s1, [pc, #60]	; 80020dc <main+0x110>
 80020a0:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80020e4 <main+0x118>
 80020a4:	f7ff fe88 	bl	8001db8 <command_aerobrake_controller>
  command_aerobrake_controller(238.0, 131.0); // Should be somewhere in between
 80020a8:	eddf 0a0f 	vldr	s1, [pc, #60]	; 80020e8 <main+0x11c>
 80020ac:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80020ec <main+0x120>
 80020b0:	f7ff fe82 	bl	8001db8 <command_aerobrake_controller>
  command_aerobrake_controller(500.0, 80.0); // Should be full close
 80020b4:	eddf 0a0e 	vldr	s1, [pc, #56]	; 80020f0 <main+0x124>
 80020b8:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80020f4 <main+0x128>
 80020bc:	f7ff fe7c 	bl	8001db8 <command_aerobrake_controller>
 80020c0:	e7fe      	b.n	80020c0 <main+0xf4>
 80020c2:	bf00      	nop
 80020c4:	40023800 	.word	0x40023800
 80020c8:	40020000 	.word	0x40020000
 80020cc:	20001820 	.word	0x20001820
 80020d0:	10210000 	.word	0x10210000
 80020d4:	40020800 	.word	0x40020800
 80020d8:	40011000 	.word	0x40011000
 80020dc:	42c80000 	.word	0x42c80000
 80020e0:	44bb8000 	.word	0x44bb8000
 80020e4:	43480000 	.word	0x43480000
 80020e8:	43030000 	.word	0x43030000
 80020ec:	436e0000 	.word	0x436e0000
 80020f0:	42a00000 	.word	0x42a00000
 80020f4:	43fa0000 	.word	0x43fa0000

080020f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020fa:	2007      	movs	r0, #7
 80020fc:	f7fe fea6 	bl	8000e4c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002100:	2200      	movs	r2, #0
 8002102:	4611      	mov	r1, r2
 8002104:	f06f 000b 	mvn.w	r0, #11
 8002108:	f7fe feb2 	bl	8000e70 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800210c:	2200      	movs	r2, #0
 800210e:	4611      	mov	r1, r2
 8002110:	f06f 000a 	mvn.w	r0, #10
 8002114:	f7fe feac 	bl	8000e70 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002118:	2200      	movs	r2, #0
 800211a:	4611      	mov	r1, r2
 800211c:	f06f 0009 	mvn.w	r0, #9
 8002120:	f7fe fea6 	bl	8000e70 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002124:	2200      	movs	r2, #0
 8002126:	4611      	mov	r1, r2
 8002128:	f06f 0004 	mvn.w	r0, #4
 800212c:	f7fe fea0 	bl	8000e70 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002130:	2200      	movs	r2, #0
 8002132:	4611      	mov	r1, r2
 8002134:	f06f 0003 	mvn.w	r0, #3
 8002138:	f7fe fe9a 	bl	8000e70 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800213c:	2200      	movs	r2, #0
 800213e:	4611      	mov	r1, r2
 8002140:	f06f 0001 	mvn.w	r0, #1
 8002144:	f7fe fe94 	bl	8000e70 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002148:	2200      	movs	r2, #0
 800214a:	4611      	mov	r1, r2
 800214c:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002150:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002154:	f7fe be8c 	b.w	8000e70 <HAL_NVIC_SetPriority>

08002158 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002158:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800215a:	6802      	ldr	r2, [r0, #0]
 800215c:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <HAL_UART_MspInit+0x48>)
 800215e:	429a      	cmp	r2, r3
 8002160:	d11a      	bne.n	8002198 <HAL_UART_MspInit+0x40>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	4b0f      	ldr	r3, [pc, #60]	; (80021a4 <HAL_UART_MspInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002168:	480f      	ldr	r0, [pc, #60]	; (80021a8 <HAL_UART_MspInit+0x50>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800216a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800216c:	f042 0210 	orr.w	r2, r2, #16
 8002170:	645a      	str	r2, [r3, #68]	; 0x44
 8002172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002174:	f003 0310 	and.w	r3, r3, #16
 8002178:	9300      	str	r3, [sp, #0]
 800217a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800217c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002180:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002186:	2301      	movs	r3, #1
 8002188:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218a:	2303      	movs	r3, #3
 800218c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002190:	2307      	movs	r3, #7
 8002192:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002194:	f7fe fec8 	bl	8000f28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002198:	b007      	add	sp, #28
 800219a:	f85d fb04 	ldr.w	pc, [sp], #4
 800219e:	bf00      	nop
 80021a0:	40011000 	.word	0x40011000
 80021a4:	40023800 	.word	0x40023800
 80021a8:	40020000 	.word	0x40020000

080021ac <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80021ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021ae:	f7fe fe27 	bl	8000e00 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80021b6:	f7fe beb2 	b.w	8000f1e <HAL_SYSTICK_IRQHandler>
	...

080021bc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021bc:	490f      	ldr	r1, [pc, #60]	; (80021fc <SystemInit+0x40>)
 80021be:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80021c2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80021ca:	4b0d      	ldr	r3, [pc, #52]	; (8002200 <SystemInit+0x44>)
 80021cc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80021ce:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80021d0:	f042 0201 	orr.w	r2, r2, #1
 80021d4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80021d6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80021de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021e2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80021e4:	4a07      	ldr	r2, [pc, #28]	; (8002204 <SystemInit+0x48>)
 80021e6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021ee:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80021f0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021f2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80021f6:	608b      	str	r3, [r1, #8]
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	e000ed00 	.word	0xe000ed00
 8002200:	40023800 	.word	0x40023800
 8002204:	24003010 	.word	0x24003010

08002208 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002208:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002240 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800220c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800220e:	e003      	b.n	8002218 <LoopCopyDataInit>

08002210 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002210:	4b0c      	ldr	r3, [pc, #48]	; (8002244 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002212:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002214:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002216:	3104      	adds	r1, #4

08002218 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002218:	480b      	ldr	r0, [pc, #44]	; (8002248 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800221a:	4b0c      	ldr	r3, [pc, #48]	; (800224c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800221c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800221e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002220:	d3f6      	bcc.n	8002210 <CopyDataInit>
  ldr  r2, =_sbss
 8002222:	4a0b      	ldr	r2, [pc, #44]	; (8002250 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002224:	e002      	b.n	800222c <LoopFillZerobss>

08002226 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002226:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002228:	f842 3b04 	str.w	r3, [r2], #4

0800222c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800222c:	4b09      	ldr	r3, [pc, #36]	; (8002254 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800222e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002230:	d3f9      	bcc.n	8002226 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002232:	f7ff ffc3 	bl	80021bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002236:	f000 f811 	bl	800225c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800223a:	f7ff fec7 	bl	8001fcc <main>
  bx  lr    
 800223e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002240:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8002244:	08002bbc 	.word	0x08002bbc
  ldr  r0, =_sdata
 8002248:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800224c:	200017e0 	.word	0x200017e0
  ldr  r2, =_sbss
 8002250:	200017e0 	.word	0x200017e0
  ldr  r3, = _ebss
 8002254:	20001864 	.word	0x20001864

08002258 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002258:	e7fe      	b.n	8002258 <ADC_IRQHandler>
	...

0800225c <__libc_init_array>:
 800225c:	b570      	push	{r4, r5, r6, lr}
 800225e:	4e0d      	ldr	r6, [pc, #52]	; (8002294 <__libc_init_array+0x38>)
 8002260:	4c0d      	ldr	r4, [pc, #52]	; (8002298 <__libc_init_array+0x3c>)
 8002262:	1ba4      	subs	r4, r4, r6
 8002264:	10a4      	asrs	r4, r4, #2
 8002266:	2500      	movs	r5, #0
 8002268:	42a5      	cmp	r5, r4
 800226a:	d109      	bne.n	8002280 <__libc_init_array+0x24>
 800226c:	4e0b      	ldr	r6, [pc, #44]	; (800229c <__libc_init_array+0x40>)
 800226e:	4c0c      	ldr	r4, [pc, #48]	; (80022a0 <__libc_init_array+0x44>)
 8002270:	f000 fc44 	bl	8002afc <_init>
 8002274:	1ba4      	subs	r4, r4, r6
 8002276:	10a4      	asrs	r4, r4, #2
 8002278:	2500      	movs	r5, #0
 800227a:	42a5      	cmp	r5, r4
 800227c:	d105      	bne.n	800228a <__libc_init_array+0x2e>
 800227e:	bd70      	pop	{r4, r5, r6, pc}
 8002280:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002284:	4798      	blx	r3
 8002286:	3501      	adds	r5, #1
 8002288:	e7ee      	b.n	8002268 <__libc_init_array+0xc>
 800228a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800228e:	4798      	blx	r3
 8002290:	3501      	adds	r5, #1
 8002292:	e7f2      	b.n	800227a <__libc_init_array+0x1e>
 8002294:	08002bb4 	.word	0x08002bb4
 8002298:	08002bb4 	.word	0x08002bb4
 800229c:	08002bb4 	.word	0x08002bb4
 80022a0:	08002bb8 	.word	0x08002bb8

080022a4 <siprintf>:
 80022a4:	b40e      	push	{r1, r2, r3}
 80022a6:	b500      	push	{lr}
 80022a8:	b09c      	sub	sp, #112	; 0x70
 80022aa:	f44f 7102 	mov.w	r1, #520	; 0x208
 80022ae:	ab1d      	add	r3, sp, #116	; 0x74
 80022b0:	f8ad 1014 	strh.w	r1, [sp, #20]
 80022b4:	9002      	str	r0, [sp, #8]
 80022b6:	9006      	str	r0, [sp, #24]
 80022b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80022bc:	480a      	ldr	r0, [pc, #40]	; (80022e8 <siprintf+0x44>)
 80022be:	9104      	str	r1, [sp, #16]
 80022c0:	9107      	str	r1, [sp, #28]
 80022c2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80022c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80022ca:	f8ad 1016 	strh.w	r1, [sp, #22]
 80022ce:	6800      	ldr	r0, [r0, #0]
 80022d0:	9301      	str	r3, [sp, #4]
 80022d2:	a902      	add	r1, sp, #8
 80022d4:	f000 f866 	bl	80023a4 <_svfiprintf_r>
 80022d8:	9b02      	ldr	r3, [sp, #8]
 80022da:	2200      	movs	r2, #0
 80022dc:	701a      	strb	r2, [r3, #0]
 80022de:	b01c      	add	sp, #112	; 0x70
 80022e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80022e4:	b003      	add	sp, #12
 80022e6:	4770      	bx	lr
 80022e8:	2000177c 	.word	0x2000177c

080022ec <__ssputs_r>:
 80022ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022f0:	688e      	ldr	r6, [r1, #8]
 80022f2:	429e      	cmp	r6, r3
 80022f4:	4682      	mov	sl, r0
 80022f6:	460c      	mov	r4, r1
 80022f8:	4691      	mov	r9, r2
 80022fa:	4698      	mov	r8, r3
 80022fc:	d835      	bhi.n	800236a <__ssputs_r+0x7e>
 80022fe:	898a      	ldrh	r2, [r1, #12]
 8002300:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002304:	d031      	beq.n	800236a <__ssputs_r+0x7e>
 8002306:	6825      	ldr	r5, [r4, #0]
 8002308:	6909      	ldr	r1, [r1, #16]
 800230a:	1a6f      	subs	r7, r5, r1
 800230c:	6965      	ldr	r5, [r4, #20]
 800230e:	2302      	movs	r3, #2
 8002310:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002314:	fb95 f5f3 	sdiv	r5, r5, r3
 8002318:	f108 0301 	add.w	r3, r8, #1
 800231c:	443b      	add	r3, r7
 800231e:	429d      	cmp	r5, r3
 8002320:	bf38      	it	cc
 8002322:	461d      	movcc	r5, r3
 8002324:	0553      	lsls	r3, r2, #21
 8002326:	d531      	bpl.n	800238c <__ssputs_r+0xa0>
 8002328:	4629      	mov	r1, r5
 800232a:	f000 fb39 	bl	80029a0 <_malloc_r>
 800232e:	4606      	mov	r6, r0
 8002330:	b950      	cbnz	r0, 8002348 <__ssputs_r+0x5c>
 8002332:	230c      	movs	r3, #12
 8002334:	f8ca 3000 	str.w	r3, [sl]
 8002338:	89a3      	ldrh	r3, [r4, #12]
 800233a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800233e:	81a3      	strh	r3, [r4, #12]
 8002340:	f04f 30ff 	mov.w	r0, #4294967295
 8002344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002348:	463a      	mov	r2, r7
 800234a:	6921      	ldr	r1, [r4, #16]
 800234c:	f000 fab4 	bl	80028b8 <memcpy>
 8002350:	89a3      	ldrh	r3, [r4, #12]
 8002352:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800235a:	81a3      	strh	r3, [r4, #12]
 800235c:	6126      	str	r6, [r4, #16]
 800235e:	6165      	str	r5, [r4, #20]
 8002360:	443e      	add	r6, r7
 8002362:	1bed      	subs	r5, r5, r7
 8002364:	6026      	str	r6, [r4, #0]
 8002366:	60a5      	str	r5, [r4, #8]
 8002368:	4646      	mov	r6, r8
 800236a:	4546      	cmp	r6, r8
 800236c:	bf28      	it	cs
 800236e:	4646      	movcs	r6, r8
 8002370:	4632      	mov	r2, r6
 8002372:	4649      	mov	r1, r9
 8002374:	6820      	ldr	r0, [r4, #0]
 8002376:	f000 faaa 	bl	80028ce <memmove>
 800237a:	68a3      	ldr	r3, [r4, #8]
 800237c:	1b9b      	subs	r3, r3, r6
 800237e:	60a3      	str	r3, [r4, #8]
 8002380:	6823      	ldr	r3, [r4, #0]
 8002382:	441e      	add	r6, r3
 8002384:	6026      	str	r6, [r4, #0]
 8002386:	2000      	movs	r0, #0
 8002388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800238c:	462a      	mov	r2, r5
 800238e:	f000 fb65 	bl	8002a5c <_realloc_r>
 8002392:	4606      	mov	r6, r0
 8002394:	2800      	cmp	r0, #0
 8002396:	d1e1      	bne.n	800235c <__ssputs_r+0x70>
 8002398:	6921      	ldr	r1, [r4, #16]
 800239a:	4650      	mov	r0, sl
 800239c:	f000 fab2 	bl	8002904 <_free_r>
 80023a0:	e7c7      	b.n	8002332 <__ssputs_r+0x46>
	...

080023a4 <_svfiprintf_r>:
 80023a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023a8:	b09d      	sub	sp, #116	; 0x74
 80023aa:	4680      	mov	r8, r0
 80023ac:	9303      	str	r3, [sp, #12]
 80023ae:	898b      	ldrh	r3, [r1, #12]
 80023b0:	061c      	lsls	r4, r3, #24
 80023b2:	460d      	mov	r5, r1
 80023b4:	4616      	mov	r6, r2
 80023b6:	d50f      	bpl.n	80023d8 <_svfiprintf_r+0x34>
 80023b8:	690b      	ldr	r3, [r1, #16]
 80023ba:	b96b      	cbnz	r3, 80023d8 <_svfiprintf_r+0x34>
 80023bc:	2140      	movs	r1, #64	; 0x40
 80023be:	f000 faef 	bl	80029a0 <_malloc_r>
 80023c2:	6028      	str	r0, [r5, #0]
 80023c4:	6128      	str	r0, [r5, #16]
 80023c6:	b928      	cbnz	r0, 80023d4 <_svfiprintf_r+0x30>
 80023c8:	230c      	movs	r3, #12
 80023ca:	f8c8 3000 	str.w	r3, [r8]
 80023ce:	f04f 30ff 	mov.w	r0, #4294967295
 80023d2:	e0c5      	b.n	8002560 <_svfiprintf_r+0x1bc>
 80023d4:	2340      	movs	r3, #64	; 0x40
 80023d6:	616b      	str	r3, [r5, #20]
 80023d8:	2300      	movs	r3, #0
 80023da:	9309      	str	r3, [sp, #36]	; 0x24
 80023dc:	2320      	movs	r3, #32
 80023de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80023e2:	2330      	movs	r3, #48	; 0x30
 80023e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80023e8:	f04f 0b01 	mov.w	fp, #1
 80023ec:	4637      	mov	r7, r6
 80023ee:	463c      	mov	r4, r7
 80023f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d13c      	bne.n	8002472 <_svfiprintf_r+0xce>
 80023f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80023fc:	d00b      	beq.n	8002416 <_svfiprintf_r+0x72>
 80023fe:	4653      	mov	r3, sl
 8002400:	4632      	mov	r2, r6
 8002402:	4629      	mov	r1, r5
 8002404:	4640      	mov	r0, r8
 8002406:	f7ff ff71 	bl	80022ec <__ssputs_r>
 800240a:	3001      	adds	r0, #1
 800240c:	f000 80a3 	beq.w	8002556 <_svfiprintf_r+0x1b2>
 8002410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002412:	4453      	add	r3, sl
 8002414:	9309      	str	r3, [sp, #36]	; 0x24
 8002416:	783b      	ldrb	r3, [r7, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 809c 	beq.w	8002556 <_svfiprintf_r+0x1b2>
 800241e:	2300      	movs	r3, #0
 8002420:	f04f 32ff 	mov.w	r2, #4294967295
 8002424:	9304      	str	r3, [sp, #16]
 8002426:	9307      	str	r3, [sp, #28]
 8002428:	9205      	str	r2, [sp, #20]
 800242a:	9306      	str	r3, [sp, #24]
 800242c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002430:	931a      	str	r3, [sp, #104]	; 0x68
 8002432:	2205      	movs	r2, #5
 8002434:	7821      	ldrb	r1, [r4, #0]
 8002436:	4850      	ldr	r0, [pc, #320]	; (8002578 <_svfiprintf_r+0x1d4>)
 8002438:	f7fd feda 	bl	80001f0 <memchr>
 800243c:	1c67      	adds	r7, r4, #1
 800243e:	9b04      	ldr	r3, [sp, #16]
 8002440:	b9d8      	cbnz	r0, 800247a <_svfiprintf_r+0xd6>
 8002442:	06d9      	lsls	r1, r3, #27
 8002444:	bf44      	itt	mi
 8002446:	2220      	movmi	r2, #32
 8002448:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800244c:	071a      	lsls	r2, r3, #28
 800244e:	bf44      	itt	mi
 8002450:	222b      	movmi	r2, #43	; 0x2b
 8002452:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002456:	7822      	ldrb	r2, [r4, #0]
 8002458:	2a2a      	cmp	r2, #42	; 0x2a
 800245a:	d016      	beq.n	800248a <_svfiprintf_r+0xe6>
 800245c:	9a07      	ldr	r2, [sp, #28]
 800245e:	2100      	movs	r1, #0
 8002460:	200a      	movs	r0, #10
 8002462:	4627      	mov	r7, r4
 8002464:	3401      	adds	r4, #1
 8002466:	783b      	ldrb	r3, [r7, #0]
 8002468:	3b30      	subs	r3, #48	; 0x30
 800246a:	2b09      	cmp	r3, #9
 800246c:	d951      	bls.n	8002512 <_svfiprintf_r+0x16e>
 800246e:	b1c9      	cbz	r1, 80024a4 <_svfiprintf_r+0x100>
 8002470:	e011      	b.n	8002496 <_svfiprintf_r+0xf2>
 8002472:	2b25      	cmp	r3, #37	; 0x25
 8002474:	d0c0      	beq.n	80023f8 <_svfiprintf_r+0x54>
 8002476:	4627      	mov	r7, r4
 8002478:	e7b9      	b.n	80023ee <_svfiprintf_r+0x4a>
 800247a:	4a3f      	ldr	r2, [pc, #252]	; (8002578 <_svfiprintf_r+0x1d4>)
 800247c:	1a80      	subs	r0, r0, r2
 800247e:	fa0b f000 	lsl.w	r0, fp, r0
 8002482:	4318      	orrs	r0, r3
 8002484:	9004      	str	r0, [sp, #16]
 8002486:	463c      	mov	r4, r7
 8002488:	e7d3      	b.n	8002432 <_svfiprintf_r+0x8e>
 800248a:	9a03      	ldr	r2, [sp, #12]
 800248c:	1d11      	adds	r1, r2, #4
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	9103      	str	r1, [sp, #12]
 8002492:	2a00      	cmp	r2, #0
 8002494:	db01      	blt.n	800249a <_svfiprintf_r+0xf6>
 8002496:	9207      	str	r2, [sp, #28]
 8002498:	e004      	b.n	80024a4 <_svfiprintf_r+0x100>
 800249a:	4252      	negs	r2, r2
 800249c:	f043 0302 	orr.w	r3, r3, #2
 80024a0:	9207      	str	r2, [sp, #28]
 80024a2:	9304      	str	r3, [sp, #16]
 80024a4:	783b      	ldrb	r3, [r7, #0]
 80024a6:	2b2e      	cmp	r3, #46	; 0x2e
 80024a8:	d10e      	bne.n	80024c8 <_svfiprintf_r+0x124>
 80024aa:	787b      	ldrb	r3, [r7, #1]
 80024ac:	2b2a      	cmp	r3, #42	; 0x2a
 80024ae:	f107 0101 	add.w	r1, r7, #1
 80024b2:	d132      	bne.n	800251a <_svfiprintf_r+0x176>
 80024b4:	9b03      	ldr	r3, [sp, #12]
 80024b6:	1d1a      	adds	r2, r3, #4
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	9203      	str	r2, [sp, #12]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	bfb8      	it	lt
 80024c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80024c4:	3702      	adds	r7, #2
 80024c6:	9305      	str	r3, [sp, #20]
 80024c8:	4c2c      	ldr	r4, [pc, #176]	; (800257c <_svfiprintf_r+0x1d8>)
 80024ca:	7839      	ldrb	r1, [r7, #0]
 80024cc:	2203      	movs	r2, #3
 80024ce:	4620      	mov	r0, r4
 80024d0:	f7fd fe8e 	bl	80001f0 <memchr>
 80024d4:	b138      	cbz	r0, 80024e6 <_svfiprintf_r+0x142>
 80024d6:	2340      	movs	r3, #64	; 0x40
 80024d8:	1b00      	subs	r0, r0, r4
 80024da:	fa03 f000 	lsl.w	r0, r3, r0
 80024de:	9b04      	ldr	r3, [sp, #16]
 80024e0:	4303      	orrs	r3, r0
 80024e2:	9304      	str	r3, [sp, #16]
 80024e4:	3701      	adds	r7, #1
 80024e6:	7839      	ldrb	r1, [r7, #0]
 80024e8:	4825      	ldr	r0, [pc, #148]	; (8002580 <_svfiprintf_r+0x1dc>)
 80024ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80024ee:	2206      	movs	r2, #6
 80024f0:	1c7e      	adds	r6, r7, #1
 80024f2:	f7fd fe7d 	bl	80001f0 <memchr>
 80024f6:	2800      	cmp	r0, #0
 80024f8:	d035      	beq.n	8002566 <_svfiprintf_r+0x1c2>
 80024fa:	4b22      	ldr	r3, [pc, #136]	; (8002584 <_svfiprintf_r+0x1e0>)
 80024fc:	b9fb      	cbnz	r3, 800253e <_svfiprintf_r+0x19a>
 80024fe:	9b03      	ldr	r3, [sp, #12]
 8002500:	3307      	adds	r3, #7
 8002502:	f023 0307 	bic.w	r3, r3, #7
 8002506:	3308      	adds	r3, #8
 8002508:	9303      	str	r3, [sp, #12]
 800250a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800250c:	444b      	add	r3, r9
 800250e:	9309      	str	r3, [sp, #36]	; 0x24
 8002510:	e76c      	b.n	80023ec <_svfiprintf_r+0x48>
 8002512:	fb00 3202 	mla	r2, r0, r2, r3
 8002516:	2101      	movs	r1, #1
 8002518:	e7a3      	b.n	8002462 <_svfiprintf_r+0xbe>
 800251a:	2300      	movs	r3, #0
 800251c:	9305      	str	r3, [sp, #20]
 800251e:	4618      	mov	r0, r3
 8002520:	240a      	movs	r4, #10
 8002522:	460f      	mov	r7, r1
 8002524:	3101      	adds	r1, #1
 8002526:	783a      	ldrb	r2, [r7, #0]
 8002528:	3a30      	subs	r2, #48	; 0x30
 800252a:	2a09      	cmp	r2, #9
 800252c:	d903      	bls.n	8002536 <_svfiprintf_r+0x192>
 800252e:	2b00      	cmp	r3, #0
 8002530:	d0ca      	beq.n	80024c8 <_svfiprintf_r+0x124>
 8002532:	9005      	str	r0, [sp, #20]
 8002534:	e7c8      	b.n	80024c8 <_svfiprintf_r+0x124>
 8002536:	fb04 2000 	mla	r0, r4, r0, r2
 800253a:	2301      	movs	r3, #1
 800253c:	e7f1      	b.n	8002522 <_svfiprintf_r+0x17e>
 800253e:	ab03      	add	r3, sp, #12
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	462a      	mov	r2, r5
 8002544:	4b10      	ldr	r3, [pc, #64]	; (8002588 <_svfiprintf_r+0x1e4>)
 8002546:	a904      	add	r1, sp, #16
 8002548:	4640      	mov	r0, r8
 800254a:	f3af 8000 	nop.w
 800254e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002552:	4681      	mov	r9, r0
 8002554:	d1d9      	bne.n	800250a <_svfiprintf_r+0x166>
 8002556:	89ab      	ldrh	r3, [r5, #12]
 8002558:	065b      	lsls	r3, r3, #25
 800255a:	f53f af38 	bmi.w	80023ce <_svfiprintf_r+0x2a>
 800255e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002560:	b01d      	add	sp, #116	; 0x74
 8002562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002566:	ab03      	add	r3, sp, #12
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	462a      	mov	r2, r5
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <_svfiprintf_r+0x1e4>)
 800256e:	a904      	add	r1, sp, #16
 8002570:	4640      	mov	r0, r8
 8002572:	f000 f881 	bl	8002678 <_printf_i>
 8002576:	e7ea      	b.n	800254e <_svfiprintf_r+0x1aa>
 8002578:	08002b78 	.word	0x08002b78
 800257c:	08002b7e 	.word	0x08002b7e
 8002580:	08002b82 	.word	0x08002b82
 8002584:	00000000 	.word	0x00000000
 8002588:	080022ed 	.word	0x080022ed

0800258c <_printf_common>:
 800258c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002590:	4691      	mov	r9, r2
 8002592:	461f      	mov	r7, r3
 8002594:	688a      	ldr	r2, [r1, #8]
 8002596:	690b      	ldr	r3, [r1, #16]
 8002598:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800259c:	4293      	cmp	r3, r2
 800259e:	bfb8      	it	lt
 80025a0:	4613      	movlt	r3, r2
 80025a2:	f8c9 3000 	str.w	r3, [r9]
 80025a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80025aa:	4606      	mov	r6, r0
 80025ac:	460c      	mov	r4, r1
 80025ae:	b112      	cbz	r2, 80025b6 <_printf_common+0x2a>
 80025b0:	3301      	adds	r3, #1
 80025b2:	f8c9 3000 	str.w	r3, [r9]
 80025b6:	6823      	ldr	r3, [r4, #0]
 80025b8:	0699      	lsls	r1, r3, #26
 80025ba:	bf42      	ittt	mi
 80025bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80025c0:	3302      	addmi	r3, #2
 80025c2:	f8c9 3000 	strmi.w	r3, [r9]
 80025c6:	6825      	ldr	r5, [r4, #0]
 80025c8:	f015 0506 	ands.w	r5, r5, #6
 80025cc:	d107      	bne.n	80025de <_printf_common+0x52>
 80025ce:	f104 0a19 	add.w	sl, r4, #25
 80025d2:	68e3      	ldr	r3, [r4, #12]
 80025d4:	f8d9 2000 	ldr.w	r2, [r9]
 80025d8:	1a9b      	subs	r3, r3, r2
 80025da:	429d      	cmp	r5, r3
 80025dc:	db29      	blt.n	8002632 <_printf_common+0xa6>
 80025de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80025e2:	6822      	ldr	r2, [r4, #0]
 80025e4:	3300      	adds	r3, #0
 80025e6:	bf18      	it	ne
 80025e8:	2301      	movne	r3, #1
 80025ea:	0692      	lsls	r2, r2, #26
 80025ec:	d42e      	bmi.n	800264c <_printf_common+0xc0>
 80025ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80025f2:	4639      	mov	r1, r7
 80025f4:	4630      	mov	r0, r6
 80025f6:	47c0      	blx	r8
 80025f8:	3001      	adds	r0, #1
 80025fa:	d021      	beq.n	8002640 <_printf_common+0xb4>
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	68e5      	ldr	r5, [r4, #12]
 8002600:	f8d9 2000 	ldr.w	r2, [r9]
 8002604:	f003 0306 	and.w	r3, r3, #6
 8002608:	2b04      	cmp	r3, #4
 800260a:	bf08      	it	eq
 800260c:	1aad      	subeq	r5, r5, r2
 800260e:	68a3      	ldr	r3, [r4, #8]
 8002610:	6922      	ldr	r2, [r4, #16]
 8002612:	bf0c      	ite	eq
 8002614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002618:	2500      	movne	r5, #0
 800261a:	4293      	cmp	r3, r2
 800261c:	bfc4      	itt	gt
 800261e:	1a9b      	subgt	r3, r3, r2
 8002620:	18ed      	addgt	r5, r5, r3
 8002622:	f04f 0900 	mov.w	r9, #0
 8002626:	341a      	adds	r4, #26
 8002628:	454d      	cmp	r5, r9
 800262a:	d11b      	bne.n	8002664 <_printf_common+0xd8>
 800262c:	2000      	movs	r0, #0
 800262e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002632:	2301      	movs	r3, #1
 8002634:	4652      	mov	r2, sl
 8002636:	4639      	mov	r1, r7
 8002638:	4630      	mov	r0, r6
 800263a:	47c0      	blx	r8
 800263c:	3001      	adds	r0, #1
 800263e:	d103      	bne.n	8002648 <_printf_common+0xbc>
 8002640:	f04f 30ff 	mov.w	r0, #4294967295
 8002644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002648:	3501      	adds	r5, #1
 800264a:	e7c2      	b.n	80025d2 <_printf_common+0x46>
 800264c:	18e1      	adds	r1, r4, r3
 800264e:	1c5a      	adds	r2, r3, #1
 8002650:	2030      	movs	r0, #48	; 0x30
 8002652:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002656:	4422      	add	r2, r4
 8002658:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800265c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002660:	3302      	adds	r3, #2
 8002662:	e7c4      	b.n	80025ee <_printf_common+0x62>
 8002664:	2301      	movs	r3, #1
 8002666:	4622      	mov	r2, r4
 8002668:	4639      	mov	r1, r7
 800266a:	4630      	mov	r0, r6
 800266c:	47c0      	blx	r8
 800266e:	3001      	adds	r0, #1
 8002670:	d0e6      	beq.n	8002640 <_printf_common+0xb4>
 8002672:	f109 0901 	add.w	r9, r9, #1
 8002676:	e7d7      	b.n	8002628 <_printf_common+0x9c>

08002678 <_printf_i>:
 8002678:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800267c:	4617      	mov	r7, r2
 800267e:	7e0a      	ldrb	r2, [r1, #24]
 8002680:	b085      	sub	sp, #20
 8002682:	2a6e      	cmp	r2, #110	; 0x6e
 8002684:	4698      	mov	r8, r3
 8002686:	4606      	mov	r6, r0
 8002688:	460c      	mov	r4, r1
 800268a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800268c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002690:	f000 80bc 	beq.w	800280c <_printf_i+0x194>
 8002694:	d81a      	bhi.n	80026cc <_printf_i+0x54>
 8002696:	2a63      	cmp	r2, #99	; 0x63
 8002698:	d02e      	beq.n	80026f8 <_printf_i+0x80>
 800269a:	d80a      	bhi.n	80026b2 <_printf_i+0x3a>
 800269c:	2a00      	cmp	r2, #0
 800269e:	f000 80c8 	beq.w	8002832 <_printf_i+0x1ba>
 80026a2:	2a58      	cmp	r2, #88	; 0x58
 80026a4:	f000 808a 	beq.w	80027bc <_printf_i+0x144>
 80026a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026ac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80026b0:	e02a      	b.n	8002708 <_printf_i+0x90>
 80026b2:	2a64      	cmp	r2, #100	; 0x64
 80026b4:	d001      	beq.n	80026ba <_printf_i+0x42>
 80026b6:	2a69      	cmp	r2, #105	; 0x69
 80026b8:	d1f6      	bne.n	80026a8 <_printf_i+0x30>
 80026ba:	6821      	ldr	r1, [r4, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	f011 0f80 	tst.w	r1, #128	; 0x80
 80026c2:	d023      	beq.n	800270c <_printf_i+0x94>
 80026c4:	1d11      	adds	r1, r2, #4
 80026c6:	6019      	str	r1, [r3, #0]
 80026c8:	6813      	ldr	r3, [r2, #0]
 80026ca:	e027      	b.n	800271c <_printf_i+0xa4>
 80026cc:	2a73      	cmp	r2, #115	; 0x73
 80026ce:	f000 80b4 	beq.w	800283a <_printf_i+0x1c2>
 80026d2:	d808      	bhi.n	80026e6 <_printf_i+0x6e>
 80026d4:	2a6f      	cmp	r2, #111	; 0x6f
 80026d6:	d02a      	beq.n	800272e <_printf_i+0xb6>
 80026d8:	2a70      	cmp	r2, #112	; 0x70
 80026da:	d1e5      	bne.n	80026a8 <_printf_i+0x30>
 80026dc:	680a      	ldr	r2, [r1, #0]
 80026de:	f042 0220 	orr.w	r2, r2, #32
 80026e2:	600a      	str	r2, [r1, #0]
 80026e4:	e003      	b.n	80026ee <_printf_i+0x76>
 80026e6:	2a75      	cmp	r2, #117	; 0x75
 80026e8:	d021      	beq.n	800272e <_printf_i+0xb6>
 80026ea:	2a78      	cmp	r2, #120	; 0x78
 80026ec:	d1dc      	bne.n	80026a8 <_printf_i+0x30>
 80026ee:	2278      	movs	r2, #120	; 0x78
 80026f0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80026f4:	496e      	ldr	r1, [pc, #440]	; (80028b0 <_printf_i+0x238>)
 80026f6:	e064      	b.n	80027c2 <_printf_i+0x14a>
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80026fe:	1d11      	adds	r1, r2, #4
 8002700:	6019      	str	r1, [r3, #0]
 8002702:	6813      	ldr	r3, [r2, #0]
 8002704:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002708:	2301      	movs	r3, #1
 800270a:	e0a3      	b.n	8002854 <_printf_i+0x1dc>
 800270c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002710:	f102 0104 	add.w	r1, r2, #4
 8002714:	6019      	str	r1, [r3, #0]
 8002716:	d0d7      	beq.n	80026c8 <_printf_i+0x50>
 8002718:	f9b2 3000 	ldrsh.w	r3, [r2]
 800271c:	2b00      	cmp	r3, #0
 800271e:	da03      	bge.n	8002728 <_printf_i+0xb0>
 8002720:	222d      	movs	r2, #45	; 0x2d
 8002722:	425b      	negs	r3, r3
 8002724:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002728:	4962      	ldr	r1, [pc, #392]	; (80028b4 <_printf_i+0x23c>)
 800272a:	220a      	movs	r2, #10
 800272c:	e017      	b.n	800275e <_printf_i+0xe6>
 800272e:	6820      	ldr	r0, [r4, #0]
 8002730:	6819      	ldr	r1, [r3, #0]
 8002732:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002736:	d003      	beq.n	8002740 <_printf_i+0xc8>
 8002738:	1d08      	adds	r0, r1, #4
 800273a:	6018      	str	r0, [r3, #0]
 800273c:	680b      	ldr	r3, [r1, #0]
 800273e:	e006      	b.n	800274e <_printf_i+0xd6>
 8002740:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002744:	f101 0004 	add.w	r0, r1, #4
 8002748:	6018      	str	r0, [r3, #0]
 800274a:	d0f7      	beq.n	800273c <_printf_i+0xc4>
 800274c:	880b      	ldrh	r3, [r1, #0]
 800274e:	4959      	ldr	r1, [pc, #356]	; (80028b4 <_printf_i+0x23c>)
 8002750:	2a6f      	cmp	r2, #111	; 0x6f
 8002752:	bf14      	ite	ne
 8002754:	220a      	movne	r2, #10
 8002756:	2208      	moveq	r2, #8
 8002758:	2000      	movs	r0, #0
 800275a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800275e:	6865      	ldr	r5, [r4, #4]
 8002760:	60a5      	str	r5, [r4, #8]
 8002762:	2d00      	cmp	r5, #0
 8002764:	f2c0 809c 	blt.w	80028a0 <_printf_i+0x228>
 8002768:	6820      	ldr	r0, [r4, #0]
 800276a:	f020 0004 	bic.w	r0, r0, #4
 800276e:	6020      	str	r0, [r4, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d13f      	bne.n	80027f4 <_printf_i+0x17c>
 8002774:	2d00      	cmp	r5, #0
 8002776:	f040 8095 	bne.w	80028a4 <_printf_i+0x22c>
 800277a:	4675      	mov	r5, lr
 800277c:	2a08      	cmp	r2, #8
 800277e:	d10b      	bne.n	8002798 <_printf_i+0x120>
 8002780:	6823      	ldr	r3, [r4, #0]
 8002782:	07da      	lsls	r2, r3, #31
 8002784:	d508      	bpl.n	8002798 <_printf_i+0x120>
 8002786:	6923      	ldr	r3, [r4, #16]
 8002788:	6862      	ldr	r2, [r4, #4]
 800278a:	429a      	cmp	r2, r3
 800278c:	bfde      	ittt	le
 800278e:	2330      	movle	r3, #48	; 0x30
 8002790:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002794:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002798:	ebae 0305 	sub.w	r3, lr, r5
 800279c:	6123      	str	r3, [r4, #16]
 800279e:	f8cd 8000 	str.w	r8, [sp]
 80027a2:	463b      	mov	r3, r7
 80027a4:	aa03      	add	r2, sp, #12
 80027a6:	4621      	mov	r1, r4
 80027a8:	4630      	mov	r0, r6
 80027aa:	f7ff feef 	bl	800258c <_printf_common>
 80027ae:	3001      	adds	r0, #1
 80027b0:	d155      	bne.n	800285e <_printf_i+0x1e6>
 80027b2:	f04f 30ff 	mov.w	r0, #4294967295
 80027b6:	b005      	add	sp, #20
 80027b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80027bc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80027c0:	493c      	ldr	r1, [pc, #240]	; (80028b4 <_printf_i+0x23c>)
 80027c2:	6822      	ldr	r2, [r4, #0]
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80027ca:	f100 0504 	add.w	r5, r0, #4
 80027ce:	601d      	str	r5, [r3, #0]
 80027d0:	d001      	beq.n	80027d6 <_printf_i+0x15e>
 80027d2:	6803      	ldr	r3, [r0, #0]
 80027d4:	e002      	b.n	80027dc <_printf_i+0x164>
 80027d6:	0655      	lsls	r5, r2, #25
 80027d8:	d5fb      	bpl.n	80027d2 <_printf_i+0x15a>
 80027da:	8803      	ldrh	r3, [r0, #0]
 80027dc:	07d0      	lsls	r0, r2, #31
 80027de:	bf44      	itt	mi
 80027e0:	f042 0220 	orrmi.w	r2, r2, #32
 80027e4:	6022      	strmi	r2, [r4, #0]
 80027e6:	b91b      	cbnz	r3, 80027f0 <_printf_i+0x178>
 80027e8:	6822      	ldr	r2, [r4, #0]
 80027ea:	f022 0220 	bic.w	r2, r2, #32
 80027ee:	6022      	str	r2, [r4, #0]
 80027f0:	2210      	movs	r2, #16
 80027f2:	e7b1      	b.n	8002758 <_printf_i+0xe0>
 80027f4:	4675      	mov	r5, lr
 80027f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80027fa:	fb02 3310 	mls	r3, r2, r0, r3
 80027fe:	5ccb      	ldrb	r3, [r1, r3]
 8002800:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002804:	4603      	mov	r3, r0
 8002806:	2800      	cmp	r0, #0
 8002808:	d1f5      	bne.n	80027f6 <_printf_i+0x17e>
 800280a:	e7b7      	b.n	800277c <_printf_i+0x104>
 800280c:	6808      	ldr	r0, [r1, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	6949      	ldr	r1, [r1, #20]
 8002812:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002816:	d004      	beq.n	8002822 <_printf_i+0x1aa>
 8002818:	1d10      	adds	r0, r2, #4
 800281a:	6018      	str	r0, [r3, #0]
 800281c:	6813      	ldr	r3, [r2, #0]
 800281e:	6019      	str	r1, [r3, #0]
 8002820:	e007      	b.n	8002832 <_printf_i+0x1ba>
 8002822:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002826:	f102 0004 	add.w	r0, r2, #4
 800282a:	6018      	str	r0, [r3, #0]
 800282c:	6813      	ldr	r3, [r2, #0]
 800282e:	d0f6      	beq.n	800281e <_printf_i+0x1a6>
 8002830:	8019      	strh	r1, [r3, #0]
 8002832:	2300      	movs	r3, #0
 8002834:	6123      	str	r3, [r4, #16]
 8002836:	4675      	mov	r5, lr
 8002838:	e7b1      	b.n	800279e <_printf_i+0x126>
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	1d11      	adds	r1, r2, #4
 800283e:	6019      	str	r1, [r3, #0]
 8002840:	6815      	ldr	r5, [r2, #0]
 8002842:	6862      	ldr	r2, [r4, #4]
 8002844:	2100      	movs	r1, #0
 8002846:	4628      	mov	r0, r5
 8002848:	f7fd fcd2 	bl	80001f0 <memchr>
 800284c:	b108      	cbz	r0, 8002852 <_printf_i+0x1da>
 800284e:	1b40      	subs	r0, r0, r5
 8002850:	6060      	str	r0, [r4, #4]
 8002852:	6863      	ldr	r3, [r4, #4]
 8002854:	6123      	str	r3, [r4, #16]
 8002856:	2300      	movs	r3, #0
 8002858:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800285c:	e79f      	b.n	800279e <_printf_i+0x126>
 800285e:	6923      	ldr	r3, [r4, #16]
 8002860:	462a      	mov	r2, r5
 8002862:	4639      	mov	r1, r7
 8002864:	4630      	mov	r0, r6
 8002866:	47c0      	blx	r8
 8002868:	3001      	adds	r0, #1
 800286a:	d0a2      	beq.n	80027b2 <_printf_i+0x13a>
 800286c:	6823      	ldr	r3, [r4, #0]
 800286e:	079b      	lsls	r3, r3, #30
 8002870:	d507      	bpl.n	8002882 <_printf_i+0x20a>
 8002872:	2500      	movs	r5, #0
 8002874:	f104 0919 	add.w	r9, r4, #25
 8002878:	68e3      	ldr	r3, [r4, #12]
 800287a:	9a03      	ldr	r2, [sp, #12]
 800287c:	1a9b      	subs	r3, r3, r2
 800287e:	429d      	cmp	r5, r3
 8002880:	db05      	blt.n	800288e <_printf_i+0x216>
 8002882:	68e0      	ldr	r0, [r4, #12]
 8002884:	9b03      	ldr	r3, [sp, #12]
 8002886:	4298      	cmp	r0, r3
 8002888:	bfb8      	it	lt
 800288a:	4618      	movlt	r0, r3
 800288c:	e793      	b.n	80027b6 <_printf_i+0x13e>
 800288e:	2301      	movs	r3, #1
 8002890:	464a      	mov	r2, r9
 8002892:	4639      	mov	r1, r7
 8002894:	4630      	mov	r0, r6
 8002896:	47c0      	blx	r8
 8002898:	3001      	adds	r0, #1
 800289a:	d08a      	beq.n	80027b2 <_printf_i+0x13a>
 800289c:	3501      	adds	r5, #1
 800289e:	e7eb      	b.n	8002878 <_printf_i+0x200>
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1a7      	bne.n	80027f4 <_printf_i+0x17c>
 80028a4:	780b      	ldrb	r3, [r1, #0]
 80028a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80028aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80028ae:	e765      	b.n	800277c <_printf_i+0x104>
 80028b0:	08002b9a 	.word	0x08002b9a
 80028b4:	08002b89 	.word	0x08002b89

080028b8 <memcpy>:
 80028b8:	b510      	push	{r4, lr}
 80028ba:	1e43      	subs	r3, r0, #1
 80028bc:	440a      	add	r2, r1
 80028be:	4291      	cmp	r1, r2
 80028c0:	d100      	bne.n	80028c4 <memcpy+0xc>
 80028c2:	bd10      	pop	{r4, pc}
 80028c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80028c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80028cc:	e7f7      	b.n	80028be <memcpy+0x6>

080028ce <memmove>:
 80028ce:	4288      	cmp	r0, r1
 80028d0:	b510      	push	{r4, lr}
 80028d2:	eb01 0302 	add.w	r3, r1, r2
 80028d6:	d803      	bhi.n	80028e0 <memmove+0x12>
 80028d8:	1e42      	subs	r2, r0, #1
 80028da:	4299      	cmp	r1, r3
 80028dc:	d10c      	bne.n	80028f8 <memmove+0x2a>
 80028de:	bd10      	pop	{r4, pc}
 80028e0:	4298      	cmp	r0, r3
 80028e2:	d2f9      	bcs.n	80028d8 <memmove+0xa>
 80028e4:	1881      	adds	r1, r0, r2
 80028e6:	1ad2      	subs	r2, r2, r3
 80028e8:	42d3      	cmn	r3, r2
 80028ea:	d100      	bne.n	80028ee <memmove+0x20>
 80028ec:	bd10      	pop	{r4, pc}
 80028ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80028f2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80028f6:	e7f7      	b.n	80028e8 <memmove+0x1a>
 80028f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80028fc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002900:	e7eb      	b.n	80028da <memmove+0xc>
	...

08002904 <_free_r>:
 8002904:	b538      	push	{r3, r4, r5, lr}
 8002906:	4605      	mov	r5, r0
 8002908:	2900      	cmp	r1, #0
 800290a:	d045      	beq.n	8002998 <_free_r+0x94>
 800290c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002910:	1f0c      	subs	r4, r1, #4
 8002912:	2b00      	cmp	r3, #0
 8002914:	bfb8      	it	lt
 8002916:	18e4      	addlt	r4, r4, r3
 8002918:	f000 f8d6 	bl	8002ac8 <__malloc_lock>
 800291c:	4a1f      	ldr	r2, [pc, #124]	; (800299c <_free_r+0x98>)
 800291e:	6813      	ldr	r3, [r2, #0]
 8002920:	4610      	mov	r0, r2
 8002922:	b933      	cbnz	r3, 8002932 <_free_r+0x2e>
 8002924:	6063      	str	r3, [r4, #4]
 8002926:	6014      	str	r4, [r2, #0]
 8002928:	4628      	mov	r0, r5
 800292a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800292e:	f000 b8cc 	b.w	8002aca <__malloc_unlock>
 8002932:	42a3      	cmp	r3, r4
 8002934:	d90c      	bls.n	8002950 <_free_r+0x4c>
 8002936:	6821      	ldr	r1, [r4, #0]
 8002938:	1862      	adds	r2, r4, r1
 800293a:	4293      	cmp	r3, r2
 800293c:	bf04      	itt	eq
 800293e:	681a      	ldreq	r2, [r3, #0]
 8002940:	685b      	ldreq	r3, [r3, #4]
 8002942:	6063      	str	r3, [r4, #4]
 8002944:	bf04      	itt	eq
 8002946:	1852      	addeq	r2, r2, r1
 8002948:	6022      	streq	r2, [r4, #0]
 800294a:	6004      	str	r4, [r0, #0]
 800294c:	e7ec      	b.n	8002928 <_free_r+0x24>
 800294e:	4613      	mov	r3, r2
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	b10a      	cbz	r2, 8002958 <_free_r+0x54>
 8002954:	42a2      	cmp	r2, r4
 8002956:	d9fa      	bls.n	800294e <_free_r+0x4a>
 8002958:	6819      	ldr	r1, [r3, #0]
 800295a:	1858      	adds	r0, r3, r1
 800295c:	42a0      	cmp	r0, r4
 800295e:	d10b      	bne.n	8002978 <_free_r+0x74>
 8002960:	6820      	ldr	r0, [r4, #0]
 8002962:	4401      	add	r1, r0
 8002964:	1858      	adds	r0, r3, r1
 8002966:	4282      	cmp	r2, r0
 8002968:	6019      	str	r1, [r3, #0]
 800296a:	d1dd      	bne.n	8002928 <_free_r+0x24>
 800296c:	6810      	ldr	r0, [r2, #0]
 800296e:	6852      	ldr	r2, [r2, #4]
 8002970:	605a      	str	r2, [r3, #4]
 8002972:	4401      	add	r1, r0
 8002974:	6019      	str	r1, [r3, #0]
 8002976:	e7d7      	b.n	8002928 <_free_r+0x24>
 8002978:	d902      	bls.n	8002980 <_free_r+0x7c>
 800297a:	230c      	movs	r3, #12
 800297c:	602b      	str	r3, [r5, #0]
 800297e:	e7d3      	b.n	8002928 <_free_r+0x24>
 8002980:	6820      	ldr	r0, [r4, #0]
 8002982:	1821      	adds	r1, r4, r0
 8002984:	428a      	cmp	r2, r1
 8002986:	bf04      	itt	eq
 8002988:	6811      	ldreq	r1, [r2, #0]
 800298a:	6852      	ldreq	r2, [r2, #4]
 800298c:	6062      	str	r2, [r4, #4]
 800298e:	bf04      	itt	eq
 8002990:	1809      	addeq	r1, r1, r0
 8002992:	6021      	streq	r1, [r4, #0]
 8002994:	605c      	str	r4, [r3, #4]
 8002996:	e7c7      	b.n	8002928 <_free_r+0x24>
 8002998:	bd38      	pop	{r3, r4, r5, pc}
 800299a:	bf00      	nop
 800299c:	20001804 	.word	0x20001804

080029a0 <_malloc_r>:
 80029a0:	b570      	push	{r4, r5, r6, lr}
 80029a2:	1ccd      	adds	r5, r1, #3
 80029a4:	f025 0503 	bic.w	r5, r5, #3
 80029a8:	3508      	adds	r5, #8
 80029aa:	2d0c      	cmp	r5, #12
 80029ac:	bf38      	it	cc
 80029ae:	250c      	movcc	r5, #12
 80029b0:	2d00      	cmp	r5, #0
 80029b2:	4606      	mov	r6, r0
 80029b4:	db01      	blt.n	80029ba <_malloc_r+0x1a>
 80029b6:	42a9      	cmp	r1, r5
 80029b8:	d903      	bls.n	80029c2 <_malloc_r+0x22>
 80029ba:	230c      	movs	r3, #12
 80029bc:	6033      	str	r3, [r6, #0]
 80029be:	2000      	movs	r0, #0
 80029c0:	bd70      	pop	{r4, r5, r6, pc}
 80029c2:	f000 f881 	bl	8002ac8 <__malloc_lock>
 80029c6:	4a23      	ldr	r2, [pc, #140]	; (8002a54 <_malloc_r+0xb4>)
 80029c8:	6814      	ldr	r4, [r2, #0]
 80029ca:	4621      	mov	r1, r4
 80029cc:	b991      	cbnz	r1, 80029f4 <_malloc_r+0x54>
 80029ce:	4c22      	ldr	r4, [pc, #136]	; (8002a58 <_malloc_r+0xb8>)
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	b91b      	cbnz	r3, 80029dc <_malloc_r+0x3c>
 80029d4:	4630      	mov	r0, r6
 80029d6:	f000 f867 	bl	8002aa8 <_sbrk_r>
 80029da:	6020      	str	r0, [r4, #0]
 80029dc:	4629      	mov	r1, r5
 80029de:	4630      	mov	r0, r6
 80029e0:	f000 f862 	bl	8002aa8 <_sbrk_r>
 80029e4:	1c43      	adds	r3, r0, #1
 80029e6:	d126      	bne.n	8002a36 <_malloc_r+0x96>
 80029e8:	230c      	movs	r3, #12
 80029ea:	6033      	str	r3, [r6, #0]
 80029ec:	4630      	mov	r0, r6
 80029ee:	f000 f86c 	bl	8002aca <__malloc_unlock>
 80029f2:	e7e4      	b.n	80029be <_malloc_r+0x1e>
 80029f4:	680b      	ldr	r3, [r1, #0]
 80029f6:	1b5b      	subs	r3, r3, r5
 80029f8:	d41a      	bmi.n	8002a30 <_malloc_r+0x90>
 80029fa:	2b0b      	cmp	r3, #11
 80029fc:	d90f      	bls.n	8002a1e <_malloc_r+0x7e>
 80029fe:	600b      	str	r3, [r1, #0]
 8002a00:	50cd      	str	r5, [r1, r3]
 8002a02:	18cc      	adds	r4, r1, r3
 8002a04:	4630      	mov	r0, r6
 8002a06:	f000 f860 	bl	8002aca <__malloc_unlock>
 8002a0a:	f104 000b 	add.w	r0, r4, #11
 8002a0e:	1d23      	adds	r3, r4, #4
 8002a10:	f020 0007 	bic.w	r0, r0, #7
 8002a14:	1ac3      	subs	r3, r0, r3
 8002a16:	d01b      	beq.n	8002a50 <_malloc_r+0xb0>
 8002a18:	425a      	negs	r2, r3
 8002a1a:	50e2      	str	r2, [r4, r3]
 8002a1c:	bd70      	pop	{r4, r5, r6, pc}
 8002a1e:	428c      	cmp	r4, r1
 8002a20:	bf0d      	iteet	eq
 8002a22:	6863      	ldreq	r3, [r4, #4]
 8002a24:	684b      	ldrne	r3, [r1, #4]
 8002a26:	6063      	strne	r3, [r4, #4]
 8002a28:	6013      	streq	r3, [r2, #0]
 8002a2a:	bf18      	it	ne
 8002a2c:	460c      	movne	r4, r1
 8002a2e:	e7e9      	b.n	8002a04 <_malloc_r+0x64>
 8002a30:	460c      	mov	r4, r1
 8002a32:	6849      	ldr	r1, [r1, #4]
 8002a34:	e7ca      	b.n	80029cc <_malloc_r+0x2c>
 8002a36:	1cc4      	adds	r4, r0, #3
 8002a38:	f024 0403 	bic.w	r4, r4, #3
 8002a3c:	42a0      	cmp	r0, r4
 8002a3e:	d005      	beq.n	8002a4c <_malloc_r+0xac>
 8002a40:	1a21      	subs	r1, r4, r0
 8002a42:	4630      	mov	r0, r6
 8002a44:	f000 f830 	bl	8002aa8 <_sbrk_r>
 8002a48:	3001      	adds	r0, #1
 8002a4a:	d0cd      	beq.n	80029e8 <_malloc_r+0x48>
 8002a4c:	6025      	str	r5, [r4, #0]
 8002a4e:	e7d9      	b.n	8002a04 <_malloc_r+0x64>
 8002a50:	bd70      	pop	{r4, r5, r6, pc}
 8002a52:	bf00      	nop
 8002a54:	20001804 	.word	0x20001804
 8002a58:	20001808 	.word	0x20001808

08002a5c <_realloc_r>:
 8002a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5e:	4607      	mov	r7, r0
 8002a60:	4614      	mov	r4, r2
 8002a62:	460e      	mov	r6, r1
 8002a64:	b921      	cbnz	r1, 8002a70 <_realloc_r+0x14>
 8002a66:	4611      	mov	r1, r2
 8002a68:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002a6c:	f7ff bf98 	b.w	80029a0 <_malloc_r>
 8002a70:	b922      	cbnz	r2, 8002a7c <_realloc_r+0x20>
 8002a72:	f7ff ff47 	bl	8002904 <_free_r>
 8002a76:	4625      	mov	r5, r4
 8002a78:	4628      	mov	r0, r5
 8002a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a7c:	f000 f826 	bl	8002acc <_malloc_usable_size_r>
 8002a80:	4284      	cmp	r4, r0
 8002a82:	d90f      	bls.n	8002aa4 <_realloc_r+0x48>
 8002a84:	4621      	mov	r1, r4
 8002a86:	4638      	mov	r0, r7
 8002a88:	f7ff ff8a 	bl	80029a0 <_malloc_r>
 8002a8c:	4605      	mov	r5, r0
 8002a8e:	2800      	cmp	r0, #0
 8002a90:	d0f2      	beq.n	8002a78 <_realloc_r+0x1c>
 8002a92:	4631      	mov	r1, r6
 8002a94:	4622      	mov	r2, r4
 8002a96:	f7ff ff0f 	bl	80028b8 <memcpy>
 8002a9a:	4631      	mov	r1, r6
 8002a9c:	4638      	mov	r0, r7
 8002a9e:	f7ff ff31 	bl	8002904 <_free_r>
 8002aa2:	e7e9      	b.n	8002a78 <_realloc_r+0x1c>
 8002aa4:	4635      	mov	r5, r6
 8002aa6:	e7e7      	b.n	8002a78 <_realloc_r+0x1c>

08002aa8 <_sbrk_r>:
 8002aa8:	b538      	push	{r3, r4, r5, lr}
 8002aaa:	4c06      	ldr	r4, [pc, #24]	; (8002ac4 <_sbrk_r+0x1c>)
 8002aac:	2300      	movs	r3, #0
 8002aae:	4605      	mov	r5, r0
 8002ab0:	4608      	mov	r0, r1
 8002ab2:	6023      	str	r3, [r4, #0]
 8002ab4:	f000 f814 	bl	8002ae0 <_sbrk>
 8002ab8:	1c43      	adds	r3, r0, #1
 8002aba:	d102      	bne.n	8002ac2 <_sbrk_r+0x1a>
 8002abc:	6823      	ldr	r3, [r4, #0]
 8002abe:	b103      	cbz	r3, 8002ac2 <_sbrk_r+0x1a>
 8002ac0:	602b      	str	r3, [r5, #0]
 8002ac2:	bd38      	pop	{r3, r4, r5, pc}
 8002ac4:	20001860 	.word	0x20001860

08002ac8 <__malloc_lock>:
 8002ac8:	4770      	bx	lr

08002aca <__malloc_unlock>:
 8002aca:	4770      	bx	lr

08002acc <_malloc_usable_size_r>:
 8002acc:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	f1a0 0004 	sub.w	r0, r0, #4
 8002ad6:	bfbc      	itt	lt
 8002ad8:	580b      	ldrlt	r3, [r1, r0]
 8002ada:	18c0      	addlt	r0, r0, r3
 8002adc:	4770      	bx	lr
	...

08002ae0 <_sbrk>:
 8002ae0:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <_sbrk+0x14>)
 8002ae2:	6819      	ldr	r1, [r3, #0]
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	b909      	cbnz	r1, 8002aec <_sbrk+0xc>
 8002ae8:	4903      	ldr	r1, [pc, #12]	; (8002af8 <_sbrk+0x18>)
 8002aea:	6019      	str	r1, [r3, #0]
 8002aec:	6818      	ldr	r0, [r3, #0]
 8002aee:	4402      	add	r2, r0
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	4770      	bx	lr
 8002af4:	2000180c 	.word	0x2000180c
 8002af8:	20001864 	.word	0x20001864

08002afc <_init>:
 8002afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002afe:	bf00      	nop
 8002b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b02:	bc08      	pop	{r3}
 8002b04:	469e      	mov	lr, r3
 8002b06:	4770      	bx	lr

08002b08 <_fini>:
 8002b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b0a:	bf00      	nop
 8002b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b0e:	bc08      	pop	{r3}
 8002b10:	469e      	mov	lr, r3
 8002b12:	4770      	bx	lr
