

================================================================
== Vitis HLS Report for 'crypt_message'
================================================================
* Date:           Wed Jun 25 15:33:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.785 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        6|        6|  0.300 us|  0.300 us|    7|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1582|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      85|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      85|    1654|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |i_2_fu_118_p2             |         +|   0|  0|   11|           3|           1|
    |sub_ln628_1_fu_176_p2     |         -|   0|  0|   14|           6|           6|
    |sub_ln628_fu_164_p2       |         -|   0|  0|   14|           6|           6|
    |and_ln368_1_fu_362_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln368_2_fu_368_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln368_fu_350_p2       |       and|   0|  0|   64|          64|          64|
    |p_Result_s_fu_232_p2      |       and|   0|  0|   64|          64|          64|
    |icmp_ln18_fu_112_p2       |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln368_fu_260_p2      |      icmp|   0|  0|   10|           6|           6|
    |icmp_ln628_fu_148_p2      |      icmp|   0|  0|   10|           6|           6|
    |lshr_ln368_fu_344_p2      |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln628_1_fu_226_p2    |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln628_fu_220_p2      |      lshr|   0|  0|  182|          64|          64|
    |or_ln20_fu_142_p2         |        or|   0|  0|    6|           6|           4|
    |p_Result_1_fu_374_p2      |        or|   0|  0|   64|          64|          64|
    |next_key_V_fu_248_p3      |    select|   0|  0|   16|           1|          16|
    |select_ln368_1_fu_280_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln368_2_fu_288_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln368_3_fu_330_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln368_fu_272_p3    |    select|   0|  0|    6|           1|           6|
    |select_ln628_1_fu_190_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln628_2_fu_198_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln628_fu_182_p3    |    select|   0|  0|    6|           1|           6|
    |shl_ln368_1_fu_338_p2     |       shl|   0|  0|  182|           2|          64|
    |shl_ln368_fu_314_p2       |       shl|   0|  0|  182|          64|          64|
    |ret_fu_242_p2             |       xor|   0|  0|   16|          16|          16|
    |xor_ln368_1_fu_296_p2     |       xor|   0|  0|    6|           6|           2|
    |xor_ln368_2_fu_356_p2     |       xor|   0|  0|   64|           2|          64|
    |xor_ln368_fu_266_p2       |       xor|   0|  0|    6|           6|           2|
    |xor_ln628_1_fu_206_p2     |       xor|   0|  0|    6|           6|           2|
    |xor_ln628_fu_170_p2       |       xor|   0|  0|    6|           6|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1582|         540|         935|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1            |   9|          2|    3|          6|
    |ap_sig_allocacmp_p_Val2_load    |   9|          2|   64|        128|
    |ap_sig_allocacmp_p_Val2_load_1  |   9|          2|   64|        128|
    |ap_sig_allocacmp_rhs_V_load     |   9|          2|   16|         32|
    |i_fu_72                         |   9|          2|    3|          6|
    |p_Val2_s_fu_68                  |   9|          2|   64|        128|
    |rhs_V_fu_64                     |   9|          2|   16|         32|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  72|         16|  231|        462|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i_fu_72         |   3|   0|    3|          0|
    |p_Val2_s_fu_68  |  64|   0|   64|          0|
    |rhs_V_fu_64     |  16|   0|   16|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  85|   0|   85|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    crypt_message|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    crypt_message|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    crypt_message|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    crypt_message|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    crypt_message|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    crypt_message|  return value|
|ap_return        |  out|   64|  ap_ctrl_hs|    crypt_message|  return value|
|encrypt_decrypt  |   in|    1|     ap_none|  encrypt_decrypt|        scalar|
|message          |   in|   64|     ap_none|          message|        scalar|
|key              |   in|   16|     ap_none|              key|        scalar|
+-----------------+-----+-----+------------+-----------------+--------------+

