Warning (10268): Verilog HDL information at DisplayDin.v(15): always construct contains both blocking and non-blocking assignments File: C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/DisplayDin.v Line: 15
Warning (10268): Verilog HDL information at TOP.v(86): always construct contains both blocking and non-blocking assignments File: C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v Line: 86
Info (10281): Verilog HDL Declaration information at TOP.v(41): object "pause" differs only in case from object "PAUSE" in the same scope File: C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/TOP.v Line: 41
Warning (10268): Verilog HDL information at uart_rs232_tx.v(92): always construct contains both blocking and non-blocking assignments File: C:/Users/Users/Desktop/UN/Sexto Semestre/Digital I/PROYECT X/TOP_VX/TOP_V9.3/TOP/uart_rs232_tx.v Line: 92
