module jkf2;
 reg clk, res, j, k;
 wire q, qb;
 jkf1 n1(clk, res, j, k, q, qb);
 always #10 clk = ~clk;
 ini∆üal begin
 clk = 1'b0;
 res = 1'b1;
 j = 1'b0;
 k = 1'b1;
 #40 res = 1'b0; j = 1'b0; k = 1'b0;
 #20 res = 1'b0; j = 1'b0; k = 1'b1;
 #20 res = 1'b0; j = 1'b1; k = 1'b0;
 #20 res = 1'b0; j = 1'b1; k = 1'b1;
 #50 $finish;
 end
endmodule 
