Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Tue Sep 24 09:04:18 2024
| Host             : unitrap-ubuntu running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file out/post_synth_power.rpt
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.077 |
| Dynamic (W)              | 1.934 |
| Device Static (W)        | 0.143 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.0  |
| Junction Temperature (C) | 49.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.040 |       15 |       --- |             --- |
| Slice Logic              |     0.042 |    15305 |       --- |             --- |
|   LUT as Logic           |     0.035 |     6823 |     17600 |           38.77 |
|   CARRY4                 |     0.005 |      751 |      4400 |           17.07 |
|   Register               |     0.002 |     5570 |     35200 |           15.82 |
|   LUT as Distributed RAM |    <0.001 |      160 |      6000 |            2.67 |
|   F7/F8 Muxes            |    <0.001 |      119 |     17600 |            0.68 |
|   LUT as Shift Register  |    <0.001 |        1 |      6000 |            0.02 |
|   Others                 |     0.000 |      217 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.052 |    13489 |       --- |             --- |
| Block RAM                |     0.110 |       30 |        60 |           50.00 |
| PLL                      |     0.097 |        1 |         2 |           50.00 |
| DSPs                     |     0.039 |       42 |        80 |           52.50 |
| I/O                      |     0.259 |       91 |       100 |           91.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.292 |        1 |       --- |             --- |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     2.076 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.293 |       0.283 |      0.009 |
| Vccaux    |       1.800 |     0.068 |       0.056 |      0.012 |
| Vcco33    |       3.300 |     0.075 |       0.074 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.009 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.713 |       0.678 |      0.035 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+------------------------------------------------------------+-----------------+
| Clock          | Domain                                                     | Constraint (ns) |
+----------------+------------------------------------------------------------+-----------------+
| adc_clk        | adc_clk_i[1]                                               |             8.0 |
| clk_fb         | pll/clk_fb                                                 |             8.0 |
| clk_fpga_0     | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| clk_fpga_1     | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[1] |             4.0 |
| clk_fpga_2     | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[2] |            20.0 |
| clk_fpga_3     | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| pll_adc_clk    | pll/clk_adc                                                |             8.0 |
| pll_dac_clk_1x | pll/clk_dac_1x                                             |             8.0 |
| pll_dac_clk_2p | pll/clk_dac_2p                                             |             4.0 |
| pll_dac_clk_2x | pll/clk_dac_2x                                             |             4.0 |
| pll_pwm_clk    | pll/clk_pdm                                                |             4.0 |
| pll_ser_clk    | pll/clk_ser                                                |             4.0 |
+----------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| red_pitaya_top                  |     1.934 |
|   i_ams                         |     0.005 |
|   i_asg                         |     0.088 |
|     ch[0]                       |     0.042 |
|     ch[1]                       |     0.042 |
|   i_hk                          |     0.001 |
|   i_iobufn[0]                   |     0.002 |
|   i_iobufn[1]                   |    <0.001 |
|   i_iobufn[2]                   |    <0.001 |
|   i_iobufn[3]                   |    <0.001 |
|   i_iobufn[4]                   |    <0.001 |
|   i_iobufn[5]                   |     0.002 |
|   i_iobufn[6]                   |     0.002 |
|   i_iobufn[7]                   |     0.002 |
|   i_iobufp[0]                   |    <0.001 |
|   i_iobufp[1]                   |    <0.001 |
|   i_iobufp[2]                   |    <0.001 |
|   i_iobufp[3]                   |    <0.001 |
|   i_iobufp[4]                   |    <0.001 |
|   i_iobufp[5]                   |    <0.001 |
|   i_iobufp[6]                   |    <0.001 |
|   i_iobufp[7]                   |     0.002 |
|   i_limit                       |     0.003 |
|     limit_a                     |    <0.001 |
|     limit_b                     |    <0.001 |
|   i_pid                         |     0.070 |
|     genblk1[0].i_pid            |     0.013 |
|     genblk1[0].i_relock         |     0.001 |
|     genblk1[1].i_pid            |     0.013 |
|     genblk1[1].i_relock         |     0.001 |
|     genblk1[2].i_pid            |     0.014 |
|     genblk1[2].i_relock         |     0.001 |
|     genblk1[3].i_pid            |     0.013 |
|     genblk1[3].i_relock         |     0.001 |
|   i_scope                       |     0.089 |
|     i_dfilt1_cha                |     0.011 |
|     i_dfilt1_chb                |     0.011 |
|     i_wr0                       |     0.006 |
|     i_wr1                       |     0.006 |
|   pll                           |     0.097 |
|   ps                            |     1.303 |
|     axi_master[0]               |     0.003 |
|       axi_awfifo_reg_0_15_0_5   |    <0.001 |
|       axi_awfifo_reg_0_15_12_17 |    <0.001 |
|       axi_awfifo_reg_0_15_18_23 |    <0.001 |
|       axi_awfifo_reg_0_15_24_29 |    <0.001 |
|       axi_awfifo_reg_0_15_30_35 |    <0.001 |
|       axi_awfifo_reg_0_15_36_36 |    <0.001 |
|       axi_awfifo_reg_0_15_6_11  |    <0.001 |
|       axi_wfifo_reg_0_15_0_5    |    <0.001 |
|       axi_wfifo_reg_0_15_12_17  |    <0.001 |
|       axi_wfifo_reg_0_15_18_23  |    <0.001 |
|       axi_wfifo_reg_0_15_24_29  |    <0.001 |
|       axi_wfifo_reg_0_15_30_35  |    <0.001 |
|       axi_wfifo_reg_0_15_36_41  |    <0.001 |
|       axi_wfifo_reg_0_15_42_47  |    <0.001 |
|       axi_wfifo_reg_0_15_48_53  |    <0.001 |
|       axi_wfifo_reg_0_15_54_59  |    <0.001 |
|       axi_wfifo_reg_0_15_60_65  |    <0.001 |
|       axi_wfifo_reg_0_15_66_71  |    <0.001 |
|       axi_wfifo_reg_0_15_6_11   |    <0.001 |
|       axi_wfifo_reg_0_15_72_72  |    <0.001 |
|     axi_master[1]               |     0.003 |
|       axi_awfifo_reg_0_15_0_5   |    <0.001 |
|       axi_awfifo_reg_0_15_12_17 |    <0.001 |
|       axi_awfifo_reg_0_15_18_23 |    <0.001 |
|       axi_awfifo_reg_0_15_24_29 |    <0.001 |
|       axi_awfifo_reg_0_15_30_35 |    <0.001 |
|       axi_awfifo_reg_0_15_36_36 |    <0.001 |
|       axi_awfifo_reg_0_15_6_11  |    <0.001 |
|       axi_wfifo_reg_0_15_0_5    |    <0.001 |
|       axi_wfifo_reg_0_15_12_17  |    <0.001 |
|       axi_wfifo_reg_0_15_18_23  |    <0.001 |
|       axi_wfifo_reg_0_15_24_29  |    <0.001 |
|       axi_wfifo_reg_0_15_30_35  |    <0.001 |
|       axi_wfifo_reg_0_15_36_41  |    <0.001 |
|       axi_wfifo_reg_0_15_42_47  |    <0.001 |
|       axi_wfifo_reg_0_15_48_53  |    <0.001 |
|       axi_wfifo_reg_0_15_54_59  |    <0.001 |
|       axi_wfifo_reg_0_15_60_65  |    <0.001 |
|       axi_wfifo_reg_0_15_66_71  |    <0.001 |
|       axi_wfifo_reg_0_15_6_11   |    <0.001 |
|       axi_wfifo_reg_0_15_72_72  |    <0.001 |
|     axi_slave_gp0               |     0.002 |
|     system_i                    |     1.293 |
|       processing_system7        |     1.293 |
|         inst                    |     1.293 |
|   pwm[0]                        |     0.002 |
|   pwm[1]                        |     0.002 |
|   pwm[2]                        |     0.002 |
|   pwm[3]                        |     0.002 |
|   sys_bus_interconnect          |    <0.001 |
+---------------------------------+-----------+


