<H3 id=title-IDAW2OWD class=docSection1Title>3.2. Integrated Processors: Systems on Chip</H3>
<P class=docText>In the previous section, we highlighted stand-alone processors. Although they are used for many applications, including some high-horsepower processing engines, the vast majority of embedded systems employ some type of integrated processor, or system on chip (SOC). Literally scores, if not hundreds, exist to choose from. We examine a few from the industry leaders and look at some of the features that set each group apart. As in the section on stand-alone processors, we focus only on those integrated processors with strong Linux support.</P>
<P class=docText>Several major processor architectures exist, and each architecture has examples of integrated SOCs. PowerPC has been a traditional leader in many networking- and telecommunications-related embedded applications, while MIPS might have the <A name=iddle1026></A><A name=iddle1661></A><A name=iddle1672></A><A name=iddle2223></A><A name=iddle2224></A><A name=iddle2266></A><A name=iddle2276></A>market lead in lower-end consumer-grade equipment.<SUP class=docFootnote><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03fn04">[4]</A></SUP> ARM is used in many cellular phones. These represent the major architectures in widespread use in embedded Linux systems. However, as you will see in <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch04.html#ch04">Chapter 4</A>, "The Linux Kernel: A Different Perspective," Linux supports more than 20 different hardware architectures today.</P>
<BLOCKQUOTE>
<P class=docFootnote><SUP><A name=ch03fn04>[4]</A></SUP> These are the author's own opinions based on market observation and not based on any scientific data.</P></BLOCKQUOTE><A name=ch03lev2sec5></A>
<H4 id=title-IDA05OWD class=docSection2Title>3.2.1. PowerPC</H4>
<P class=docText>PowerPC is a Reduced Instruction Set Computer (RISC) architecture jointly designed by engineers from Apple, IBM, and Motorola's semiconductor division (now an independent entity spun off as Freescale Semiconductor). Many good documents describe the PowerPC architecture in great detail. Consult the "<A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec4.html#ch03lev2sec20">Suggestions for Additional Reading</A>" at the end of this chapter as a starting point.</P>
<P class=docText>PowerPC processors have found their way into embedded products of every description. From automotive, consumer, and networking applications to the largest data and telecommunications switches, PowerPC is one of the most popular architectures for embedded applications. Because of this popularity, there exists a large array of hardware and software solutions from numerous manufacturers targeted at PowerPC.</P><A name=ch03lev2sec6></A>
<H4 id=title-IDATAPWD class=docSection2Title>3.2.2. AMCC PowerPC</H4>
<P class=docText>Some of the examples later in this book are based on the AMCC PowerPC 440EP Embedded Processor. The 440EP is a popular integrated processor found in many networking and communications products. The following list highlights some of the features of the 440EP:</P>
<UL>
<LI>
<P class=docList>On-chip dual-data-rate (DDR) SDRAM controller</P></LI>
<LI>
<P class=docList>Integrated NAND Flash controller</P></LI>
<LI>
<P class=docList>PCI bus interface</P></LI>
<LI>
<P class=docList>Dual 10/100Mbps Ethernet ports</P></LI>
<LI>
<P class=docList>On-chip USB 2.0 interface</P></LI>
<LI>
<P class=docList>Up to four user-configurable serial ports</P></LI>
<LI>
<P class=docList>Dual I<SUP>2</SUP>C controllers</P></LI>
<LI>
<P class=docList>Programmable Interrupt Controller</P></LI>
<LI>
<P class=docList>Serial Peripheral Interface (SPI) controller</P></LI>
<LI>
<P class=docList>Programmable timers</P></LI>
<LI>
<P class=docList>JTAG interface for debugging</P></LI></UL>
<P class=docText>This is indeed a complete system on chip (SOC). <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03fig02">Figure 3-2</A> is a block diagram of the AMCC PowerPC 440EP Embedded Processor. With the addition of memory chips and physical I/O hardware, a complete high-end embedded system can be built around this integrated microprocessor with minimal interface circuitry required.</P><A name=ch03fig02></A>
<P>
<CENTER>
<H5 class=docFigureTitle>Figure 3-2. AMCC PPC 440EP Embedded Processor (Courtesy AMCC Corporation)</H5>
<P class=docText>
<DIV class=v1><A href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/images/03elp02_alt.jpg" target=_self>[View full size image]</A></DIV><IMG border=0 alt="" src="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/images/03elp02.jpg" width=500 height=329>
<P></P></CENTER>
<P></P><BR>
<P class=docText>Many manufacturers offer reference hardware platforms to enable a developer to explore the capabilities of the processor or other hardware. The examples later in this book (<A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch14.html#ch14">Chapters 14</A>, "Kernel Debugging Techniques"; and <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch15.html#ch15">15</A>, "Debugging Embedded Linux Applications") were executed on the AMCC Yosemite board, which is the company's reference platform containing the 440EP shown in <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03fig02">Figure 3-2</A>.</P>
<P class=docText>Numerous product configurations are available with PowerPC processors. As demonstrated in <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03fig02">Figure 3-2</A>, the AMCC 440EP contains sufficient I/O interfaces for many common products, with very little additional circuitry. Because this processor contains an integrated floating-point unit (FPU), it is ideally suited for products such as network-attached imaging systems, general industrial control, and networking equipment.</P>
<P class=docText>AMCC's PowerPC product lineup includes several configurations powered by two proven cores. Their 405 core products are available in configurations with and without Ethernet controllers. All 405 core configurations include integrated SDRAM controllers, dual UARTs for serial ports, I<SUP>2</SUP>C for low-level onboard management communications, general-purpose I/O pins, and integral timers. The AMCC 405 core integrated processors provide economical performance on a proven core for a wide range of applications that do not require a hardware FPU.</P>
<P class=docText>The AMCC 440-based core products raise the performance level and add peripherals. The 440EP featured in some of our examples includes a hardware FPU. The 440GX adds two triple-speed 10/100/1000MB Ethernet interfaces (in addition to the two 10/100Mbps Ethernet ports) and TCP/IP hardware acceleration for high-performance networking applications. The 440SP adds hardware acceleration for RAID 5/6 applications. All these processors have mature Linux support. <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table01">Table 3-1</A> summarizes the highlights of the AMCC 405xx family.</P><A name=ch03table01></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=above>
<CAPTION>
<H5 class=docTableTitle>Table 3-1. AMCC PowerPC 405xx Highlights Summary</H5></CAPTION>
<COLGROUP span=5 align=center>
<COL width=125>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>405CR</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>405EP</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>405GP</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>405GPr</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 405</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 405</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 405</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 405</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>133-266MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>133-333MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>133-266MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>266-400MHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>SDRAM/133</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>SDRAM/133</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>SDRAM/133</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>SDRAM/133</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Ethernet 10/100</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>GPIO lines</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>23</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>32</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>24</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>24</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>UARTs</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DMA controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 channel</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 channel</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 channel</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 channel</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>I<SUP>2</SUP>C controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>PCI host controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=bottomBorder vAlign=top align=left>
<P class=docText>Interrupt controller</P></TD>
<TD class=bottomBorder vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=bottomBorder vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=bottomBorder vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=bottomBorder vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top colSpan=5 align=left>
<P class=docText>See the AMCC website, at <A class=docLink href="http://www.amcc.com/embedded" target=_blank>www.amcc.com/embedded</A>, for complete details.</P></TD></TR></TBODY></TABLE></P><BR>
<P class=docText><A name=iddle1524></A><A name=iddle1667></A><A name=iddle2226></A><A name=iddle2227></A><A name=iddle2272></A><A name=iddle2300></A><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table02">Table 3-2</A> summarizes the features of the AMCC 440xx family of processors.</P><A name=ch03table02></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-2. AMCC PowerPC 440xx Highlights Summary</H5></CAPTION>
<COLGROUP span=5 align=center>
<COL width=125>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>440EP</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>440GP</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>440GX</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>440SP</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 440</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 440</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 440</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 440</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>333-667MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>400-500MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>533-800MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>533-667MHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>DDR</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Ethernet 10/100</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>via GigE</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Gigabit Ethernet</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>GPIO lines</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>64</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>32</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>32</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>32</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>UARTs</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DMA controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 channel</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 channel</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 channel</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3 channel</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>I<SUP>2</SUP>C controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>PCI host controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PCI-X</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PCI-X</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>three PCI-X</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SPI controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Interrupt controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR></TBODY></TABLE></P><BR><A name=ch03lev2sec7></A>
<H4 id=title-IDAD3PWD class=docSection2Title>3.2.3. Freescale PowerPC</H4>
<P class=docText>Freescale Semiconductor has a large range of PowerPC processors with integrated peripherals. The manufacturer is currently advertising its PowerPC product portfolio centered on three broad vertical-market segments: networking, automotive, and industrial. Freescale PowerPC processors have enjoyed enormous success in the networking market segment. This lineup of processors has wide appeal in a large variety of network equipment, from the low end to the high end of the product space.</P>
<P class=docText><A name=iddle2395></A><A name=iddle2408></A><A name=iddle2410></A><A name=iddle2419></A>In a recent press release, Freescale Semiconductor announced that it had shipped more than 200 million integrated communications processors.<SUP class=docFootnote><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03fn05">[5]</A></SUP> Part of this success is based around the company's PowerQUICC product line. The PowerQUICC architecture has been shipping for more than a decade. It is based on a PowerPC core integrated with a QUICC engine (also called a communications processor module or CPM in the Freescale literature). The QUICC engine is an independent RISC processor designed to offload the communications processing from the main PowerPC core, thus freeing up the PowerPC core to focus on control and management applications. The QUICC engine is a complex but highly flexible communications peripheral controller.</P>
<BLOCKQUOTE>
<P class=docFootnote><SUP><A name=ch03fn05>[5]</A></SUP> On the Freescale website, navigate to Media Center, Press Releases. This one was dated 10/31/2005 from Austin, Texas.</P></BLOCKQUOTE>
<P class=docText>In its current incarnation, PowerQUICC encompasses four general families. For convenience, as we discuss these PowerQUICC products, we refer to it as PQ.</P>
<P class=docText>The PQ I family includes the original PowerPC-based PowerQUICC implementations and consists of the MPC8xx family of processors. These integrated communications processors operate at 50-133MHz and feature the embedded PowerPC 8xx core. The PQ I family has been used for ATM and Ethernet edge devices such as routers for the home and small office (SOHO) market, residential gateways, ASDL and cable modems, and similar applications.</P>
<P class=docText>The CPM or QUICC engine incorporates two unique and powerful communications controllers. The Serial Communication Controller (SCC) is a flexible serial interface capable of implementing many serial-based communications protocols, including Ethernet, HDLC/SDLC, AppleTalk, synchronous and asynchronous UARTs, IrDA, and other bit stream data.</P>
<P class=docText>The Serial Management Controller (SMC) is a module capable of similar serial-communications protocols, and includes support for ISDN, serial UART, and SPI protocols.</P>
<P class=docText>Using a combination of these SCCs and SMCs, it is possible to create very flexible I/O combinations. An internal time-division multiplexer even allows these interfaces to implement channelized communications such as T1 and E1 I/O.</P>
<P class=docText><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table03">Table 3-3</A> summarizes a small sampling of the PQ I product line.</P><A name=ch03table03></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-3. Freescale Select PowerQUICC I Highlights</H5></CAPTION>
<COLGROUP span=5 align=center>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC850</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC860</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC875</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC885</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 8xx</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 8xx</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 8xx</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PowerPC 8xx</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 80MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 80MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 133MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 133MHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>USB</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SPI controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>I<SUP>2</SUP>C controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SCC controllers</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SMC controllers</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Security engine</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Dedicated Fast Ethernet controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR></TBODY></TABLE></P><BR>
<P class=docText>The next step up in the Freescale PowerPC product line is PowerQUICC II. PQ II incorporates the company's G2 PowerPC core derived from the 603e embedded PowerPC core. These integrated communications processors operate at 133-450MHz and feature multiple 10/100Mbps Ethernet interfaces, security engines, and ATM and PCI support, among many others. The PQ II encompasses the MPC82xx products.</P>
<P class=docText>PQ II adds two new types of controllers to the QUICC engine. The FCC is a full-duplex fast serial communications controller. The FCC supports high-speed communications such as 100Mbps Ethernet and T3/E3 up to 45Mbps. The MCC is a multichannel controller capable of 128KB x 64KB channelized data.</P>
<P class=docText><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table04">Table 3-4</A> summarizes the highlights of selected PowerQUICC II processors.</P><A name=ch03table04></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-4. Freescale Select PowerQUICC II Highlights</H5></CAPTION>
<COLGROUP span=5 align=center>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8250</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8260</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8272</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8280</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>G2/603e</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>G2/603e</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>G2/603e</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>G2/603e</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>150-200MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>100-300MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>266-400MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>266-400MHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>USB</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SCC4</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SPI controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>I<SUP>2</SUP>C controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SCC controllers</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SMC controllers</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>FCC controllers</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>MCC controllers</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR></TBODY></TABLE></P><BR>
<P class=docText>Based on the Freescale PowerPC e300 core (evolved from the G2/603e), the PowerQUICC II Pro family operates at 266-667MHz and features support for Gigabit Ethernet, dual data rate (DDR) SDRAM controllers, PCI, high-speed USB, security acceleration, and more. These are the MPC83xx family of processors. The PQ II and PQ II Pro families of processors have been designed into a wide variety of equipment, such as LAN and WAN switches, hubs and gateways, PBX systems, and many other systems with similar complexity and performance requirements.</P>
<P class=docText>The PowerQUICC II Pro contains three family members without the QUICC engine, and two that are based on an updated version of the QUICC engine. The MPC8358E and MPC8360E both add a new Universal Communications Controller, which supports a variety of protocols.</P>
<P class=docText><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table05">Table 3-5</A> summarizes the highlights of select members of the PQ II Pro family.</P><A name=ch03table05></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-5. Freescale Select PowerQUICC II Pro Highlights</H5></CAPTION>
<COLGROUP span=5 align=center>
<COL width=125>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8343E</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8347E</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8349E</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8360E</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>e300</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>e300</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>e300</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>e300</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>266-400MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>266-667MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>400-667MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>266-667MHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>USB</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SPI controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>I<SUP>2</SUP>C controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Ethernet 10/100/1000</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via UCC</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>UART</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>PCI controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Security engine</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>MCC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>UCC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>8</P></TD></TR></TBODY></TABLE></P><BR>
<P class=docText>At the top of the PowerQUICC family are the PQ III processors. These operate between 600MHz and 1.5GHz. They are based on the e500 core and support Gigabit Ethernet, DDR SDRAM, RapidIO, PCI and PCI/X, ATM, HDLC, and more. This family incorporates the MPC85xx product line. These processors have found their way into high-end products such as wireless base station controllers, optical edge switches, central office switches, and similar equipment.</P>
<P class=docText><A name=iddle1591></A><A name=iddle1670></A><A name=iddle2088></A><A name=iddle2275></A><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table06">Table 3-6</A> highlights some of the PQ III family members.</P><A name=ch03table06></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-6. Freescale Select PowerQUICC III Highlights</H5></CAPTION>
<COLGROUP span=5 align=center>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8540</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8548E</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8555E</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>MPC8560</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>e500</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>e500</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>e500</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>e500</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 1.0GHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 1.5GHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 1.0GHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 1.0GHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>USB</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SCC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SPI controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>I<SUP>2</SUP>C controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Ethernet 10/100</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via GigE</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SCC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SCC</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Gigabit Ethernet</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>UART</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SCC</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>PCI controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PCI/PCI-X</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PCI/PCI-X</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PCI</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PCI/PCI-X</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Rapid IO</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Security engine</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SCC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>FCC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SMC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>MCC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR></TBODY></TABLE></P><BR><A name=ch03lev2sec8></A>
<H4 id=title-IDA3PRWD class=docSection2Title>3.2.4. MIPS</H4>
<P class=docText>You might be surprised to learn that 32-bit processors based on the MIPS architecture have been shipping for more than 20 years. The MIPS architecture was designed in 1981 by a Stanford University engineering team led by Dr. John Hennessey, who later went on to form MIPS Computer Systems, Inc. That company has morphed into the present-day MIPS Technologies, whose primary role is the design and subsequent licensing of MIPS architecture and cores.</P>
<P class=docText>The MIPS core has been licensed by many companies, several of which have become powerhouses in the embedded processor market. MIPS is a Reduced <A name=iddle1138></A><A name=iddle1665></A><A name=iddle2090></A><A name=iddle2270></A><A name=iddle2417></A>Instruction Set Computing (RISC) architecture with both 32-bit and 64-bit implementations shipping in many popular products. MIPS processors are found in a large variety of products, from high-end to consumer devices. It is public knowledge that MIPS processors power many popular well-known consumer products, such as Sony high definition television sets, Linksys wireless access points, and the popular Sony PlayStation 2 game console.<SUP class=docFootnote><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch036">[6]</A></SUP></P>
<BLOCKQUOTE>
<P class=docFootnote><SUP><A name=ch036>[6]</A></SUP> Source: <A class=docLink href="http://www.mips.com/content/PressRoom/PressReleases/2003-12-22" target=_blank>www.mips.com/content/PressRoom/PressReleases/2003-12-22</A></P></BLOCKQUOTE>
<P class=docText>The MIPS Technology website lists 73 licensees who are currently engaged in manufacturing products using MIPS processor cores. Some of these companies are household names, as with Sony, Texas Instruments, Cisco's Scientific Atlanta (a leading manufacturer of cable TV set-top boxes), Motorola, and others. Certainly, one of the largest and most successful of these is Broadcom Corporation.</P><A name=ch03lev2sec9></A>
<H4 id=title-IDAM0RWD class=docSection2Title>3.2.5. Broadcom MIPS</H4>
<P class=docText>Broadcom is a leading supplier of SOC solutions for markets such as cable TV set-top boxes, cable modems, HDTV, wireless networks, Gigabit Ethernet, and Voice over IP (VoIP). Broadcom's SOCs have been very popular in these markets. We mentioned earlier that you likely have Linux in your home even if you don't know it. Chances are, if you do, it is running on a Broadcom MIPS-based SOC.</P>
<P class=docText>In 2000, Broadcom acquired SiByte Inc., which resulted in the communications processor product lineup the company is currently marketing. These processors currently ship in single-core, dual-core, and quad-core configurations. The company still refers to them as SiByte processors.</P>
<P class=docText>The single-core SiByte processors include the BCM1122 and BCM1125H. They are both based on the MIPS64 core and operate at clock speeds at 400-900MHz. They include on-chip peripheral controllers such as DDR SDRAM controller, 10/100Mbps Ethernet, and PCI host controller. Both include SMBus serial configuration interface, PCMCIA, and two UARTs for serial port connections. The BCM1125H includes a triple-speed 10/100/1000Mbps Ethernet controller. One of the more striking features of these processors is their power dissipation. Both feature a 4W operating budget at 400MHz operation.</P>
<P class=docText>The dual-core SiByte processors include the BCM1250, BCM1255, and BCM1280. Also based on the MIPS64 core, these processors operate at clock rates from 600MHz (BCM1250) to as high as 1.2GHz (BCM1255 and BCM1280). These dual-core chips include integrated peripheral controllers such as DDR SDRAM controllers, various combinations of Gigabit Ethernet controllers, 64-bit PCI-X interfaces, and SMBus, PCMCIA, and multiple UART interfaces. Like their single-core cousins, these dual-core implementations also feature low power dissipation. For example, the BCM1255 features a 13W power budget at 1GHz operation.</P>
<P class=docText>The quad-core SiByte processors include the BCM1455 and BCM1480 communications processors. As with the other SiByte processors, these are based on the MIPS64 core. The cores can be run from 800MHz to 1.2GHz. These SOCs include integrated DDR SDRAM controllers, four separate Gigabit Ethernet MAC controllers, and 64-bit PCI-X host controllers, and also contain SMBus, PCMCIA, and four serial UARTs.</P>
<P class=docText><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table07">Table 3-7</A> summarizes select Broadcom SiByte processors.</P><A name=ch03table07></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-7. Broadcom Select SiByte Processor Highlights</H5></CAPTION>
<COLGROUP span=5 align=center>
<COL width=125>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=75></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>BCM1125H</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>BCM1250</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>BCM1280</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>BCM1480</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>SB-1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Dual SB-1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Dual SB-1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Quad SB-1</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS64</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS64</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS64</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS64</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>400-900MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>600-1000MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>800-1200MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>800-1200MHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y-DDR</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Serial interface</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2-55Mbps</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2-55Mbps</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 UART</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4 UART</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SMBus interface</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>PCMCIA</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Gigabit Ethernet (10/100/1000Mbps)</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>PCI controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y PCI/PCI-X</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y PCI/PCI-X</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Security engine</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>High-speed I/O (HyperTransport)</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD></TR></TBODY></TABLE></P><BR><A name=ch03lev2sec10></A>
<H4 id=title-IDAA42TD class=docSection2Title>3.2.6. AMD MIPS</H4>
<P class=docText><A name=iddle1024></A><A name=iddle1027></A><A name=iddle1662></A><A name=iddle2089></A><A name=iddle2267></A>Advanced Micro Devices also plays a significant role in the embedded MIPS controller market. The company's 2002 acquisition of Alchemy Semiconductor garnered several popular single-chip integrated SOCs based on the MIPS32 core and architecture. The Alchemy line from AMD is based on the popular MIPS32 core. All feature relatively low power dissipation and a high level of onboard system integration.</P>
<P class=docText>The Au1000 and Au1100 operate at clock rates of 266-500MHz. Both feature onboard SDRAM controllers and separate bus controllers for attachment to external devices such as Flash and PCMCIA. <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table08">Table 3-8</A> summarizes the current Alchemy product line.</P><A name=ch03table08></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-8. AMD Alchemy MIPS Highlights Summary</H5></CAPTION>
<COLGROUP span=6 align=center>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature<SUP class=docFootnote><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch039">[*]</A></SUP></P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>Au1000</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>Au1100</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>Au1200</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>Au1500</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>Au1550</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS32</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS32</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS32</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS32</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>MIPS32</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>266-500MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>333-500MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>333-500MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>333-500MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>333-500MHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>SDRAM</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>SDRAM</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>DDR SDRAM</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>SDRAM</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>DDR SDRAM</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Ethernet 10/100</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>GPIO lines</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>32</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>48</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>48</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>39</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>43</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>UARTs</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>4</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>3</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>USB 1.1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Host + device</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Host + device</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>USB 2.0</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Host + device</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Host + device</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>AC-97 audio</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SPC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SPC</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>I<SUP>2</SUP>S controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>1</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SPC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText></P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Via SPC</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>SD/MMC</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD></TR></TBODY></TABLE></P><BR>
<BLOCKQUOTE>
<P class=docFootnote><SUP><A name=ch039>[*]</A></SUP> Other peripherals include IrDA controller, LCD controller, 2 SPCs, Power management, DMA engine, RTC, Camera interface, LCD controller, h/w hardware acceleration of encryption/decryption, PCI host controller, 4 SPCs, and Security engine.</P></BLOCKQUOTE><A name=ch03lev2sec11></A>
<H4 id=title-IDAEM3TD class=docSection2Title>3.2.7. Other MIPS</H4>
<P class=docText><A name=iddle1049></A><A name=iddle1053></A><A name=iddle1663></A><A name=iddle1671></A><A name=iddle1673></A><A name=iddle2268></A><A name=iddle2277></A><A name=iddle2515></A><A name=iddle2527></A>As we pointed out earlier, nearly 100 current MIPS licensees are shown on the MIPS Technologies licensees web page, at <A class=docLink href="http://www.mips.com/content/Licensees/ProductCatalog/licensees" target=_blank>www.mips.com/content/Licensees/ProductCatalog/licensees</A>. Unfortunately, it is not possible in the space provided here to cover them all. Start your search at the MIPS technologies website for a good cross-section of the MIPS processor vendors.</P>
<P class=docText>For example, ATI Technologies uses a MIPS core in its Xilleon set-top box family of chipsets. Cavium Network's Octeon family uses MIPS64 cores in a variety of multicore processor implementations. Integrated Device Technology, Inc., (IDT) has a family of integrated communications processors called Interprise, based on the MIPS architecture. PMC-Sierra, NEC, Toshiba, and others have integrated processors based on MIPS. All of these and more are well supported under Linux.</P><A name=ch03lev2sec12></A>
<H4 id=title-IDARP3TD class=docSection2Title>3.2.8. ARM</H4>
<P class=docText>The ARM architecture has achieved a very large market share in the consumer electronics marketplace. Many popular and now ubiquitous products contain ARM cores. Some well-known examples include the Sony PlayStation Portable (PSP), Apple iPod Nano,<SUP class=docFootnote><A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03fn07">[7]</A></SUP> Nintendo Game Boy Micro and DS, TomTom GO 300 GPS, and the Motorola E680i Mobile Phone, which features embedded Linux. Processors containing ARM cores power a majority of the world's digital cellular phones, according to the ARM Corporate Backgrounder at <A class=docLink href="http://www.arm.com/miscPDFs/3822.pdf" target=_blank>www.arm.com/miscPDFs/3822.pdf</A>.</P>
<BLOCKQUOTE>
<P class=docFootnote><SUP><A name=ch03fn07>[7]</A></SUP> Reported by ARM to be the top-selling toy during the Christmas 2005 shopping season in the United States.</P></BLOCKQUOTE>
<P class=docText>The ARM architecture is developed by ARM Holdings, plc and licensed to semiconductor manufacturers around the globe. Many of the world's leading semiconductor companies have licensed ARM technology and are currently shipping integrated processors based on one of the several ARM cores.</P><A name=ch03lev2sec13></A>
<H4 id=title-IDAMQ3TD class=docSection2Title>3.2.9. TI ARM</H4>
<P class=docText>Texas Instruments uses ARM cores in the OMAP family of integrated processors. These processors contain many integrated peripherals intended to be used as single-chip solutions for various consumer products, such as cellular handsets, PDAs, and similar multimedia platforms. In addition to the interfaces commonly found on integrated processors, such as UARTs and I<SUP>2</SUP>C, the OMAP devices contain a wide range of special-purpose interfaces, including the following:</P>
<UL>
<LI>
<P class=docList>LCD screen and backlight controllers</P></LI>
<LI>
<P class=docList>Buzzer driver</P></LI>
<LI>
<P class=docList>Camera interface</P></LI>
<LI>
<P class=docList>MMC/SD card controller</P></LI>
<LI>
<P class=docList>Battery-management hardware</P></LI>
<LI>
<P class=docList>USB client/host interfaces</P></LI>
<LI>
<P class=docList>Radio modem interface logic</P></LI>
<LI>
<P class=docList>Integrated 2D or 3D graphics accelerators</P></LI>
<LI>
<P class=docList>Integrated security accelerator</P></LI>
<LI>
<P class=docList>S-Video outputs</P></LI>
<LI>
<P class=docList>IrDA controller</P></LI>
<LI>
<P class=docList>DACs for direct TV (PAL/NTSC) video output</P></LI>
<LI>
<P class=docList>Integrated DSPs for video and audio processing</P></LI></UL>
<P class=docText>Many popular cellular handsets and PDA devices have been marketed based on the TI OMAP platform. Because they are based on an ARM core, these processors are supported by Linux today. <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table09">Table 3-9</A> compares some of the more recent members of the TI OMAP family.</P><A name=ch03table09></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-9. TI ARM OMAP Highlights Summary</H5></CAPTION>
<COLGROUP span=5 align=center>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100>
<COL width=100></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Feature</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>OMAP1710</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>OMAP2420</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>OMAP2430</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=center>
<P class=docText>OMAP3430</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Core/speeds</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>ARM926 TEJ</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>ARM11</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>ARM1136</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>ARM Cortex A8</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=center>&nbsp;</TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Up to 200MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>330MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>330MHz</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>550MHz</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>DRAM controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>UARTs</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>USB</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Client + host</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Client + host</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Client + host</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Client + host</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText><A name=iddle1051></A><A name=iddle1522></A><A name=iddle1666></A><A name=iddle2271></A>I<SUP>2</SUP>C controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>MMC-SD interface</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Keypad controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Camera interface</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Graphics accelerator</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2D</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2D/3D</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>2D/3D</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Integrated DSP</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>TM320C55x</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>TM320C55x</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Video acceleration hardware</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Imaging Video Accelerator (IVA)</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Imaging Video Accelerator (IVA 2)</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Imaging Video Accelerator (IVA 2 +)</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Security accelerator</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Audio codec support</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Bluetooth &amp; RF modem support interface</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>LCD controller</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>Y</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Display controllers</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>N</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PAL/NTSC VGA/QVGA</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PAL/NTSC VGA/QVGA</P></TD>
<TD class=docTableCell vAlign=top align=center>
<P class=docText>PAL/NTSC QVGA/XGA</P></TD></TR></TBODY></TABLE></P><BR><A name=ch03lev2sec14></A>
<H4 id=title-IDAH14TD class=docSection2Title>3.2.10. Freescale ARM</H4>
<P class=docText>The success of the ARM architecture is made more evident by the fact that leading manufacturers of competing architectures have licensed ARM technology. As a prime example, Freescale Semiconductor has licensed ARM technology for its line of i.MX application processors. These popular ARM-based integrated processors have achieved widespread industry success in multimedia consumer devices such as portable game platforms, PDAs, and cellular handsets.</P>
<P class=docText>The Freescale ARM product portfolio includes the i.MX21 and i.MX31 application processors. The i.MX21 features an ARM9 core, and the i.MX31 has an ARM11 core. Like their TI counterparts, these SOCs contain many integrated <A name=iddle1052></A><A name=iddle1668></A><A name=iddle1677></A><A name=iddle2273></A>peripherals required by portable consumer electronics devices with multimedia requirements. The i.MX21/31 contain some of the following integrated interfaces:</P>
<UL>
<LI>
<P class=docList>Graphics accelerator</P></LI>
<LI>
<P class=docList>MPEG-4 encoder</P></LI>
<LI>
<P class=docList>Keypad and LCD controllers</P></LI>
<LI>
<P class=docList>Camera interface</P></LI>
<LI>
<P class=docList>Audio multiplexer</P></LI>
<LI>
<P class=docList>IrDA infrared I/O</P></LI>
<LI>
<P class=docList>SD/MMC interface</P></LI>
<LI>
<P class=docList>Numerous external I/O, such as PCMCIA, USB, DRAM controllers, and UARTs for serial port connection</P></LI></UL><A name=ch03lev2sec15></A>
<H4 id=title-IDA434TD class=docSection2Title>3.2.11. Intel ARM XScale</H4>
<P class=docText>Intel manufactures and markets several integrated processors based on the ARM v5TE architecture. Intel uses the XScale name for the architecture. These products are grouped into several application categories. <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/ch03lev1sec2.html#ch03table10">Table 3-10</A> summarizes the XScale families by application type.</P><A name=ch03table10></A>
<P>
<TABLE cellSpacing=0 cellPadding=5 rules=groups frame=hsides>
<CAPTION>
<H5 class=docTableTitle>Table 3-10. Intel XScale Processor Summary</H5></CAPTION>
<COLGROUP span=3 align=left>
<COL width=150>
<COL width=190>
<COL width=150></COLGROUP>
<THEAD>
<TR>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Category</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Application</P></TH>
<TH class="bottomBorder thead" vAlign=top scope=col align=left>
<P class=docText>Example Processors</P></TH></TR></THEAD>
<TBODY>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Application processors</P></TD>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Cellular handsets and PDAs</P></TD>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>PXA27x, PXA29x</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>I/O processors</P></TD>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>High-speed data processing used in storage, printing, telematics, and so on</P></TD>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>IOP331/332/333</P></TD></TR>
<TR>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Network processors</P></TD>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>Networking and communications data plane processing, fast packet processing, and so on</P></TD>
<TD class=docTableCell vAlign=top align=left>
<P class=docText>IXP425, IXP465 IXP2350, IXP2855 </P></TD></TR></TBODY></TABLE></P><BR>
<P class=docText>Many consumer and networking products have been developed using Intel XScale architecture processors. Some well-known examples include the GPS iQue M5 from <A name=iddle1048></A><A name=iddle1050></A><A name=iddle1664></A><A name=iddle1669></A><A name=iddle1838></A><A name=iddle2269></A><A name=iddle2274></A>Garmin, the iPAQ by Hewlett-Packard, smart phones from Palm (Treo) and Motorola (A760), and many others. Linux currently supports all these processors.</P>
<P class=docText>Intel's network processors are found in high-performance networking equipment where requirements exist for fast data-path processing. Examples include deep packet inspection, data encryption/decryption, packet filtering, and signal processing. These network processors each contain an ARM core coupled with one or more dedicated processing engines, called a network processing engine (NPE). These NPEs are dedicated to specific data-path manipulation in real time at wire speeds. The NPE is a microprocessor, in the sense that it can execute microcoded algorithms in parallel with the thread of execution in the ARM core. Refer to the Intel website, at <A class=docLink href="http://www.intel.com/" target=_blank>www.intel.com</A>, for additional information on this powerful family of integrated processors.</P><A name=ch03lev2sec16></A>
<H4 id=title-IDAPM5TD class=docSection2Title>3.2.12. Other ARM</H4>
<P class=docText>More than 100 semiconductor companies are developing integrated solutions based on ARM technologyfar too many to list here. Many offer specialized application processors serving vertical markets such as the handset market, storage area networking, network processing, and the automotive market, as well as many more. These companies include Altera, PMC-Sierra, Samsung Electronics, Philips Semiconductor, Fujitsu, and more. See the ARM Technologies website at <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/www.arm.com" target=_blank>www.arm.com</A> for additional ARM licensees and information.</P><A name=ch03lev2sec17></A>
<H4 id=title-IDAAN5TD class=docSection2Title>3.2.13. Other Architectures</H4>
<P class=docText>We have covered the major architectures in widespread use in embedded Linux systems. However, for completeness, you should be aware of other architectures for which support exists in Linux. A recent Linux snapshot revealed 25 architecture branches (subdirectories). In some instances, the 64-bit implementation of an architecture is separated from its 32-bit counterpart. In other cases, ports are not current or are no longer maintained.</P>
<P class=docText>The Linux source tree contains ports for Sun Sparc and Sparc64, the Xtensa from Tensilica, and the v850 from NEC, to name a few. Spend a few minutes looking through the architecture branches of the Linux kernel to see the range of architectures for which Linux has been ported. Beware, however, that not all these architectures might be up-to-date in any given snapshot. You can be reasonably certain that the major architectures are fairly current, but the only way to be certain is to follow the <A name=iddle1023></A><A name=iddle1055></A><A name=iddle1081></A><A name=iddle1202></A><A name=iddle1237></A><A name=iddle1244></A><A name=iddle1393></A><A name=iddle1570></A><A name=iddle1571></A><A name=iddle1575></A><A name=iddle2202></A><A name=iddle2261></A><A name=iddle2262></A><A name=iddle2263></A><A name=iddle2264></A>development in the Linux community or consult with your favorite embedded Linux vendor. <A class=docLink href="http://www.embeddedlinux.org.cn/EmbeddedLinuxPrimer/0136130550/app05.html#app05">Appendix E</A>, "Open Source Resources," contains a list of resources you can consult to help you stay current with Linux developments.