#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5640436e5160 .scope module, "tb_dmaController" "tb_dmaController" 2 1;
 .timescale 0 0;
P_0x5640436a1290 .param/l "CLOCK_PERIOD" 1 2 4, +C4<00000000000000000000000000001010>;
v0x56404371a020_0 .var "bus_aquire", 0 0;
v0x56404371a110_0 .var "bus_error", 0 0;
v0x56404371a1e0_0 .var "ciN", 7 0;
v0x56404371a2e0_0 .var "clock", 0 0;
v0x56404371a380_0 .var "data_valid", 0 0;
v0x56404371a470_0 .net "done", 0 0, L_0x56404372dc00;  1 drivers
v0x56404371a510_0 .var "end_transaction_reg", 0 0;
v0x56404371a5e0_0 .net "request", 0 0, L_0x56404372eb60;  1 drivers
v0x56404371a6b0_0 .var "reset", 0 0;
v0x56404371a780_0 .var "slave_busy", 0 0;
v0x56404371a820_0 .var "start", 0 0;
v0x56404371a8f0_0 .var "valueA", 31 0;
v0x56404371a9c0_0 .var "valueB", 31 0;
S_0x5640436e4db0 .scope module, "DUT" "ramDmaCi" 2 27, 3 2 0, S_0x5640436e5160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ciStart";
    .port_info 3 /INPUT 8 "ciN";
    .port_info 4 /INPUT 32 "ciValueA";
    .port_info 5 /INPUT 32 "ciValueB";
    .port_info 6 /OUTPUT 1 "ciDone";
    .port_info 7 /OUTPUT 32 "ciResult";
    .port_info 8 /OUTPUT 1 "requestTransaction";
    .port_info 9 /INPUT 1 "transactionGranted";
    .port_info 10 /INPUT 1 "beginTransactionIn";
    .port_info 11 /INPUT 1 "endTransactionIn";
    .port_info 12 /INPUT 1 "readNotWriteIn";
    .port_info 13 /INPUT 1 "dataValidIn";
    .port_info 14 /INPUT 1 "busErrorIn";
    .port_info 15 /INPUT 1 "busyIn";
    .port_info 16 /INPUT 32 "addressDataIn";
    .port_info 17 /INPUT 4 "byteEnablesIn";
    .port_info 18 /INPUT 8 "burstSizeIn";
    .port_info 19 /OUTPUT 1 "readNotWriteOut";
    .port_info 20 /OUTPUT 1 "startTransactionOutReg";
    .port_info 21 /OUTPUT 1 "endTransactionReg";
    .port_info 22 /OUTPUT 1 "beginTransactionOut";
    .port_info 23 /OUTPUT 1 "dataValidOutReg";
    .port_info 24 /OUTPUT 4 "byteEnablesOut";
    .port_info 25 /OUTPUT 8 "burstSizeOut";
    .port_info 26 /OUTPUT 32 "addressDataOut";
P_0x5640436a4340 .param/l "COMPUTE_BURSTSIZE" 1 3 143, C4<0011>;
P_0x5640436a4380 .param/l "ERROR" 1 3 143, C4<0110>;
P_0x5640436a43c0 .param/l "IDLE" 1 3 143, C4<0000>;
P_0x5640436a4400 .param/l "INIT" 1 3 143, C4<0010>;
P_0x5640436a4440 .param/l "OP_BLOCK_SIZE" 1 3 38, C4<0000000000000000000011>;
P_0x5640436a4480 .param/l "OP_BURST_SIZE" 1 3 38, C4<0000000000000000000100>;
P_0x5640436a44c0 .param/l "OP_BUS_SA" 1 3 38, C4<0000000000000000000001>;
P_0x5640436a4500 .param/l "OP_CONTROL" 1 3 38, C4<0000000000000000000101>;
P_0x5640436a4540 .param/l "OP_MEM" 1 3 38, C4<0000000000000000000000>;
P_0x5640436a4580 .param/l "OP_MEM_SA" 1 3 38, C4<0000000000000000000010>;
P_0x5640436a45c0 .param/l "READ" 1 3 143, C4<0100>;
P_0x5640436a4600 .param/l "REQUEST" 1 3 143, C4<0001>;
P_0x5640436a4640 .param/l "WRITE" 1 3 143, C4<0111>;
P_0x5640436a4680 .param/l "WRITE_DONE_ERR" 1 3 143, C4<1001>;
P_0x5640436a46c0 .param/l "WRITE_DONE_OK" 1 3 143, C4<1000>;
P_0x5640436a4700 .param/l "customInstructionId" 0 3 2, C4<00001100>;
L_0x5640436e82f0 .functor AND 1, L_0x56404371ae50, L_0x56404371abd0, C4<1>, C4<1>;
L_0x5640436e9be0 .functor AND 1, L_0x5640436e82f0, L_0x56404372afd0, C4<1>, C4<1>;
L_0x5640436ea2e0 .functor OR 1, L_0x56404372b3c0, L_0x56404372b4b0, C4<0>, C4<0>;
L_0x5640436f2960 .functor OR 1, L_0x5640436ea2e0, L_0x56404372b6d0, C4<0>, C4<0>;
L_0x56404372b9e0 .functor OR 1, L_0x5640436f2960, L_0x56404372b890, C4<0>, C4<0>;
L_0x56404372bb90 .functor OR 1, L_0x56404372b9e0, L_0x56404372baa0, C4<0>, C4<0>;
L_0x56404372be80 .functor OR 1, L_0x56404372bb90, L_0x56404372bd70, C4<0>, C4<0>;
L_0x56404372bf90 .functor NOT 1, L_0x56404371ae50, C4<0>, C4<0>, C4<0>;
L_0x56404372c050 .functor AND 1, L_0x56404372be80, L_0x56404372bf90, C4<1>, C4<1>;
L_0x56404372c160 .functor AND 1, L_0x56404372c050, L_0x56404371abd0, C4<1>, C4<1>;
L_0x7f251b156450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56404372be10 .functor XNOR 1, v0x56404371a6b0_0, L_0x7f251b156450, C4<0>, C4<0>;
L_0x7f251b156528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x56404372c930 .functor XNOR 1, L_0x56404372c320, L_0x7f251b156528, C4<0>, C4<0>;
L_0x7f251b1565b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56404372cb50 .functor XNOR 1, v0x564043719510_0, L_0x7f251b1565b8, C4<0>, C4<0>;
L_0x7f251b156648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56404372d260 .functor XNOR 1, L_0x56404371abd0, L_0x7f251b156648, C4<0>, C4<0>;
L_0x56404372ca40 .functor AND 1, L_0x56404372d260, L_0x56404372d350, C4<1>, C4<1>;
L_0x7f251b1566d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56404372d5a0 .functor XNOR 1, L_0x56404372c670, L_0x7f251b1566d8, C4<0>, C4<0>;
L_0x56404372d740 .functor OR 1, L_0x56404372ca40, L_0x56404372d5a0, C4<0>, C4<0>;
L_0x7f251b1567b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56404372d9e0 .functor XNOR 1, L_0x56404371abd0, L_0x7f251b1567b0, C4<0>, C4<0>;
L_0x56404372db40 .functor AND 1, L_0x56404372d9e0, L_0x56404371ae50, C4<1>, C4<1>;
L_0x56404372dc00 .functor OR 1, v0x564043719510_0, L_0x56404372db40, C4<0>, C4<0>;
L_0x56404372ddc0 .functor AND 1, L_0x56404371abd0, L_0x56404371ae50, C4<1>, C4<1>;
L_0x56404372df50 .functor AND 1, L_0x56404372ddc0, L_0x56404372daa0, C4<1>, C4<1>;
L_0x56404372e210 .functor AND 1, L_0x56404372df50, L_0x56404372e120, C4<1>, C4<1>;
L_0x56404372e540 .functor XOR 1, L_0x56404372e320, L_0x56404372e4a0, C4<0>, C4<0>;
L_0x56404372e6d0 .functor AND 1, L_0x56404372e210, L_0x56404372e540, C4<1>, C4<1>;
L_0x56404372e7e0 .functor BUFZ 32, v0x564043718660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56404372ed40 .functor BUFZ 32, v0x5640437184c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56404372ee00 .functor BUFZ 9, v0x564043718300_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7f251b156018 .functor BUFT 1, C4<00001100>, C4<0>, C4<0>, C4<0>;
v0x564043711c60_0 .net/2u *"_ivl_0", 7 0, L_0x7f251b156018;  1 drivers
v0x564043711d60_0 .net *"_ivl_100", 31 0, L_0x56404372cda0;  1 drivers
v0x564043711e40_0 .net/2u *"_ivl_104", 0 0, L_0x7f251b1565b8;  1 drivers
v0x564043711f00_0 .net *"_ivl_106", 0 0, L_0x56404372cb50;  1 drivers
L_0x7f251b156600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564043711fc0_0 .net/2u *"_ivl_108", 31 0, L_0x7f251b156600;  1 drivers
v0x5640437120a0_0 .net/2u *"_ivl_112", 0 0, L_0x7f251b156648;  1 drivers
v0x564043712180_0 .net *"_ivl_114", 0 0, L_0x56404372d260;  1 drivers
L_0x7f251b156690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564043712240_0 .net/2u *"_ivl_116", 31 0, L_0x7f251b156690;  1 drivers
v0x564043712320_0 .net *"_ivl_118", 0 0, L_0x56404372d350;  1 drivers
v0x5640437123e0_0 .net *"_ivl_12", 0 0, L_0x5640436e82f0;  1 drivers
v0x5640437124c0_0 .net *"_ivl_121", 0 0, L_0x56404372ca40;  1 drivers
v0x564043712580_0 .net/2u *"_ivl_122", 0 0, L_0x7f251b1566d8;  1 drivers
v0x564043712660_0 .net *"_ivl_124", 0 0, L_0x56404372d5a0;  1 drivers
v0x564043712720_0 .net *"_ivl_127", 0 0, L_0x56404372d740;  1 drivers
L_0x7f251b156720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5640437127e0_0 .net/2u *"_ivl_128", 0 0, L_0x7f251b156720;  1 drivers
L_0x7f251b156768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5640437128c0_0 .net/2u *"_ivl_130", 0 0, L_0x7f251b156768;  1 drivers
v0x5640437129a0_0 .net/2u *"_ivl_134", 0 0, L_0x7f251b1567b0;  1 drivers
v0x564043712a80_0 .net *"_ivl_136", 0 0, L_0x56404372d9e0;  1 drivers
v0x564043712b40_0 .net *"_ivl_139", 0 0, L_0x56404372db40;  1 drivers
L_0x7f251b1560a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564043712c00_0 .net/2u *"_ivl_14", 21 0, L_0x7f251b1560a8;  1 drivers
v0x564043712ce0_0 .net *"_ivl_142", 0 0, L_0x56404372ddc0;  1 drivers
L_0x7f251b1567f8 .functor BUFT 1, C4<0000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x564043712dc0_0 .net/2u *"_ivl_144", 21 0, L_0x7f251b1567f8;  1 drivers
v0x564043712ea0_0 .net *"_ivl_146", 0 0, L_0x56404372daa0;  1 drivers
v0x564043712f60_0 .net *"_ivl_148", 0 0, L_0x56404372df50;  1 drivers
L_0x7f251b156840 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x564043713040_0 .net/2u *"_ivl_150", 3 0, L_0x7f251b156840;  1 drivers
v0x564043713120_0 .net *"_ivl_152", 0 0, L_0x56404372e120;  1 drivers
v0x5640437131e0_0 .net *"_ivl_154", 0 0, L_0x56404372e210;  1 drivers
v0x5640437132c0_0 .net *"_ivl_157", 0 0, L_0x56404372e320;  1 drivers
v0x5640437133a0_0 .net *"_ivl_159", 0 0, L_0x56404372e4a0;  1 drivers
v0x564043713480_0 .net *"_ivl_16", 0 0, L_0x56404372afd0;  1 drivers
v0x564043713540_0 .net *"_ivl_160", 0 0, L_0x56404372e540;  1 drivers
L_0x7f251b156888 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x564043713620_0 .net/2u *"_ivl_166", 3 0, L_0x7f251b156888;  1 drivers
v0x564043713700_0 .net *"_ivl_168", 0 0, L_0x56404372e930;  1 drivers
L_0x7f251b1568d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5640437139d0_0 .net/2u *"_ivl_170", 0 0, L_0x7f251b1568d0;  1 drivers
L_0x7f251b156918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564043713ab0_0 .net/2u *"_ivl_172", 0 0, L_0x7f251b156918;  1 drivers
L_0x7f251b156960 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x564043713b90_0 .net/2u *"_ivl_180", 3 0, L_0x7f251b156960;  1 drivers
v0x564043713c70_0 .net *"_ivl_182", 0 0, L_0x56404372efb0;  1 drivers
L_0x7f251b1569a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564043713d30_0 .net/2u *"_ivl_184", 0 0, L_0x7f251b1569a8;  1 drivers
v0x564043713e10_0 .net *"_ivl_2", 0 0, L_0x56404371aa60;  1 drivers
L_0x7f251b1560f0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564043713ed0_0 .net/2u *"_ivl_22", 21 0, L_0x7f251b1560f0;  1 drivers
v0x564043713fb0_0 .net *"_ivl_24", 0 0, L_0x56404372b3c0;  1 drivers
L_0x7f251b156138 .functor BUFT 1, C4<0000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564043714070_0 .net/2u *"_ivl_26", 21 0, L_0x7f251b156138;  1 drivers
v0x564043714150_0 .net *"_ivl_28", 0 0, L_0x56404372b4b0;  1 drivers
v0x564043714210_0 .net *"_ivl_31", 0 0, L_0x5640436ea2e0;  1 drivers
L_0x7f251b156180 .functor BUFT 1, C4<0000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5640437142d0_0 .net/2u *"_ivl_32", 21 0, L_0x7f251b156180;  1 drivers
v0x5640437143b0_0 .net *"_ivl_34", 0 0, L_0x56404372b6d0;  1 drivers
v0x564043714470_0 .net *"_ivl_37", 0 0, L_0x5640436f2960;  1 drivers
L_0x7f251b1561c8 .functor BUFT 1, C4<0000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564043714530_0 .net/2u *"_ivl_38", 21 0, L_0x7f251b1561c8;  1 drivers
L_0x7f251b156060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564043714610_0 .net/2u *"_ivl_4", 0 0, L_0x7f251b156060;  1 drivers
v0x5640437146f0_0 .net *"_ivl_40", 0 0, L_0x56404372b890;  1 drivers
v0x5640437147b0_0 .net *"_ivl_43", 0 0, L_0x56404372b9e0;  1 drivers
L_0x7f251b156210 .functor BUFT 1, C4<0000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564043714870_0 .net/2u *"_ivl_44", 21 0, L_0x7f251b156210;  1 drivers
v0x564043714950_0 .net *"_ivl_46", 0 0, L_0x56404372baa0;  1 drivers
v0x564043714a10_0 .net *"_ivl_49", 0 0, L_0x56404372bb90;  1 drivers
L_0x7f251b156258 .functor BUFT 1, C4<0000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x564043714ad0_0 .net/2u *"_ivl_50", 21 0, L_0x7f251b156258;  1 drivers
v0x564043714bb0_0 .net *"_ivl_52", 0 0, L_0x56404372bd70;  1 drivers
v0x564043714c70_0 .net *"_ivl_55", 0 0, L_0x56404372be80;  1 drivers
v0x564043714d30_0 .net *"_ivl_56", 0 0, L_0x56404372bf90;  1 drivers
v0x564043714e10_0 .net *"_ivl_58", 0 0, L_0x56404372c050;  1 drivers
L_0x7f251b1562a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564043714ef0_0 .net/2u *"_ivl_62", 31 0, L_0x7f251b1562a0;  1 drivers
v0x564043714fd0_0 .net *"_ivl_64", 0 0, L_0x56404372c280;  1 drivers
L_0x7f251b1562e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564043715090_0 .net/2u *"_ivl_66", 0 0, L_0x7f251b1562e8;  1 drivers
L_0x7f251b156330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564043715170_0 .net/2u *"_ivl_68", 0 0, L_0x7f251b156330;  1 drivers
L_0x7f251b156378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564043715250_0 .net/2u *"_ivl_72", 31 0, L_0x7f251b156378;  1 drivers
v0x564043715330_0 .net *"_ivl_74", 0 0, L_0x56404372c530;  1 drivers
L_0x7f251b1563c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564043715800_0 .net/2u *"_ivl_76", 0 0, L_0x7f251b1563c0;  1 drivers
L_0x7f251b156408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5640437158e0_0 .net/2u *"_ivl_78", 0 0, L_0x7f251b156408;  1 drivers
v0x5640437159c0_0 .net/2u *"_ivl_82", 0 0, L_0x7f251b156450;  1 drivers
v0x564043715aa0_0 .net *"_ivl_84", 0 0, L_0x56404372be10;  1 drivers
L_0x7f251b156498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564043715b60_0 .net/2u *"_ivl_86", 31 0, L_0x7f251b156498;  1 drivers
L_0x7f251b1564e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564043715c40_0 .net/2u *"_ivl_88", 31 0, L_0x7f251b1564e0;  1 drivers
v0x564043715d20_0 .net/2u *"_ivl_90", 0 0, L_0x7f251b156528;  1 drivers
v0x564043715e00_0 .net *"_ivl_92", 0 0, L_0x56404372c930;  1 drivers
L_0x7f251b156570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564043715ec0_0 .net/2u *"_ivl_94", 31 0, L_0x7f251b156570;  1 drivers
v0x564043715fa0_0 .net *"_ivl_96", 31 0, L_0x56404372cab0;  1 drivers
v0x564043716080_0 .net *"_ivl_98", 31 0, L_0x56404372cc10;  1 drivers
v0x564043716160_0 .net "addressCPU", 8 0, L_0x56404372b200;  1 drivers
o0x7f251b1a01b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x564043716220_0 .net "addressDataIn", 31 0, o0x7f251b1a01b8;  0 drivers
v0x5640437162e0_0 .net "addressDataOut", 31 0, L_0x56404372e7e0;  1 drivers
o0x7f251b1a0218 .functor BUFZ 1, C4<z>; HiZ drive
v0x5640437163c0_0 .net "beginTransactionIn", 0 0, o0x7f251b1a0218;  0 drivers
v0x564043716480_0 .var "beginTransactionOut", 0 0;
v0x564043716540_0 .var "blockSize", 9 0;
v0x564043716620_0 .net "bufferAddress", 8 0, L_0x56404372ee00;  1 drivers
v0x5640437166e0_0 .net "bufferDataIn", 31 0, L_0x56404372ed40;  1 drivers
v0x5640437167b0_0 .net "bufferDataOut", 31 0, v0x564043711820_0;  1 drivers
v0x564043716880_0 .net "bufferWe", 0 0, L_0x56404372f1a0;  1 drivers
v0x564043716950_0 .var "burstCountReg", 7 0;
v0x5640437169f0_0 .var "burstSize", 7 0;
o0x7f251b1a0308 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x564043716ad0_0 .net "burstSizeIn", 7 0, o0x7f251b1a0308;  0 drivers
v0x564043716bb0_0 .var "burstSizeOut", 7 0;
v0x564043716c90_0 .net "busErrorIn", 0 0, v0x56404371a110_0;  1 drivers
v0x564043716d50_0 .var "busStartAddress", 31 0;
L_0x7f251b1569f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564043716e30_0 .net "busyIn", 0 0, L_0x7f251b1569f0;  1 drivers
o0x7f251b1a03f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564043716ef0_0 .net "byteEnablesIn", 3 0, o0x7f251b1a03f8;  0 drivers
v0x564043716fd0_0 .var "byteEnablesOut", 3 0;
v0x5640437170b0_0 .net "ciDone", 0 0, L_0x56404372dc00;  alias, 1 drivers
v0x564043717170_0 .net "ciN", 7 0, v0x56404371a1e0_0;  1 drivers
v0x564043717250_0 .net "ciResult", 31 0, L_0x56404372ccb0;  1 drivers
v0x564043717330_0 .net "ciStart", 0 0, v0x56404371a820_0;  1 drivers
v0x5640437173f0_0 .net "ciValueA", 31 0, v0x56404371a8f0_0;  1 drivers
v0x5640437174d0_0 .net "ciValueB", 31 0, v0x56404371a9c0_0;  1 drivers
v0x5640437175c0_0 .net "clock", 0 0, v0x56404371a2e0_0;  1 drivers
v0x564043717690_0 .net "dataOutA", 31 0, v0x5640436f2b00_0;  1 drivers
v0x564043717760_0 .var "dataOutCPU", 31 0;
v0x564043717800_0 .net "dataValidIn", 0 0, v0x56404371a380_0;  1 drivers
v0x5640437178c0_0 .var "dataValidOutReg", 0 0;
v0x564043717980_0 .var "doWrite", 0 0;
v0x564043717a40_0 .net "endTransactionIn", 0 0, v0x56404371a510_0;  1 drivers
v0x564043717b00_0 .var "endTransactionReg", 0 0;
v0x564043717bc0_0 .net "isMyCi", 0 0, L_0x56404371abd0;  1 drivers
v0x564043717c80_0 .net "memoryOp", 21 0, L_0x56404371ad60;  1 drivers
v0x564043717d60_0 .var "memoryStartAddress", 8 0;
v0x564043717e40_0 .var "nextBurstSize", 7 0;
o0x7f251b1a0728 .functor BUFZ 1, C4<z>; HiZ drive
v0x564043717f20_0 .net "readNotWriteIn", 0 0, o0x7f251b1a0728;  0 drivers
v0x564043717fe0_0 .var "readNotWriteOut", 0 0;
v0x5640437180a0_0 .var "remainingBlockSize", 9 0;
v0x564043718180_0 .net "requestTransaction", 0 0, L_0x56404372eb60;  alias, 1 drivers
v0x564043718240_0 .net "reset", 0 0, v0x56404371a6b0_0;  1 drivers
v0x564043718300_0 .var "s_bufferAddressReg", 8 0;
v0x5640437183e0_0 .var "s_busAddressReg", 31 0;
v0x5640437184c0_0 .var "s_busDataInReg", 31 0;
v0x5640437185a0_0 .var "s_busDataInValidReg", 0 0;
v0x564043718660_0 .var "s_busDataOutReg", 31 0;
v0x564043718740_0 .net "s_delayCountNext", 31 0, L_0x56404372cf30;  1 drivers
v0x564043718820_0 .net "s_delayCountOne", 0 0, L_0x56404372c670;  1 drivers
v0x5640437188e0_0 .var "s_delayCountReg", 31 0;
v0x5640437189c0_0 .net "s_delayCountZero", 0 0, L_0x56404372c320;  1 drivers
v0x564043718a80_0 .var "s_dmaState", 3 0;
v0x564043718b60_0 .var "s_dmaStateNext", 3 0;
v0x564043719450_0 .net "s_doneNext", 0 0, L_0x56404372d850;  1 drivers
v0x564043719510_0 .var "s_doneReg", 0 0;
v0x5640437195d0_0 .var "s_endTransactionInReg", 0 0;
v0x564043719690_0 .net "s_startTransfer", 0 0, L_0x56404372e6d0;  1 drivers
v0x564043719750_0 .var "startTransactionOutReg", 0 0;
v0x564043719810_0 .var "status", 1 0;
v0x5640437198f0_0 .net "transactionGranted", 0 0, v0x56404371a020_0;  1 drivers
v0x5640437199b0_0 .net "validReadOp", 0 0, L_0x56404372c160;  1 drivers
v0x564043719a70_0 .net "writeEnableA", 0 0, L_0x5640436e9be0;  1 drivers
v0x564043719b40_0 .net "writeEnableCPU", 0 0, L_0x56404371ae50;  1 drivers
E_0x5640436687c0/0 .event edge, v0x564043718a80_0, v0x564043719690_0, v0x5640437180a0_0, v0x5640437198f0_0;
E_0x5640436687c0/1 .event edge, v0x564043717980_0, v0x564043716c90_0, v0x564043717a40_0, v0x5640437195d0_0;
E_0x5640436687c0/2 .event edge, v0x564043716950_0, v0x564043716e30_0;
E_0x5640436687c0 .event/or E_0x5640436687c0/0, E_0x5640436687c0/1, E_0x5640436687c0/2;
E_0x5640436a0b20/0 .event edge, v0x564043717c80_0, v0x5640436f2b00_0, v0x564043716d50_0, v0x564043717d60_0;
E_0x5640436a0b20/1 .event edge, v0x564043716540_0, v0x5640437169f0_0, v0x564043719810_0;
E_0x5640436a0b20 .event/or E_0x5640436a0b20/0, E_0x5640436a0b20/1;
L_0x56404371aa60 .cmp/eq 8, v0x56404371a1e0_0, L_0x7f251b156018;
L_0x56404371abd0 .functor MUXZ 1, L_0x7f251b156060, v0x56404371a820_0, L_0x56404371aa60, C4<>;
L_0x56404371ad60 .part v0x56404371a8f0_0, 10, 22;
L_0x56404371ae50 .part v0x56404371a8f0_0, 9, 1;
L_0x56404372afd0 .cmp/eq 22, L_0x56404371ad60, L_0x7f251b1560a8;
L_0x56404372b200 .part v0x56404371a8f0_0, 0, 9;
L_0x56404372b3c0 .cmp/eq 22, L_0x56404371ad60, L_0x7f251b1560f0;
L_0x56404372b4b0 .cmp/eq 22, L_0x56404371ad60, L_0x7f251b156138;
L_0x56404372b6d0 .cmp/eq 22, L_0x56404371ad60, L_0x7f251b156180;
L_0x56404372b890 .cmp/eq 22, L_0x56404371ad60, L_0x7f251b1561c8;
L_0x56404372baa0 .cmp/eq 22, L_0x56404371ad60, L_0x7f251b156210;
L_0x56404372bd70 .cmp/eq 22, L_0x56404371ad60, L_0x7f251b156258;
L_0x56404372c280 .cmp/eq 32, v0x5640437188e0_0, L_0x7f251b1562a0;
L_0x56404372c320 .functor MUXZ 1, L_0x7f251b156330, L_0x7f251b1562e8, L_0x56404372c280, C4<>;
L_0x56404372c530 .cmp/eq 32, v0x5640437188e0_0, L_0x7f251b156378;
L_0x56404372c670 .functor MUXZ 1, L_0x7f251b156408, L_0x7f251b1563c0, L_0x56404372c530, C4<>;
L_0x56404372cab0 .arith/sub 32, v0x5640437188e0_0, L_0x7f251b156570;
L_0x56404372cc10 .functor MUXZ 32, v0x5640437188e0_0, L_0x56404372cab0, L_0x56404372c930, C4<>;
L_0x56404372cda0 .functor MUXZ 32, L_0x56404372cc10, L_0x7f251b1564e0, L_0x56404372c160, C4<>;
L_0x56404372cf30 .functor MUXZ 32, L_0x56404372cda0, L_0x7f251b156498, L_0x56404372be10, C4<>;
L_0x56404372ccb0 .functor MUXZ 32, L_0x7f251b156600, v0x564043717760_0, L_0x56404372cb50, C4<>;
L_0x56404372d350 .cmp/eq 32, v0x56404371a8f0_0, L_0x7f251b156690;
L_0x56404372d850 .functor MUXZ 1, L_0x7f251b156768, L_0x7f251b156720, L_0x56404372d740, C4<>;
L_0x56404372daa0 .cmp/eq 22, L_0x56404371ad60, L_0x7f251b1567f8;
L_0x56404372e120 .cmp/eq 4, v0x564043718a80_0, L_0x7f251b156840;
L_0x56404372e320 .part v0x56404371a9c0_0, 0, 1;
L_0x56404372e4a0 .part v0x56404371a9c0_0, 1, 1;
L_0x56404372e930 .cmp/eq 4, v0x564043718a80_0, L_0x7f251b156888;
L_0x56404372eb60 .functor MUXZ 1, L_0x7f251b156918, L_0x7f251b1568d0, L_0x56404372e930, C4<>;
L_0x56404372efb0 .cmp/eq 4, v0x564043718a80_0, L_0x7f251b156960;
L_0x56404372f1a0 .functor MUXZ 1, L_0x7f251b1569a8, v0x5640437185a0_0, L_0x56404372efb0, C4<>;
S_0x5640436ca920 .scope module, "ssram" "dualPortSSRAM" 3 86, 4 1 0, S_0x5640436e4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "writeEnableA";
    .port_info 2 /INPUT 1 "writeEnableB";
    .port_info 3 /INPUT 9 "addressA";
    .port_info 4 /INPUT 9 "addressB";
    .port_info 5 /INPUT 32 "dataInA";
    .port_info 6 /INPUT 32 "dataInB";
    .port_info 7 /OUTPUT 32 "dataOutA";
    .port_info 8 /OUTPUT 32 "dataOutB";
P_0x5640436ce020 .param/l "bitwidth" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x5640436ce060 .param/l "nrOfEntries" 0 4 2, +C4<00000000000000000000001000000000>;
v0x564043668290_0 .net "addressA", 8 0, L_0x56404372b200;  alias, 1 drivers
v0x5640436b57b0_0 .net "addressB", 8 0, L_0x56404372ee00;  alias, 1 drivers
v0x5640436e84d0_0 .net "clock", 0 0, v0x56404371a2e0_0;  alias, 1 drivers
v0x5640436e9d00_0 .net "dataInA", 31 0, v0x56404371a9c0_0;  alias, 1 drivers
v0x5640436ea480_0 .net "dataInB", 31 0, L_0x56404372ed40;  alias, 1 drivers
v0x5640436f2b00_0 .var "dataOutA", 31 0;
v0x564043711820_0 .var "dataOutB", 31 0;
v0x564043711900 .array "memoryContent", 0 511, 31 0;
v0x5640437119c0_0 .net "writeEnableA", 0 0, L_0x5640436e9be0;  alias, 1 drivers
v0x564043711a80_0 .net "writeEnableB", 0 0, L_0x56404372f1a0;  alias, 1 drivers
E_0x564043698600 .event negedge, v0x5640436e84d0_0;
E_0x5640436f2a30 .event posedge, v0x5640436e84d0_0;
    .scope S_0x5640436ca920;
T_0 ;
    %wait E_0x5640436f2a30;
    %load/vec4 v0x5640437119c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5640436e9d00_0;
    %load/vec4 v0x564043668290_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x564043711900, 4, 0;
T_0.0 ;
    %load/vec4 v0x564043668290_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x564043711900, 4;
    %store/vec4 v0x5640436f2b00_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5640436ca920;
T_1 ;
    %wait E_0x564043698600;
    %load/vec4 v0x564043711a80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5640436ea480_0;
    %load/vec4 v0x5640436b57b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x564043711900, 4, 0;
T_1.0 ;
    %load/vec4 v0x5640436b57b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x564043711900, 4;
    %store/vec4 v0x564043711820_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5640436e4db0;
T_2 ;
    %wait E_0x5640436f2a30;
    %load/vec4 v0x564043718240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564043716d50_0, 0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564043717d60_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564043716540_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5640437169f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564043717980_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x564043717bc0_0;
    %load/vec4 v0x564043719b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x564043717c80_0;
    %cmpi/e 1, 0, 22;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x5640437174d0_0;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x564043716d50_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x564043716d50_0, 0;
    %load/vec4 v0x564043717c80_0;
    %cmpi/e 2, 0, 22;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x5640437174d0_0;
    %parti/s 9, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x564043717d60_0;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v0x564043717d60_0, 0;
    %load/vec4 v0x564043717c80_0;
    %cmpi/e 3, 0, 22;
    %flag_mov 8, 4;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0x5640437174d0_0;
    %parti/s 10, 0, 2;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %load/vec4 v0x564043716540_0;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x564043716540_0, 0;
    %load/vec4 v0x564043717c80_0;
    %cmpi/e 4, 0, 22;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %load/vec4 v0x5640437174d0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %load/vec4 v0x5640437169f0_0;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %assign/vec4 v0x5640437169f0_0, 0;
    %load/vec4 v0x564043717c80_0;
    %cmpi/ne 5, 0, 22;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %load/vec4 v0x564043717980_0;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %load/vec4 v0x5640437174d0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_2.14, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.15, 9;
T_2.14 ; End of true expr.
    %load/vec4 v0x5640437174d0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_2.16, 10;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.17, 10;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.17, 10;
 ; End of false expr.
    %blend;
T_2.17;
    %jmp/0 T_2.15, 9;
 ; End of false expr.
    %blend;
T_2.15;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %assign/vec4 v0x564043717980_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5640436e4db0;
T_3 ;
    %wait E_0x5640436a0b20;
    %load/vec4 v0x564043717c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 22;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 22;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 22;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 22;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 22;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 22;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v0x564043717760_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x564043717690_0;
    %store/vec4 v0x564043717760_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x564043716d50_0;
    %store/vec4 v0x564043717760_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x564043717d60_0;
    %pad/u 32;
    %store/vec4 v0x564043717760_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x564043716540_0;
    %pad/u 32;
    %store/vec4 v0x564043717760_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5640437169f0_0;
    %pad/u 32;
    %store/vec4 v0x564043717760_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x564043719810_0;
    %pad/u 32;
    %store/vec4 v0x564043717760_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5640436e4db0;
T_4 ;
    %wait E_0x5640436f2a30;
    %load/vec4 v0x564043718740_0;
    %assign/vec4 v0x5640437188e0_0, 0;
    %load/vec4 v0x564043719450_0;
    %assign/vec4 v0x564043719510_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5640436e4db0;
T_5 ;
    %wait E_0x5640436f2a30;
    %load/vec4 v0x564043717800_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x564043716220_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x5640437184c0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x5640437184c0_0, 0;
    %load/vec4 v0x564043717800_0;
    %assign/vec4 v0x5640437185a0_0, 0;
    %load/vec4 v0x564043717a40_0;
    %load/vec4 v0x564043718240_0;
    %inv;
    %and;
    %assign/vec4 v0x5640437195d0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5640436e4db0;
T_6 ;
    %wait E_0x5640436687c0;
    %load/vec4 v0x564043718a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x564043719690_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x5640437180a0_0;
    %cmpi/ne 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x5640437198f0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x564043717980_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x564043716c90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564043717a40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %load/vec4 v0x564043716c90_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_6.20, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_6.21, 9;
T_6.20 ; End of true expr.
    %load/vec4 v0x5640437195d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_6.22, 10;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_6.23, 10;
T_6.22 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_6.23, 10;
 ; End of false expr.
    %blend;
T_6.23;
    %jmp/0 T_6.21, 9;
 ; End of false expr.
    %blend;
T_6.21;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x564043716c90_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.24, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_6.25, 8;
T_6.24 ; End of true expr.
    %load/vec4 v0x564043716950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564043716e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_6.26, 9;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_6.27, 9;
T_6.26 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_6.27, 9;
 ; End of false expr.
    %blend;
T_6.27;
    %jmp/0 T_6.25, 8;
 ; End of false expr.
    %blend;
T_6.25;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x5640437195d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.28, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_6.29, 8;
T_6.28 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.29, 8;
 ; End of false expr.
    %blend;
T_6.29;
    %assign/vec4 v0x564043718b60_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5640436e4db0;
T_7 ;
    %wait E_0x5640436f2a30;
    %load/vec4 v0x564043718240_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x564043718b60_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x564043718a80_0, 0;
    %load/vec4 v0x564043718240_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x564043719690_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x564043716540_0;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %load/vec4 v0x564043718a80_0;
    %cmpi/ne 3, 0, 4;
    %flag_mov 10, 4;
    %jmp/0 T_7.6, 10;
    %load/vec4 v0x5640437180a0_0;
    %jmp/1 T_7.7, 10;
T_7.6 ; End of true expr.
    %load/vec4 v0x5640437169f0_0;
    %pad/u 10;
    %load/vec4 v0x5640437180a0_0;
    %cmp/u;
    %flag_mov 11, 5;
    %jmp/0 T_7.8, 11;
    %load/vec4 v0x5640437180a0_0;
    %load/vec4 v0x5640437169f0_0;
    %pad/u 10;
    %sub;
    %subi 1, 0, 10;
    %jmp/1 T_7.9, 11;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_7.9, 11;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 10;
 ; End of false expr.
    %blend;
T_7.7;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x5640437180a0_0, 0;
    %load/vec4 v0x564043718240_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x564043718a80_0;
    %cmpi/ne 3, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x564043717e40_0;
    %jmp/1 T_7.13, 9;
T_7.12 ; End of true expr.
    %load/vec4 v0x5640437169f0_0;
    %pad/u 10;
    %load/vec4 v0x5640437180a0_0;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_7.14, 10;
    %load/vec4 v0x5640437169f0_0;
    %jmp/1 T_7.15, 10;
T_7.14 ; End of true expr.
    %load/vec4 v0x5640437180a0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_7.15, 10;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 9;
 ; End of false expr.
    %blend;
T_7.13;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %assign/vec4 v0x564043717e40_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.16, 8;
    %load/vec4 v0x564043717e40_0;
    %subi 1, 0, 8;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_7.18, 9;
    %load/vec4 v0x564043716950_0;
    %subi 1, 0, 8;
    %jmp/1 T_7.19, 9;
T_7.18 ; End of true expr.
    %load/vec4 v0x564043716950_0;
    %jmp/0 T_7.19, 9;
 ; End of false expr.
    %blend;
T_7.19;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %assign/vec4 v0x564043716950_0, 0;
    %load/vec4 v0x564043718240_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %load/vec4 v0x564043719690_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_7.22, 9;
    %load/vec4 v0x564043717d60_0;
    %jmp/1 T_7.23, 9;
T_7.22 ; End of true expr.
    %load/vec4 v0x564043718a80_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5640437185a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_7.24, 10;
    %load/vec4 v0x564043718300_0;
    %addi 1, 0, 9;
    %jmp/1 T_7.25, 10;
T_7.24 ; End of true expr.
    %load/vec4 v0x564043718a80_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564043716e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 11;
    %jmp/0 T_7.26, 11;
    %load/vec4 v0x564043718300_0;
    %addi 1, 0, 9;
    %jmp/1 T_7.27, 11;
T_7.26 ; End of true expr.
    %load/vec4 v0x564043718300_0;
    %jmp/0 T_7.27, 11;
 ; End of false expr.
    %blend;
T_7.27;
    %jmp/0 T_7.25, 10;
 ; End of false expr.
    %blend;
T_7.25;
    %jmp/0 T_7.23, 9;
 ; End of false expr.
    %blend;
T_7.23;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %assign/vec4 v0x564043718300_0, 0;
    %load/vec4 v0x564043718240_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %load/vec4 v0x564043719690_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_7.30, 9;
    %load/vec4 v0x564043716d50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %jmp/1 T_7.31, 9;
T_7.30 ; End of true expr.
    %load/vec4 v0x5640437185a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564043718a80_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_7.32, 10;
    %load/vec4 v0x5640437183e0_0;
    %addi 4, 0, 32;
    %jmp/1 T_7.33, 10;
T_7.32 ; End of true expr.
    %load/vec4 v0x564043718a80_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564043716e30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 11;
    %jmp/0 T_7.34, 11;
    %load/vec4 v0x5640437183e0_0;
    %addi 4, 0, 32;
    %jmp/1 T_7.35, 11;
T_7.34 ; End of true expr.
    %load/vec4 v0x5640437183e0_0;
    %jmp/0 T_7.35, 11;
 ; End of false expr.
    %blend;
T_7.35;
    %jmp/0 T_7.33, 10;
 ; End of false expr.
    %blend;
T_7.33;
    %jmp/0 T_7.31, 9;
 ; End of false expr.
    %blend;
T_7.31;
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %assign/vec4 v0x5640437183e0_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.36, 8;
    %load/vec4 v0x5640437183e0_0;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_7.38, 9;
    %load/vec4 v0x5640437167b0_0;
    %jmp/1 T_7.39, 9;
T_7.38 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.39, 9;
 ; End of false expr.
    %blend;
T_7.39;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %assign/vec4 v0x564043718660_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.41, 8;
T_7.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.41, 8;
 ; End of false expr.
    %blend;
T_7.41;
    %assign/vec4 v0x564043716480_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.42, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.43, 8;
T_7.42 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.43, 8;
 ; End of false expr.
    %blend;
T_7.43;
    %assign/vec4 v0x5640437178c0_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.45, 8;
T_7.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.45, 8;
 ; End of false expr.
    %blend;
T_7.45;
    %assign/vec4 v0x564043717b00_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.46, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_7.47, 8;
T_7.46 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_7.47, 8;
 ; End of false expr.
    %blend;
T_7.47;
    %assign/vec4 v0x564043716fd0_0, 0;
    %load/vec4 v0x564043718a80_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564043717980_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.49, 8;
T_7.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.49, 8;
 ; End of false expr.
    %blend;
T_7.49;
    %assign/vec4 v0x564043717fe0_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.50, 8;
    %load/vec4 v0x564043717e40_0;
    %jmp/1 T_7.51, 8;
T_7.50 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.51, 8;
 ; End of false expr.
    %blend;
T_7.51;
    %assign/vec4 v0x564043716bb0_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.53, 8;
T_7.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.53, 8;
 ; End of false expr.
    %blend;
T_7.53;
    %assign/vec4 v0x564043719750_0, 0;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 4, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 3, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.55, 8;
T_7.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.55, 8;
 ; End of false expr.
    %blend;
T_7.55;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564043719810_0, 4, 5;
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.56, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.57, 8;
T_7.56 ; End of true expr.
    %load/vec4 v0x564043718a80_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_7.58, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.59, 9;
T_7.58 ; End of true expr.
    %load/vec4 v0x564043719810_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_7.59, 9;
 ; End of false expr.
    %blend;
T_7.59;
    %jmp/0 T_7.57, 8;
 ; End of false expr.
    %blend;
T_7.57;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564043719810_0, 4, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5640436e5160;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a110_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56404371a1e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56404371a380_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5640436e5160;
T_9 ;
    %vpi_call 2 58 "$dumpfile", "fifoSignals.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5640436e4db0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5640436e5160;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x56404371a2e0_0;
    %inv;
    %store/vec4 v0x56404371a2e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5640436e5160;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56404371a6b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56404371a820_0, 0, 1;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x56404371a1e0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x56404371a8f0_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x56404371a9c0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x56404371a8f0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x56404371a9c0_0, 0, 32;
    %vpi_call 2 89 "$display", "memOp: %d", &PV<v0x56404371a8f0_0, 10, 22> {0 0 0};
    %delay 10, 0;
    %pushi/vec4 5888, 0, 32;
    %store/vec4 v0x56404371a8f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x56404371a9c0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56404371a8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56404371a9c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56404371a020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56404371a820_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "modules/ramDmaCI/tb_controller.v";
    "modules/ramDmaCI/ramDmaCI.v";
    "modules/ramDmaCI/dualPortSSRAM.v";
