
*** Running vivado
    with args -log s5_altpll_219in_212out_0002_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source s5_altpll_219in_212out_0002_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source s5_altpll_219in_212out_0002_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.246 ; gain = 0.000 ; free physical = 7695 ; free virtual = 34224
INFO: [Synth 8-638] synthesizing module 's5_altpll_219in_212out_0002_1' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/clk_wiz/clk_wiz.srcs/sources_1/ip/s5_altpll_219in_212out_0002_1/s5_altpll_219in_212out_0002_1.v:71]
INFO: [Synth 8-638] synthesizing module 's5_altpll_219in_212out_0002_1_clk_wiz' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/clk_wiz/clk_wiz.srcs/sources_1/ip/s5_altpll_219in_212out_0002_1/s5_altpll_219in_212out_0002_1_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'PLLE4_ADV' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40294]
INFO: [Synth 8-256] done synthesizing module 'PLLE4_ADV' (2#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40294]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 's5_altpll_219in_212out_0002_1_clk_wiz' (4#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/clk_wiz/clk_wiz.srcs/sources_1/ip/s5_altpll_219in_212out_0002_1/s5_altpll_219in_212out_0002_1_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 's5_altpll_219in_212out_0002_1' (5#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/clk_wiz/clk_wiz.srcs/sources_1/ip/s5_altpll_219in_212out_0002_1/s5_altpll_219in_212out_0002_1.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1559.250 ; gain = 0.004 ; free physical = 7705 ; free virtual = 34235
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1559.250 ; gain = 0.004 ; free physical = 7705 ; free virtual = 34235
INFO: [Device 21-403] Loading part xcku15p-ffve1517-3-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.934 ; gain = 0.000 ; free physical = 9730 ; free virtual = 36208
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2388.934 ; gain = 829.688 ; free physical = 9642 ; free virtual = 36120
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2388.934 ; gain = 829.688 ; free physical = 9642 ; free virtual = 36120
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2388.934 ; gain = 829.688 ; free physical = 9644 ; free virtual = 36122
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2388.934 ; gain = 829.688 ; free physical = 9642 ; free virtual = 36120
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2388.934 ; gain = 829.688 ; free physical = 9641 ; free virtual = 36119
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 2982.398 ; gain = 1423.152 ; free physical = 8422 ; free virtual = 34902
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 2982.398 ; gain = 1423.152 ; free physical = 8421 ; free virtual = 34901
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:06 . Memory (MB): peak = 2992.422 ; gain = 1433.176 ; free physical = 8419 ; free virtual = 34899
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2992.426 ; gain = 1433.180 ; free physical = 8393 ; free virtual = 34873
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2992.426 ; gain = 1433.180 ; free physical = 8393 ; free virtual = 34873
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2992.426 ; gain = 1433.180 ; free physical = 8393 ; free virtual = 34873
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2992.426 ; gain = 1433.180 ; free physical = 8393 ; free virtual = 34873
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2992.426 ; gain = 1433.180 ; free physical = 8393 ; free virtual = 34873
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2992.426 ; gain = 1433.180 ; free physical = 8393 ; free virtual = 34873

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |PLLE4_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2992.426 ; gain = 1433.180 ; free physical = 8393 ; free virtual = 34873
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 3032.348 ; gain = 1498.602 ; free physical = 8344 ; free virtual = 34824
