==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.227 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.92 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.28 seconds; current allocated memory: 209.412 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.13 seconds; current allocated memory: 211.338 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.339 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 213.544 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 213.568 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (basic_server/lzw.cpp:95) in function 'lzw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_3' (basic_server/lzw.cpp:113) in function 'lzw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'lzw' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (basic_server/lzw.cpp:148) in function 'lzw' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_153_4' (basic_server/lzw.cpp:148) in function 'lzw' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_157_5' (basic_server/lzw.cpp:148) in function 'lzw' completely with a factor of 13.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 236.586 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_2' (basic_server/lzw.cpp:108:32) in function 'lzw' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 128 on port 'gmem'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary.prefix' (basic_server/lzw.cpp:96:30)
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary.byte' (basic_server/lzw.cpp:97:28)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw.cpp:126:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary.prefix' (basic_server/lzw.cpp:131:46)
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary.byte' (basic_server/lzw.cpp:132:44)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw.cpp:145:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 233.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln114_1', basic_server/lzw.cpp:114)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln114_1', basic_server/lzw.cpp:114)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_113_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_4'.
WARNING: [HLS 200-880] The II Violation in module 'lzw' (loop 'VITIS_LOOP_153_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln163_21', basic_server/lzw.cpp:163) and 'add' operation ('add_ln165', basic_server/lzw.cpp:165).
WARNING: [HLS 200-880] The II Violation in module 'lzw' (loop 'VITIS_LOOP_153_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln163_21', basic_server/lzw.cpp:163) and 'add' operation ('add_ln165', basic_server/lzw.cpp:165).
WARNING: [HLS 200-880] The II Violation in module 'lzw' (loop 'VITIS_LOOP_153_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('select_ln163_21', basic_server/lzw.cpp:163) and 'add' operation ('add_ln165', basic_server/lzw.cpp:165).
WARNING: [HLS 200-880] The II Violation in module 'lzw' (loop 'VITIS_LOOP_153_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln163_21', basic_server/lzw.cpp:163) and 'add' operation ('add_ln165', basic_server/lzw.cpp:165).
WARNING: [HLS 200-880] The II Violation in module 'lzw' (loop 'VITIS_LOOP_153_4'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read on port 'gmem' (basic_server/lzw.cpp:160) and bus request on port 'gmem' (basic_server/lzw.cpp:160).
WARNING: [HLS 200-880] The II Violation in module 'lzw' (loop 'VITIS_LOOP_153_4'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read on port 'gmem' (basic_server/lzw.cpp:160) and bus request on port 'gmem' (basic_server/lzw.cpp:160).
WARNING: [HLS 200-880] The II Violation in module 'lzw' (loop 'VITIS_LOOP_153_4'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read on port 'gmem' (basic_server/lzw.cpp:160) and bus request on port 'gmem' (basic_server/lzw.cpp:160).
WARNING: [HLS 200-880] The II Violation in module 'lzw' (loop 'VITIS_LOOP_153_4'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read on port 'gmem' (basic_server/lzw.cpp:160) and bus request on port 'gmem' (basic_server/lzw.cpp:160).
WARNING: [HLS 200-880]