
---------- Begin Simulation Statistics ----------
final_tick                               2542176985500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232074                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   232072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.09                       # Real time elapsed on the host
host_tick_rate                              672732123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197283                       # Number of instructions simulated
sim_ops                                       4197283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012167                       # Number of seconds simulated
sim_ticks                                 12167140500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.598724                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  373883                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               802346                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2733                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116224                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            867774                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45023                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          284261                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239238                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1074895                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71782                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31961                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197283                       # Number of instructions committed
system.cpu.committedOps                       4197283                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.794336                       # CPI: cycles per instruction
system.cpu.discardedOps                        298609                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620259                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1478596                       # DTB hits
system.cpu.dtb.data_misses                       8761                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418179                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874320                       # DTB read hits
system.cpu.dtb.read_misses                       7823                       # DTB read misses
system.cpu.dtb.write_accesses                  202080                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604276                       # DTB write hits
system.cpu.dtb.write_misses                       938                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18146                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3674284                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1162640                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687818                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17087656                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172582                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004518                       # ITB accesses
system.cpu.itb.fetch_acv                          744                       # ITB acv
system.cpu.itb.fetch_hits                      996980                       # ITB hits
system.cpu.itb.fetch_misses                      7538                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11228039000     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9111500      0.07%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19311500      0.16%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               914891000      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12171353000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8164543000     67.08%     67.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4006810000     32.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24320467                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542210     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839632     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592751     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197283                       # Class of committed instruction
system.cpu.quiesceCycles                        13814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7232811                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22739458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22739458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22739458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22739458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116612.605128                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116612.605128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116612.605128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116612.605128                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12980488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12980488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12980488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12980488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66566.605128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66566.605128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66566.605128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66566.605128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22389961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22389961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116614.380208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116614.380208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12780991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12780991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66567.661458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66567.661458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.283520                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539678967000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.283520                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205220                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205220                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130910                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34908                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88864                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34563                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28971                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28971                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41351                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11408384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11408384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160191                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002734                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052219                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159753     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160191                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836303533                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378290250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474380250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5721088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5721088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5721088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470208099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369867020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840075119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470208099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470208099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183618493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183618493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183618493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470208099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369867020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023693611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000208916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123556                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10489                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2158                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5781                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043285000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841141250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13693.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32443.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105580                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81871                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.289845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.096133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.872951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35245     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24734     29.75%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10226     12.30%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4593      5.52%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2497      3.00%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1441      1.73%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          955      1.15%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          607      0.73%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2836      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83134                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.983661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.389013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.714445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1358     18.19%     18.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5617     75.22%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           308      4.12%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.46%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6629     88.78%     88.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.14%     89.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              506      6.78%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.48%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.76%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7467                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9550016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  671296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7768256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10221312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12167135500                       # Total gap between requests
system.mem_ctrls.avgGap                      42953.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5082176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7768256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417696828.601592957973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367205425.136662125587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638461929.489513158798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584391750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256749500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298257101500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28910.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32094.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413942.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319122300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169590960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569529240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313941240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5321925270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190560960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7844737650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.747848                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    442867500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11318153000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274547280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145902570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495894420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319657140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5245438680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        254970720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7696478490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.562638                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    608822000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11152198500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12159940500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706097                       # number of overall hits
system.cpu.icache.overall_hits::total         1706097                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89455                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89455                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89455                       # number of overall misses
system.cpu.icache.overall_misses::total         89455                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510733500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510733500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510733500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510733500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1795552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1795552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1795552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1795552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049820                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049820                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049820                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049820                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61603.415125                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61603.415125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61603.415125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61603.415125                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88864                       # number of writebacks
system.cpu.icache.writebacks::total             88864                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5421279500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5421279500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5421279500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5421279500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049820                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049820                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049820                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049820                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60603.426304                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60603.426304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60603.426304                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60603.426304                       # average overall mshr miss latency
system.cpu.icache.replacements                  88864                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706097                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89455                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89455                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510733500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510733500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1795552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1795552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61603.415125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61603.415125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5421279500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5421279500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60603.426304                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60603.426304                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.842951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1763130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.823368                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.842951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3680558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3680558                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335517                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335517                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335517                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106089                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106089                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106089                       # number of overall misses
system.cpu.dcache.overall_misses::total        106089                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794585000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794585000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794585000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794585000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64046.083948                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64046.083948                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64046.083948                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64046.083948                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34732                       # number of writebacks
system.cpu.dcache.writebacks::total             34732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418363000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418363000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048178                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048178                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048178                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63615.673683                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63615.673683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63615.673683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63615.673683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69292                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49659                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49659                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66940.232385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66940.232385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9189                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9189                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66709.216704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66709.216704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470400000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470400000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61499.202552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61499.202552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28984                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718641000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718641000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59296.197902                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59296.197902                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64202000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64202000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72956.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72956.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63322000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63322000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71956.818182                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71956.818182                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542176985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.292363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.177697                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.292363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998140                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998140                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3312039304000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247523                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   247523                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.63                       # Real time elapsed on the host
host_tick_rate                              432038557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   439756896                       # Number of instructions simulated
sim_ops                                     439756896                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.767574                       # Number of seconds simulated
sim_ticks                                767573887500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.770440                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                68914472                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             97377481                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             184146                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          10293673                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          85950606                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4937246                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15178810                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10241564                       # Number of indirect misses.
system.cpu.branchPred.lookups               124729345                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11648601                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       646159                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   434820410                       # Number of instructions committed
system.cpu.committedOps                     434820410                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.530177                       # CPI: cycles per instruction
system.cpu.discardedOps                      19499855                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                119692548                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    123570430                       # DTB hits
system.cpu.dtb.data_misses                    1383527                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 82156181                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     82371024                       # DTB read hits
system.cpu.dtb.read_misses                    1355661                       # DTB read misses
system.cpu.dtb.write_accesses                37536367                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    41199406                       # DTB write hits
system.cpu.dtb.write_misses                     27866                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              412420                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          336454493                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          96803360                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43701924                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       715642052                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283272                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               239749861                       # ITB accesses
system.cpu.itb.fetch_acv                          455                       # ITB acv
system.cpu.itb.fetch_hits                   239747450                       # ITB hits
system.cpu.itb.fetch_misses                      2411                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 26246      6.83%      6.88% # number of callpals executed
system.cpu.kern.callpal::rdps                    1758      0.46%      7.33% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.33% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.34% # number of callpals executed
system.cpu.kern.callpal::rti                     3907      1.02%      8.35% # number of callpals executed
system.cpu.kern.callpal::callsys                  201      0.05%      8.40% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.40% # number of callpals executed
system.cpu.kern.callpal::rdunique              352176     91.60%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 384492                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1614997                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    11032     35.60%     35.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     786      2.54%     38.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   19121     61.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30991                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     11031     48.17%     48.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      786      3.43%     51.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    11031     48.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22900                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             751241228500     97.94%     97.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87788000      0.01%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1045331000      0.14%     98.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14701640500      1.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         767075988000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999909                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.576905                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738924                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3817                      
system.cpu.kern.mode_good::user                  3817                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4095                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3817                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.932112                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964863                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        55416391500      7.22%      7.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         711659545500     92.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1534993115                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            33562664      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               262390984     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 231154      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                243497      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 49403      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 16473      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               84385048     19.41%     87.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              41031213      9.44%     97.03% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             50506      0.01%     97.04% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            50526      0.01%     97.05% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12808942      2.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                434820410                       # Class of committed instruction
system.cpu.quiesceCycles                       154660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       819351063                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7558733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15117323                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3859442882                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3859442882                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3859442882                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3859442882                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117960.843633                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117960.843633                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117960.843633                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117960.843633                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           300                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.272727                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2221674689                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2221674689                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2221674689                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2221674689                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67903.743780                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67903.743780                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67903.743780                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67903.743780                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8982965                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8982965                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115166.217949                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115166.217949                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5082965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5082965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65166.217949                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65166.217949                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3850459917                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3850459917                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117967.521967                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117967.521967                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2216591724                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2216591724                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67910.285662                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67910.285662                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            7014231                       # Transaction distribution
system.membus.trans_dist::WriteReq               1737                       # Transaction distribution
system.membus.trans_dist::WriteResp              1737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1103876                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4372053                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2082656                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            512930                       # Transaction distribution
system.membus.trans_dist::ReadExResp           512930                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4372054                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2640965                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     13116161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     13116161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9461456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9467366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22648963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    559622848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    559622848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9718                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    270403200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    270412918                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               832124726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7561555                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004454                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7561405    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7561555                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5530000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         38490251589                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             425715                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        17091685000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22730374750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      279811456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      201844096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          481655552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    279811456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     279811456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     70648064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70648064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4372054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3153814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7525868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1103876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1103876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         364540093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         262963735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             627503827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    364540093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        364540093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92040734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92040734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92040734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        364540093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        262963735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            719544561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5081695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2534755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3141471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156910500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       299891                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       299890                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16633167                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4787772                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7525868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5475891                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7525868                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5475891                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1849642                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                394196                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            191459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            287977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            454345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            189685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            238244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            406101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            356362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            572012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            215147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            214094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           666674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           317045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           333907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           248353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           483762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           501059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            124409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            413933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            400698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            197563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            368970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            228132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            705396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             85928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           503668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           289894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           492381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           591795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  78732174250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28381130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            185161411750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13870.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32620.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       135                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3581560                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3591859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7525868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5475891                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5445196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  224917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 106348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 114213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 283961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 306671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 304406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 302873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 306146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 303945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 303818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 303403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 301241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 300132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 300191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 300361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 299988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 300209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 300401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    485                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3584515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.078453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.750560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.308091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1308886     36.52%     36.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1424951     39.75%     76.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       378579     10.56%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       189203      5.28%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120637      3.37%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        41735      1.16%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28389      0.79%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18949      0.53%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        73186      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3584515                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       299890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.927677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.105639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           17316      5.77%      5.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15         103121     34.39%     40.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        103090     34.38%     74.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         43253     14.42%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         25103      8.37%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5352      1.78%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           854      0.28%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           452      0.15%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           342      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           241      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           201      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           140      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          125      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           91      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           68      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           55      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           60      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           25      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        299890                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       299891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.945177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.896530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.316501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           185906     61.99%     61.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4588      1.53%     63.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            68136     22.72%     86.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            24668      8.23%     94.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            15247      5.08%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              900      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              198      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              141      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               60      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        299891                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              363278464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               118377088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               325228864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               481655552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            350457024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       473.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    627.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    456.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  767573836000                       # Total gap between requests
system.mem_ctrls.avgGap                      59036.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    162224320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    201054144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    325228864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 211346845.745843589306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 261934580.206781715155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 423710172.136359989643                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4372054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3153814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5475891                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  80496911250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 104664500500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18559430040000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18411.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33186.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3389298.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13215904380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7024400790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21277706940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13174277760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     60591825840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     331821654780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15321154080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       462426924570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.452653                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36934829750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25631060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 705012015500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12377725500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6578913330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19250939400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13352478120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60591825840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     329622286410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17173253760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       458947422360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.919536                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41769309250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25631060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 700177536000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34377                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34377                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9718                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099302                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2173500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4167000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170491882                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1577000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1591000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    769780718500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    238853872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        238853872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    238853872                       # number of overall hits
system.cpu.icache.overall_hits::total       238853872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4372053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4372053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4372053                       # number of overall misses
system.cpu.icache.overall_misses::total       4372053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 208015668000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 208015668000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 208015668000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 208015668000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    243225925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    243225925                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    243225925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    243225925                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017975                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017975                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017975                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017975                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47578.487269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47578.487269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47578.487269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47578.487269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4372053                       # number of writebacks
system.cpu.icache.writebacks::total           4372053                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4372053                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4372053                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4372053                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4372053                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 203643614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 203643614000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 203643614000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 203643614000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017975                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017975                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017975                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017975                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46578.487040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46578.487040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46578.487040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46578.487040                       # average overall mshr miss latency
system.cpu.icache.replacements                4372053                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    238853872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       238853872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4372053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4372053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 208015668000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 208015668000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    243225925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    243225925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017975                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017975                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47578.487269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47578.487269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4372053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4372053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 203643614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 203643614000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46578.487040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46578.487040                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           243280563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4372565                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.637952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         490823904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        490823904                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    115840597                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        115840597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    115840597                       # number of overall hits
system.cpu.dcache.overall_hits::total       115840597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3555333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3555333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3555333                       # number of overall misses
system.cpu.dcache.overall_misses::total       3555333                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 233280033500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 233280033500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 233280033500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 233280033500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    119395930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    119395930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    119395930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    119395930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029778                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65614.116455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65614.116455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65614.116455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65614.116455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1071236                       # number of writebacks
system.cpu.dcache.writebacks::total           1071236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       410290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       410290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       410290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       410290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3145043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3145043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3145043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3145043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2952                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2952                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 204714115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 204714115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 204714115500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 204714115500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242928000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242928000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026341                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65091.038660                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65091.038660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65091.038660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65091.038660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 82292.682927                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 82292.682927                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3153814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     77472771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77472771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2638322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2638322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 176758500500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 176758500500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     80111093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     80111093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66996.560882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66996.560882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2632116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2632116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 173682737500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 173682737500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242928000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242928000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65985.973832                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65985.973832                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199940.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199940.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38367826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38367826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       917011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       917011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56521533000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56521533000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39284837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39284837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61636.701196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61636.701196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       404084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       404084                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       512927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       512927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1737                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  31031378000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31031378000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60498.624561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60498.624561                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1764678                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1764678                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8789                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8789                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    657173500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    657173500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1773467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1773467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004956                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004956                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74772.272158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74772.272158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8788                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8788                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    648323500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    648323500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004955                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004955                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73773.725535                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73773.725535                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1773173                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1773173                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1773173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1773173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 769862318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122563742                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3154838                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.849457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         249038954                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        249038954                       # Number of data accesses

---------- End Simulation Statistics   ----------
