Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 09 12:23:39 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex4_timing_summary_routed.rpt -rpx ex4_timing_summary_routed.rpx
| Design       : ex4
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.336        0.000                      0                   17        0.250        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.336        0.000                      0                   17        0.250        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 disp/div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 1.141ns (67.200%)  route 0.557ns (32.800%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.314     4.245    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.393     4.638 r  disp/div_reg[9]/Q
                         net (fo=1, routed)           0.557     5.194    disp/div_reg_n_0_[9]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.693 r  disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.693    disp/div_reg[8]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.785 r  disp/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.785    disp/div_reg[12]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.942 r  disp/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.942    disp/div_reg[16]_i_1_n_7
    SLICE_X88Y73         FDRE                                         r  disp/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.211    13.989    disp/clk
    SLICE_X88Y73         FDRE                                         r  disp/div_reg[16]/C
                         clock pessimism              0.231    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X88Y73         FDRE (Setup_fdre_C_D)        0.094    14.278    disp/div_reg[16]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 disp/div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 1.129ns (66.966%)  route 0.557ns (33.034%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.314     4.245    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.393     4.638 r  disp/div_reg[9]/Q
                         net (fo=1, routed)           0.557     5.194    disp/div_reg_n_0_[9]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.693 r  disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.693    disp/div_reg[8]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.930 r  disp/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.930    disp/div_reg[12]_i_1_n_4
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.213    13.991    disp/clk
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[15]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)        0.094    14.280    disp/div_reg[15]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 disp/div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 1.115ns (66.690%)  route 0.557ns (33.310%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.314     4.245    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.393     4.638 r  disp/div_reg[9]/Q
                         net (fo=1, routed)           0.557     5.194    disp/div_reg_n_0_[9]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.693 r  disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.693    disp/div_reg[8]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.916 r  disp/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.916    disp/div_reg[12]_i_1_n_6
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.213    13.991    disp/clk
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[13]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)        0.094    14.280    disp/div_reg[13]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 disp/div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 1.072ns (65.810%)  route 0.557ns (34.190%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.314     4.245    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.393     4.638 r  disp/div_reg[9]/Q
                         net (fo=1, routed)           0.557     5.194    disp/div_reg_n_0_[9]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.693 r  disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.693    disp/div_reg[8]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.873 r  disp/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.873    disp/div_reg[12]_i_1_n_5
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.213    13.991    disp/clk
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[14]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)        0.094    14.280    disp/div_reg[14]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 disp/div_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 1.049ns (65.321%)  route 0.557ns (34.679%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.314     4.245    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.393     4.638 r  disp/div_reg[9]/Q
                         net (fo=1, routed)           0.557     5.194    disp/div_reg_n_0_[9]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.693 r  disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.693    disp/div_reg[8]_i_1_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.850 r  disp/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.850    disp/div_reg[12]_i_1_n_7
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.213    13.991    disp/clk
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[12]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X88Y72         FDRE (Setup_fdre_C_D)        0.094    14.280    disp/div_reg[12]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 1.221ns (78.121%)  route 0.342ns (21.879%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.317     4.248    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.393     4.641 r  disp/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.982    disp/div_reg_n_0_[1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.481 r  disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.481    disp/div_reg[0]_i_1_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.573 r  disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    disp/div_reg[4]_i_1_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.810 r  disp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.810    disp/div_reg[8]_i_1_n_4
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.213    13.991    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[11]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X88Y71         FDRE (Setup_fdre_C_D)        0.094    14.280    disp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 1.207ns (77.923%)  route 0.342ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.317     4.248    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.393     4.641 r  disp/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.982    disp/div_reg_n_0_[1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.481 r  disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.481    disp/div_reg[0]_i_1_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.573 r  disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    disp/div_reg[4]_i_1_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.796 r  disp/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.796    disp/div_reg[8]_i_1_n_6
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.213    13.991    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[9]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X88Y71         FDRE (Setup_fdre_C_D)        0.094    14.280    disp/div_reg[9]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 1.164ns (77.293%)  route 0.342ns (22.707%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.317     4.248    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.393     4.641 r  disp/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.982    disp/div_reg_n_0_[1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.481 r  disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.481    disp/div_reg[0]_i_1_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.573 r  disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    disp/div_reg[4]_i_1_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.753 r  disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.753    disp/div_reg[8]_i_1_n_5
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.213    13.991    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[10]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X88Y71         FDRE (Setup_fdre_C_D)        0.094    14.280    disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.141ns (76.940%)  route 0.342ns (23.060%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.317     4.248    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.393     4.641 r  disp/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.982    disp/div_reg_n_0_[1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.481 r  disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.481    disp/div_reg[0]_i_1_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.573 r  disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    disp/div_reg[4]_i_1_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.730 r  disp/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.730    disp/div_reg[8]_i_1_n_7
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.213    13.991    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[8]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X88Y71         FDRE (Setup_fdre_C_D)        0.094    14.280    disp/div_reg[8]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  8.550    

Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 1.129ns (76.752%)  route 0.342ns (23.248%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.317     4.248    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.393     4.641 r  disp/div_reg[1]/Q
                         net (fo=1, routed)           0.342     4.982    disp/div_reg_n_0_[1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.481 r  disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.481    disp/div_reg[0]_i_1_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.718 r  disp/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.718    disp/div_reg[4]_i_1_n_4
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.215    13.993    disp/clk
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[7]/C
                         clock pessimism              0.231    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X88Y70         FDRE (Setup_fdre_C_D)        0.094    14.282    disp/div_reg[7]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.597     1.516    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.791    disp/div_reg_n_0_[10]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    disp/div_reg[8]_i_1_n_5
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.867     2.032    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[10]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y71         FDRE (Hold_fdre_C_D)         0.134     1.650    disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  disp/div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.793    disp/div_reg_n_0_[2]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  disp/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    disp/div_reg[0]_i_1_n_5
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.869     2.034    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.652    disp/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    disp/clk
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.792    disp/div_reg_n_0_[6]
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  disp/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    disp/div_reg[4]_i_1_n_5
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.033    disp/clk
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[6]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.651    disp/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 disp/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.274ns (65.942%)  route 0.142ns (34.058%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.597     1.516    disp/clk
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  disp/div_reg[14]/Q
                         net (fo=13, routed)          0.142     1.822    disp/sel0[0]
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  disp/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    disp/div_reg[12]_i_1_n_5
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.866     2.031    disp/clk
    SLICE_X88Y72         FDRE                                         r  disp/div_reg[14]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.134     1.650    disp/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 disp/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  disp/div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.793    disp/div_reg_n_0_[2]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.939 r  disp/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    disp/div_reg[0]_i_1_n_4
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.869     2.034    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.652    disp/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.597     1.516    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.791    disp/div_reg_n_0_[10]
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.937 r  disp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    disp/div_reg[8]_i_1_n_4
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.867     2.032    disp/clk
    SLICE_X88Y71         FDRE                                         r  disp/div_reg[11]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y71         FDRE (Hold_fdre_C_D)         0.134     1.650    disp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    disp/clk
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.792    disp/div_reg_n_0_[6]
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.938 r  disp/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    disp/div_reg[4]_i_1_n_4
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.033    disp/clk
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[7]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.651    disp/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 disp/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.279ns (63.264%)  route 0.162ns (36.736%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.682 f  disp/div_reg[0]/Q
                         net (fo=1, routed)           0.162     1.844    disp/div_reg_n_0_[0]
    SLICE_X88Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  disp/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.889    disp/div[0]_i_5_n_0
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.959 r  disp/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    disp/div_reg[0]_i_1_n_7
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.869     2.034    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.652    disp/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.599     1.518    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  disp/div_reg[1]/Q
                         net (fo=1, routed)           0.168     1.850    disp/div_reg_n_0_[1]
    SLICE_X88Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.961 r  disp/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.961    disp/div_reg[0]_i_1_n_6
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.869     2.034    disp/clk
    SLICE_X88Y69         FDRE                                         r  disp/div_reg[1]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.134     1.652    disp/div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 disp/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.598     1.517    disp/clk
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  disp/div_reg[5]/Q
                         net (fo=1, routed)           0.168     1.849    disp/div_reg_n_0_[5]
    SLICE_X88Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.960 r  disp/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    disp/div_reg[4]_i_1_n_6
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.868     2.033    disp/clk
    SLICE_X88Y70         FDRE                                         r  disp/div_reg[5]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y70         FDRE (Hold_fdre_C_D)         0.134     1.651    disp/div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y69    disp/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y71    disp/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y71    disp/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    disp/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    disp/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    disp/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    disp/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y73    disp/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y69    disp/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    disp/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    disp/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    disp/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    disp/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    disp/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    disp/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y69    disp/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y69    disp/div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y69    disp/div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y69    disp/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    disp/div_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y69    disp/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    disp/div_reg[10]/C



