{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 3160 -y 620 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 3160 -y 640 -defaultsOSRD
preplace port ddr3_sdram -pg 1 -lvl 8 -x 3160 -y 1090 -defaultsOSRD
preplace port sys_diff_clock -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace port dip_switches_8bits -pg 1 -lvl 8 -x 3160 -y 400 -defaultsOSRD
preplace port led_8bits -pg 1 -lvl 8 -x 3160 -y 260 -defaultsOSRD
preplace port push_switches_3bits -pg 1 -lvl 8 -x 3160 -y 540 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2280 -y 690 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -x 2980 -y 1130 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -x 2670 -y 940 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 5 -x 2280 -y 920 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2980 -y 400 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 550 -y 510 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 210 -y 800 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 7 -x 2980 -y 260 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 7 -x 2980 -y 540 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1880 -y 180 -defaultsOSRD
preplace inst hier_0 -pg 1 -lvl 3 -x 990 -y 80 -defaultsOSRD
preplace inst hier_0|myproject_axi_0 -pg 1 -lvl 1 -x 1040 -y 120 -defaultsOSRD
preplace inst hier_0|axi_dma -pg 1 -lvl 2 -x 1370 -y 170 -defaultsOSRD
preplace netloc reset_1 1 0 7 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ
preplace netloc mig_7series_0_ui_clk 1 4 4 2050 1020 2520 1020 NJ 1020 3130
preplace netloc mig_7series_0_mmcm_locked 1 4 4 2060 1030 NJ 1030 NJ 1030 3120
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 4 2060 820 NJ 820 NJ 820 3140
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 5 2 2500 1160 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 30 900 390 690 710 310 1710 560 2040 560 2520 650 2820
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 700 NJ 700 NJ 700 1720J 540 NJ 540 2500
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 6 400 710 720 320 1730 550 NJ 550 NJ 550 2840
preplace netloc sys_diff_clock_1 1 0 7 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 5 1 2530 700n
preplace netloc axi_smc_M00_AXI 1 6 1 2830 940n
preplace netloc axi_gpio_2_GPIO 1 7 1 NJ 540
preplace netloc mig_7series_0_DDR3 1 7 1 NJ 1090
preplace netloc processing_system7_0_FIXED_IO 1 5 3 NJ 640 NJ 640 NJ
preplace netloc processing_system7_0_DDR 1 5 3 NJ 620 NJ 620 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 2030 180n
preplace netloc axi_gpio_1_GPIO 1 7 1 NJ 260
preplace netloc axi_gpio_0_GPIO 1 7 1 NJ 400
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 5 NJ 520 NJ 520 NJ 520 NJ 520 N
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 5 NJ 480 NJ 480 NJ 480 NJ 480 2830
preplace netloc processing_system7_0_M_AXI_GP1 1 1 5 390 330 NJ 330 NJ 330 NJ 330 2510
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 5 NJ 500 NJ 500 NJ 500 NJ 500 2810
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 700 200n
preplace netloc axi_dma_M_AXI_MM2S 1 3 1 N 110
preplace netloc axi_dma_M_AXI_S2MM 1 3 1 1700 90n
preplace netloc hier_0|processing_system7_0_FCLK_CLK0 1 0 2 900 210 1190
preplace netloc hier_0|rst_ps7_0_50M_peripheral_aresetn 1 0 2 910 220 N
preplace netloc hier_0|axi_dma_M_AXIS_MM2S 1 0 3 900 40 NJ 40 1550
preplace netloc hier_0|myproject_axi_0_out_r 1 1 1 1170 120n
preplace netloc hier_0|axi_dma_M_AXI_MM2S 1 2 1 N 110
preplace netloc hier_0|ps7_0_axi_periph_M03_AXI 1 0 2 NJ 200 1180
preplace netloc hier_0|axi_dma_M_AXI_S2MM 1 2 1 N 130
levelinfo -pg 1 0 210 550 990 1880 2280 2670 2980 3160
levelinfo -hier hier_0 * 1040 1370 *
pagesize -pg 1 -db -bbox -sgen -150 0 3360 1230
pagesize -hier hier_0 -db -bbox -sgen 870 30 1580 290
"
}
{
   "da_axi4_cnt":"8",
   "da_axi4_s2mm_cnt":"1",
   "da_ps7_cnt":"1"
}
