--**********************************************************
-- Experiment 8 - 4.1(d)
--	Author: C. A. Snyder
--			  M. Bbela
--			  B. Rutledge
--	
--	File:	reaction_top.vhd
--
--	Design units:
--		ENTITY reaction_top
--		ARCHITECTURE top_level_arch
--
--	Purpose: top level entity of zero counting circuit
--				port maps everything else from the fsm block
--				count the number of 0's in a 10-bit input
--				we originally expected the circuit to require more
--				separate vhdl files
--
--	Library/Package:
--		ieee.std_logic_1164
--		ieee.std_logic_unsigned
--
--
--	Software/Version:
--		Simulated by: Altera Quartus v13.0
--		Synthesized by: Altera Quartus v13.0
--
--	Revisiom History:
--		Version 1.0:
--		Date: 11/05/2015
--		Comments: Original
--**********************************************************
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY reaction_top IS 
	PORT (
		clk, reset, clear, start, stop: IN std_logic;
		ready, go : OUT std_logic;
		counter1, counter2, counter3 : std_logic_vector(6 DOWNTO 0)	
	);
END reaction_top;

ARCHITECTURE top_level_arch OF reaction_top IS 
	BEGIN
END top_level_arch;