Analysis & Synthesis report for LiveDesign
Wed Jan 12 20:46:32 2005
Version 4.2 Build 156 11/29/2004 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Jan 12 20:46:32 2005       ;
; Quartus II Version          ; 4.2 Build 156 11/29/2004 SJ Web Edition ;
; Revision Name               ; LiveDesign                              ;
; Top-level Entity Name       ; LEDtest                                 ;
; Family                      ; Cyclone                                 ;
+-----------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Device                                                             ; EP1C12F324C8 ;               ;
; Family name                                                        ; Cyclone      ; Stratix       ;
; Top-level entity name                                              ; LEDtest      ; LiveDesign    ;
; Use smart compilation                                              ; Normal       ; Normal        ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; Extract Verilog State Machines                                     ; On           ; On            ;
; Extract VHDL State Machines                                        ; On           ; On            ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Cyclone                                  ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto RAM Block Balancing                                           ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
; Enable M512 Memory Blocks                                          ; On           ; On            ;
+--------------------------------------------------------------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                ;
+----------------------------------+-----------------+--------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Name with Absolute Path                     ;
+----------------------------------+-----------------+--------------------------------------------------+
; LEDtest.bdf                      ; yes             ; C:/quartus2we/Class127B/Labs/Lab2.4/LEDtest.bdf  ;
; 7segment.tdf                     ; yes             ; C:/quartus2we/Class127B/Labs/Lab2.4/7segment.tdf ;
+----------------------------------+-----------------+--------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.2 Build 156 11/29/2004 SJ Web Edition
    Info: Processing started: Wed Jan 12 20:46:32 2005
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off LiveDesign -c LiveDesign
Info: Found 1 design units, including 1 entities, in source file LEDtest.bdf
    Info: Found entity 1: LEDtest
Info: Found 1 design units, including 1 entities, in source file 7segment.tdf
    Info: Found entity 1: 7segment
Warning: Port "hex" of type 7segment and instance "inst1" is missing source signal
Warning: Port "hex" of type 7segment and instance "inst" is missing source signal
Warning: Port "hex" of type 7segment and instance "inst6" is missing source signal
Warning: Port "hex" of type 7segment and instance "inst3" is missing source signal
Warning: Port "hex" of type 7segment and instance "inst10" is missing source signal
Warning: Port "hex" of type 7segment and instance "inst9" is missing source signal
Warning: Pin "SW_DIP" not connected
Error: Node "7segment:inst9|hex[0]" is missing source
Error: Node "7segment:inst9|hex[1]" is missing source
Error: Node "7segment:inst9|hex[2]" is missing source
Error: Node "7segment:inst9|hex[3]" is missing source
Error: Node "7segment:inst10|hex[0]" is missing source
Error: Node "7segment:inst10|hex[1]" is missing source
Error: Node "7segment:inst10|hex[2]" is missing source
Error: Node "7segment:inst10|hex[3]" is missing source
Error: Node "7segment:inst3|hex[0]" is missing source
Error: Node "7segment:inst3|hex[1]" is missing source
Error: Node "7segment:inst3|hex[2]" is missing source
Error: Node "7segment:inst3|hex[3]" is missing source
Error: Node "7segment:inst6|hex[0]" is missing source
Error: Node "7segment:inst6|hex[1]" is missing source
Error: Node "7segment:inst6|hex[2]" is missing source
Error: Node "7segment:inst6|hex[3]" is missing source
Error: Node "7segment:inst|hex[0]" is missing source
Error: Node "7segment:inst|hex[1]" is missing source
Error: Node "7segment:inst|hex[2]" is missing source
Error: Node "7segment:inst|hex[3]" is missing source
Error: Node "7segment:inst1|hex[0]" is missing source
Error: Node "7segment:inst1|hex[1]" is missing source
Error: Node "7segment:inst1|hex[2]" is missing source
Error: Node "7segment:inst1|hex[3]" is missing source
Error: Quartus II Analysis & Synthesis was unsuccessful. 24 errors, 7 warnings
    Error: Processing ended: Wed Jan 12 20:46:32 2005
    Error: Elapsed time: 00:00:01


