$date
	Sat Mar 06 02:28:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comb_logic_test $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
0!
1$
0%
#30
1%
#40
1#
0$
0%
#50
1!
1%
#60
1!
1$
0%
#70
0!
1%
#80
1!
1"
0#
0$
0%
#90
0!
1%
#100
0!
1$
0%
#110
1%
#120
1!
1#
0$
0%
#130
0!
1%
#140
1!
1$
0%
#150
0!
1%
#160
