`timescale 1ns/1ps
module hazard (
    input wire regwriteE,regwriteM,regwriteW,memtoRegE,memtoRegM,branchD,
    input wire [4:0]rsD,rtD,rsE,rtE,reg_waddrM,reg_waddrW,reg_waddrE,errorM,
    output wire stallF,stallD,flushE,flushM,forwardAD,forwardBD,
    output wire[1:0] forwardAE, forwardBE
);
    
    // æ•°æ®å†’é™©
    assign forwardAE =  ((rsE != 5'b0) & (rsE == reg_waddrM) & regwriteM) ? 2'b10: // å‰æ¨è®¡ç®—ç»“æœ
                        ((rsE != 5'b0) & (rsE == reg_waddrW) & regwriteW) ? 2'b01: // å‰æ¨å†™å›ç»“æœ
                        2'b00; // åŸç»“æ?
    assign forwardBE =  ((rtE != 5'b0) & (rtE == reg_waddrM) & regwriteM) ? 2'b10: // å‰æ¨è®¡ç®—ç»“æœ
                        ((rtE != 5'b0) & (rtE == reg_waddrW) & regwriteW) ? 2'b01: // å‰æ¨å†™å›ç»“æœ
                        2'b00; // åŸç»“æ? 
    
    // æ§åˆ¶å†’é™©äº§ç”Ÿçš„å†™å†²çª 
    // 0 åŸç»“æœï¼Œ 1 å†™å›ç»“æœ
    assign forwardAD = (rsD != 5'b0) & (rsD == reg_waddrM) & regwriteM;
    assign forwardBD = (rtD != 5'b0) & (rtD == reg_waddrM) & regwriteM;
    
    // åˆ¤æ–­ decode é˜¶æ?? rs æˆ? rt çš„åœ°å€æ˜?å¦æ˜¯ä¸Šä¸€ä¸ªlw æŒ‡ä»¤è¦å†™å…¥çš„åœ°å€rtEï¼?
    wire lwstall,branch_stall; // æŒ‡ä»¤é˜»å??
    assign lwstall = ((rsD == rtE) | (rtD == rtE)) & memtoRegE;
    assign branch_stall =   (branchD & regwriteE & ((rsD == reg_waddrE)|(rtD == reg_waddrE))) | // æ‰§è?Œé˜¶æ®µé˜»å¡ï¼Œå‰é¢æœ‰å†™å…¥çš„æ•°æ®
                            (branchD & memtoRegM & ((rsD == reg_waddrM)|(rtD == reg_waddrM))); // å†™å›é˜¶æ?µé˜»å¡?
    
    assign stallF = lwstall | branch_stall;
    assign stallD = lwstall | branch_stall;
    assign flushE = lwstall | branch_stall | errorM;
    assign flushM = errorM;
endmodule