/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  reg [5:0] _06_;
  wire [8:0] _07_;
  wire [2:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [36:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [26:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [22:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_44z;
  wire [22:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [9:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_6z);
  assign celloutsig_0_19z = ~(_00_ & celloutsig_0_3z);
  assign celloutsig_0_48z = ~(celloutsig_0_40z | celloutsig_0_34z[4]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z | _01_);
  assign celloutsig_0_10z = ~(in_data[20] | celloutsig_0_0z);
  assign celloutsig_0_40z = ~((celloutsig_0_29z[16] | celloutsig_0_25z[2]) & (celloutsig_0_35z[0] | celloutsig_0_32z));
  assign celloutsig_0_41z = ~((celloutsig_0_20z[11] | celloutsig_0_26z[6]) & (_02_ | celloutsig_0_32z));
  assign celloutsig_0_52z = ~((celloutsig_0_9z | celloutsig_0_50z[4]) & (celloutsig_0_45z[6] | celloutsig_0_24z));
  assign celloutsig_0_5z = ~((in_data[16] | _03_) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z | in_data[153]) & (in_data[103] | celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_4z | celloutsig_1_1z[1]) & (celloutsig_1_6z | celloutsig_1_6z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_0z | _02_));
  assign celloutsig_0_15z = ~((_04_ | _05_) & (celloutsig_0_12z[14] | celloutsig_0_11z));
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_0_34z[3], celloutsig_0_34z };
  reg [8:0] _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 9'h000;
    else _24_ <= { in_data[10:7], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _07_[8:7], _05_, _00_, _07_[4:2], _02_, _03_ } = _24_;
  reg [2:0] _25_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 3'h0;
    else _25_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_, _04_, _08_[0] } = _25_;
  reg [5:0] _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 6'h00;
    else _26_ <= celloutsig_1_14z[5:0];
  assign out_data[101:96] = _26_;
  assign celloutsig_1_5z = { in_data[191:182], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } > { in_data[152:135], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[151:135], celloutsig_1_4z, celloutsig_1_0z } > in_data[133:115];
  assign celloutsig_0_51z = { celloutsig_0_34z[4:1], celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_34z } && { celloutsig_0_12z[33:14], celloutsig_0_41z };
  assign celloutsig_0_14z = { _01_, _04_, _08_[0], celloutsig_0_7z } && { celloutsig_0_13z[4:3], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_2z = celloutsig_1_1z[1] & ~(celloutsig_1_1z[3]);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(in_data[147]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[36]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_0_24z = celloutsig_0_22z[3] & ~(celloutsig_0_15z);
  assign celloutsig_0_33z = { celloutsig_0_23z[6:0], celloutsig_0_11z } % { 1'h1, celloutsig_0_13z[5:3], celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_1_11z = { celloutsig_1_1z[2:0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z } % { 1'h1, celloutsig_1_1z[2], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, _01_, _04_, _08_[0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, in_data[84:77], celloutsig_0_5z };
  assign celloutsig_0_25z = _07_[4:2] % { 1'h1, _08_[0], celloutsig_0_7z };
  assign celloutsig_0_50z = { celloutsig_0_33z[7:1], celloutsig_0_41z, celloutsig_0_31z, celloutsig_0_48z } * { _07_[8:7], _05_, _00_, _07_[4:2], _02_, _03_, celloutsig_0_11z };
  assign celloutsig_0_18z = celloutsig_0_13z[11:5] * { _07_[3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_21z[2:1], celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_2z } != { celloutsig_0_29z[16:7], celloutsig_0_25z, celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_29z[21:17], celloutsig_0_1z } != { _01_, _04_, _08_[0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_32z = in_data[91:88] != celloutsig_0_26z[5:2];
  assign celloutsig_0_45z = - { celloutsig_0_18z[3], celloutsig_0_10z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_28z, _06_, celloutsig_0_44z };
  assign celloutsig_0_29z = - { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[89:71] !== in_data[22:4];
  assign celloutsig_0_3z = celloutsig_0_2z !== celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[127:121] !== in_data[136:130];
  assign celloutsig_0_11z = { _07_[3:2], _02_, _03_, _01_, _04_, _08_[0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z } !== { celloutsig_0_8z[2:1], _01_, _04_, _08_[0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_16z = celloutsig_0_12z[32:8] !== { in_data[57:35], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_8z[6], celloutsig_0_7z, celloutsig_0_0z } !== { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_20z[20:0], celloutsig_0_7z } !== { celloutsig_0_20z[24:7], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_34z = { celloutsig_0_21z[2:1], celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_15z } >> { celloutsig_0_29z[15:14], celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_17z };
  assign celloutsig_1_1z = in_data[190:187] >> { in_data[187:185], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[158:153], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z } >> { in_data[168:154], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_11z[6:0] >> { celloutsig_1_9z[13:8], celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_8z[8:2], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, _07_[8:7], _05_, _00_, _07_[4:2], _02_, _03_, celloutsig_0_10z, _07_[8:7], _05_, _00_, _07_[4:2], _02_, _03_, celloutsig_0_1z, celloutsig_0_2z, _01_, _04_, _08_[0] } >> { in_data[73:42], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_12z[14], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_16z } >> celloutsig_0_8z[4:1];
  assign celloutsig_0_23z = { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_11z } >> { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_21z = { _08_[0], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_1z } - { _07_[7], _05_, _00_, _07_[4:3], celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_12z[24:3], celloutsig_0_24z } - { celloutsig_0_12z[25:4], celloutsig_0_19z };
  assign celloutsig_0_35z = { celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_1z } ^ celloutsig_0_27z;
  assign celloutsig_0_44z = celloutsig_0_21z[3:1] ^ celloutsig_0_35z;
  assign celloutsig_0_13z = { in_data[22:13], celloutsig_0_9z, celloutsig_0_2z } ^ { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_17z } ^ { celloutsig_0_13z[10:0], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_27z = { _01_, _04_, _08_[0] } ^ { celloutsig_0_12z[11], celloutsig_0_19z, celloutsig_0_1z };
  assign { _07_[6:5], _07_[1:0] } = { _05_, _00_, _02_, _03_ };
  assign _08_[2:1] = { _01_, _04_ };
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
