{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566550185570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566550185581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 23 09:49:45 2019 " "Processing started: Fri Aug 23 09:49:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566550185581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566550185581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566550185581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566550186892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_bhm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_bhm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_bhm-v1 " "Found design unit 1: spi_bhm-v1" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566550209793 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_bhm " "Found entity 1: spi_bhm" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566550209793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566550209793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdc_synchroniser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cdc_synchroniser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_synchroniser " "Found entity 1: cdc_synchroniser" {  } { { "cdc_synchroniser.bdf" "" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/cdc_synchroniser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566550209805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566550209805 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lcd_controller.vhd " "Can't analyze file -- file lcd_controller.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1566550209811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_pll-SYN " "Found design unit 1: spi_pll-SYN" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566550209817 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL " "Found entity 1: spi_PLL" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566550209817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566550209817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spi_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 spi_test " "Found entity 1: spi_test" {  } { { "spi_test.bdf" "" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566550209831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566550209831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_test " "Elaborating entity \"spi_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566550209992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL spi_PLL:inst14 " "Elaborating entity \"spi_PLL\" for hierarchy \"spi_PLL:inst14\"" {  } { { "spi_test.bdf" "inst14" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_test.bdf" { { -112 624 760 -32 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566550210024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_PLL:inst14\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "altpll_component" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566550210262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_PLL:inst14\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566550210275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_PLL:inst14\|altpll:altpll_component " "Instantiated megafunction \"spi_PLL:inst14\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566550210276 ""}  } { { "spi_PLL.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566550210276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL_altpll " "Found entity 1: spi_PLL_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/db/spi_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566550210405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566550210405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL_altpll spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated " "Elaborating entity \"spi_PLL_altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566550210405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_bhm spi_bhm:inst3 " "Elaborating entity \"spi_bhm\" for hierarchy \"spi_bhm:inst3\"" {  } { { "spi_test.bdf" "inst3" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_test.bdf" { { 96 560 776 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566550210421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_synchroniser cdc_synchroniser:inst5 " "Elaborating entity \"cdc_synchroniser\" for hierarchy \"cdc_synchroniser:inst5\"" {  } { { "spi_test.bdf" "inst5" { Schematic "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_test.bdf" { { 304 600 728 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566550210433 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[2\]~0 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[2\]~0\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[1\]~1 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[1\]~1\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[0\]~2 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[0\]~2\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[3\]~3 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[3\]~3\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[4\]~4 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[4\]~4\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[5\]~5 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[5\]~5\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[6\]~6 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[6\]~6\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[7\]~7 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[7\]~7\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[8\]~8 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[8\]~8\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[9\]~9 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[9\]~9\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[10\]~10 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[10\]~10\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[11\]~11 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[11\]~11\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[12\]~12 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[12\]~12\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[13\]~13 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[13\]~13\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_bhm:inst3\|sregout\[14\]~14 " "Converted tri-state buffer \"spi_bhm:inst3\|sregout\[14\]~14\" feeding internal logic into a wire" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1566550210825 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1566550210825 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[3\] spi_bhm:inst3\|sregout\[3\]~_emulated spi_bhm:inst3\|sregout\[3\]~17 " "Register \"spi_bhm:inst3\|sregout\[3\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[3\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[3\]~17\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1566550211202 "|spi_test|spi_bhm:inst3|sregout[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[2\] spi_bhm:inst3\|sregout\[2\]~_emulated spi_bhm:inst3\|sregout\[2\]~21 " "Register \"spi_bhm:inst3\|sregout\[2\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[2\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[2\]~21\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1566550211202 "|spi_test|spi_bhm:inst3|sregout[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[1\] spi_bhm:inst3\|sregout\[1\]~_emulated spi_bhm:inst3\|sregout\[1\]~25 " "Register \"spi_bhm:inst3\|sregout\[1\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[1\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[1\]~25\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1566550211202 "|spi_test|spi_bhm:inst3|sregout[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_bhm:inst3\|sregout\[0\] spi_bhm:inst3\|sregout\[0\]~_emulated spi_bhm:inst3\|sregout\[0\]~29 " "Register \"spi_bhm:inst3\|sregout\[0\]\" is converted into an equivalent circuit using register \"spi_bhm:inst3\|sregout\[0\]~_emulated\" and latch \"spi_bhm:inst3\|sregout\[0\]~29\"" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1566550211202 "|spi_test|spi_bhm:inst3|sregout[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1566550211202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566550211323 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_bhm:inst3\|sregout\[15\]~en Low " "Register spi_bhm:inst3\|sregout\[15\]~en will power up to Low" {  } { { "spi_bhm.vhd" "" { Text "C:/Users/oscar/OneDrive/Music/Documents/Robotics year 2/ELEC 240/Microcontroller/Referral_CW_10532799/SPI_SLAVE_EXAMPLE/FPGA/spi_bhm.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1566550211483 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1566550211483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566550211788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566550212251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566550212251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566550212586 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566550212586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566550212586 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1566550212586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566550212586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566550212656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 23 09:50:12 2019 " "Processing ended: Fri Aug 23 09:50:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566550212656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566550212656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566550212656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566550212656 ""}
