 
****************************************
Report : qor
Design : c499_clk_opFF
Version: E-2010.12-SP1
Date   : Tue Oct 22 00:06:34 2013
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          2.18
  Critical Path Slack:           7.64
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        106
  Hierarchical Port Count:        388
  Leaf Cell Count:                290
  Buf/Inv Cell Count:              15
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       185
  Sequential Cell Count:          105
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7746.000000
  Noncombinational Area: 10080.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             17826.000000
  Design Area:           17826.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:           332
  Nets With Violations:             0
  -----------------------------------


  Hostname: vlsi28.ee.iitb.ac.in

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.02
  Mapping Optimization:                0.08
  -----------------------------------------
  Overall Compile Time:                0.29
  Overall Compile Wall Clock Time:     1.26

1
