-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_channel_mult_Pipeline_CHANNEL2REAL is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    H_real_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    H_real_spl0_empty_n : IN STD_LOGIC;
    H_real_spl0_read : OUT STD_LOGIC;
    H_imag_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    H_imag_spl0_empty_n : IN STD_LOGIC;
    H_imag_spl0_read : OUT STD_LOGIC;
    p_0_0_080344_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080344_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080341_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080341_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080338_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080338_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080335_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080335_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080330_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080330_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080327_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080327_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080324_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080324_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080321_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080321_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080320_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080320_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080317_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080317_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080314_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080314_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080311_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080311_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080308_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080308_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080305_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080305_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080302_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080302_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_080299_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_080299_i_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_1_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_2_out_ap_vld : OUT STD_LOGIC;
    conv_i_i_i35287_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    conv_i_i_i35287_i_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_3_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_4_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_5_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_6_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_7_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_8_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_9_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_10_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_11_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_11_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_12_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_13_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_14_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_15_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_16_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_17_out_ap_vld : OUT STD_LOGIC;
    p_0_0_079239_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_079239_i_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_18_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_19_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_20_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_21_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_22_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_23_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_24_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_25_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_25_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_26_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_27_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_27_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_28_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_29_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_29_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_30_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_30_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_31_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_32_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_32_out_ap_vld : OUT STD_LOGIC;
    p_0_0_079191_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_0_0_079191_i_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_33_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_33_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_34_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_34_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_35_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_35_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_36_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_36_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_37_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_37_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_38_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_38_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_39_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_39_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_40_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_40_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_41_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_41_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_42_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_42_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_43_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_43_out_ap_vld : OUT STD_LOGIC;
    CHANNEL_V_44_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    CHANNEL_V_44_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of TOP_channel_mult_Pipeline_CHANNEL2REAL is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln53_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal H_real_spl0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal H_imag_spl0_blk_n : STD_LOGIC;
    signal and_ln_fu_940_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln_reg_1945 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln56_3_fu_948_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln56_3_reg_1949 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln56_2_fu_952_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln56_2_reg_1953 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln56_1_fu_956_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln56_1_reg_1957 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln56_fu_960_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln56_reg_1961 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_fu_190 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_10_fu_924_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_9 : STD_LOGIC_VECTOR (4 downto 0);
    signal CHANNEL_V_44_fu_194 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_43_fu_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_42_fu_202 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_41_fu_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_40_fu_210 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_39_fu_214 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_38_fu_218 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_37_fu_222 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_36_fu_226 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_35_fu_230 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_34_fu_234 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_33_fu_238 : STD_LOGIC_VECTOR (15 downto 0);
    signal TEMP0_fu_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_32_fu_246 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_31_fu_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_30_fu_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_29_fu_258 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_28_fu_262 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_27_fu_266 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_26_fu_270 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_25_fu_274 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_24_fu_278 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_23_fu_282 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_22_fu_286 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_21_fu_290 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_20_fu_294 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_19_fu_298 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_18_fu_302 : STD_LOGIC_VECTOR (15 downto 0);
    signal TEMP0_1_fu_306 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_17_fu_310 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_16_fu_314 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_15_fu_318 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_14_fu_322 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_64_fu_969_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_13_fu_326 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_12_fu_330 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_11_fu_334 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_10_fu_338 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_9_fu_342 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_8_fu_346 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_7_fu_350 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_6_fu_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_5_fu_358 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_4_fu_362 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_3_fu_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_45_fu_370 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_2_fu_374 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_1_fu_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_fu_382 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_47_fu_386 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_48_fu_390 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_49_fu_394 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_50_fu_398 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_51_fu_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_52_fu_406 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_53_fu_410 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_54_fu_414 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_55_fu_418 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_56_fu_422 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_57_fu_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_58_fu_430 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_59_fu_434 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_60_fu_438 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_61_fu_442 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_62_fu_446 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_930_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component TOP_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln53_fu_918_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_190 <= i_10_fu_924_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_190 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_2 = and_ln_reg_1945) and (trunc_ln56_2_reg_1953 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_10_fu_338 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_25_fu_274 <= H_real_spl0_dout;
                CHANNEL_V_40_fu_210 <= H_real_spl0_dout;
                CHANNEL_V_51_fu_402 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_4 = and_ln_reg_1945) and (trunc_ln56_3_reg_1949 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_11_fu_334 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_26_fu_270 <= H_real_spl0_dout;
                CHANNEL_V_41_fu_206 <= H_real_spl0_dout;
                CHANNEL_V_50_fu_398 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_4 = and_ln_reg_1945) and (trunc_ln56_3_reg_1949 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_12_fu_330 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_27_fu_266 <= H_real_spl0_dout;
                CHANNEL_V_42_fu_202 <= H_real_spl0_dout;
                CHANNEL_V_49_fu_394 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_4 = and_ln_reg_1945) and (trunc_ln56_3_reg_1949 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_13_fu_326 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_28_fu_262 <= H_real_spl0_dout;
                CHANNEL_V_43_fu_198 <= H_real_spl0_dout;
                CHANNEL_V_48_fu_390 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_4 = and_ln_reg_1945) and (trunc_ln56_3_reg_1949 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_14_fu_322 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_29_fu_258 <= H_real_spl0_dout;
                CHANNEL_V_44_fu_194 <= H_real_spl0_dout;
                CHANNEL_V_47_fu_386 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv3_0 = and_ln_reg_1945)) and not((ap_const_lv3_2 = and_ln_reg_1945)) and not((ap_const_lv3_4 = and_ln_reg_1945)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln56_reg_1961 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_15_fu_318 <= H_real_spl0_dout;
                CHANNEL_V_30_fu_254 <= H_real_spl0_dout;
                CHANNEL_V_62_fu_446 <= H_imag_spl0_dout;
                CHANNEL_V_fu_382 <= CHANNEL_V_64_fu_969_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv3_0 = and_ln_reg_1945)) and not((ap_const_lv3_2 = and_ln_reg_1945)) and not((ap_const_lv3_4 = and_ln_reg_1945)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln56_reg_1961 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_16_fu_314 <= H_real_spl0_dout;
                CHANNEL_V_1_fu_378 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_31_fu_250 <= H_real_spl0_dout;
                CHANNEL_V_61_fu_442 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv3_0 = and_ln_reg_1945)) and not((ap_const_lv3_2 = and_ln_reg_1945)) and not((ap_const_lv3_4 = and_ln_reg_1945)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln56_reg_1961 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_17_fu_310 <= H_real_spl0_dout;
                CHANNEL_V_2_fu_374 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_32_fu_246 <= H_real_spl0_dout;
                CHANNEL_V_60_fu_438 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_0 = and_ln_reg_1945) and (trunc_ln56_1_reg_1957 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_18_fu_302 <= H_real_spl0_dout;
                CHANNEL_V_33_fu_238 <= H_real_spl0_dout;
                CHANNEL_V_3_fu_366 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_58_fu_430 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_0 = and_ln_reg_1945) and (trunc_ln56_1_reg_1957 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_19_fu_298 <= H_real_spl0_dout;
                CHANNEL_V_34_fu_234 <= H_real_spl0_dout;
                CHANNEL_V_4_fu_362 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_57_fu_426 <= H_imag_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_0 = and_ln_reg_1945) and (trunc_ln56_1_reg_1957 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_20_fu_294 <= H_real_spl0_dout;
                CHANNEL_V_35_fu_230 <= H_real_spl0_dout;
                CHANNEL_V_56_fu_422 <= H_imag_spl0_dout;
                CHANNEL_V_5_fu_358 <= CHANNEL_V_64_fu_969_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_0 = and_ln_reg_1945) and (trunc_ln56_1_reg_1957 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_21_fu_290 <= H_real_spl0_dout;
                CHANNEL_V_36_fu_226 <= H_real_spl0_dout;
                CHANNEL_V_55_fu_418 <= H_imag_spl0_dout;
                CHANNEL_V_6_fu_354 <= CHANNEL_V_64_fu_969_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_2 = and_ln_reg_1945) and (trunc_ln56_2_reg_1953 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_22_fu_286 <= H_real_spl0_dout;
                CHANNEL_V_37_fu_222 <= H_real_spl0_dout;
                CHANNEL_V_54_fu_414 <= H_imag_spl0_dout;
                CHANNEL_V_7_fu_350 <= CHANNEL_V_64_fu_969_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_2 = and_ln_reg_1945) and (trunc_ln56_2_reg_1953 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_23_fu_282 <= H_real_spl0_dout;
                CHANNEL_V_38_fu_218 <= H_real_spl0_dout;
                CHANNEL_V_53_fu_410 <= H_imag_spl0_dout;
                CHANNEL_V_8_fu_346 <= CHANNEL_V_64_fu_969_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv3_2 = and_ln_reg_1945) and (trunc_ln56_2_reg_1953 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_24_fu_278 <= H_real_spl0_dout;
                CHANNEL_V_39_fu_214 <= H_real_spl0_dout;
                CHANNEL_V_52_fu_406 <= H_imag_spl0_dout;
                CHANNEL_V_9_fu_342 <= CHANNEL_V_64_fu_969_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv3_0 = and_ln_reg_1945)) and not((ap_const_lv3_2 = and_ln_reg_1945)) and not((ap_const_lv3_4 = and_ln_reg_1945)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln56_reg_1961 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                CHANNEL_V_45_fu_370 <= CHANNEL_V_64_fu_969_p2;
                CHANNEL_V_59_fu_434 <= H_imag_spl0_dout;
                TEMP0_1_fu_306 <= H_real_spl0_dout;
                TEMP0_fu_242 <= H_real_spl0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_918_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    and_ln_reg_1945(2 downto 1) <= and_ln_fu_940_p3(2 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_918_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_0 = and_ln_fu_940_p3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln56_1_reg_1957 <= trunc_ln56_1_fu_956_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_918_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_2 = and_ln_fu_940_p3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln56_2_reg_1953 <= trunc_ln56_2_fu_952_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln53_fu_918_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv3_4 = and_ln_fu_940_p3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln56_3_reg_1949 <= trunc_ln56_3_fu_948_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv3_0 = and_ln_fu_940_p3)) and not((ap_const_lv3_2 = and_ln_fu_940_p3)) and not((ap_const_lv3_4 = and_ln_fu_940_p3)) and (icmp_ln53_fu_918_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln56_reg_1961 <= trunc_ln56_fu_960_p1;
            end if;
        end if;
    end process;
    and_ln_reg_1945(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    CHANNEL_V_10_out <= CHANNEL_V_10_fu_338;

    CHANNEL_V_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_10_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_11_out <= CHANNEL_V_11_fu_334;

    CHANNEL_V_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_11_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_12_out <= CHANNEL_V_12_fu_330;

    CHANNEL_V_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_12_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_13_out <= CHANNEL_V_13_fu_326;

    CHANNEL_V_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_13_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_14_out <= CHANNEL_V_14_fu_322;

    CHANNEL_V_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_14_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_15_out <= CHANNEL_V_15_fu_318;

    CHANNEL_V_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_15_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_16_out <= CHANNEL_V_16_fu_314;

    CHANNEL_V_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_16_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_17_out <= CHANNEL_V_17_fu_310;

    CHANNEL_V_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_17_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_18_out <= CHANNEL_V_18_fu_302;

    CHANNEL_V_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_18_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_19_out <= CHANNEL_V_19_fu_298;

    CHANNEL_V_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_19_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_1_out <= CHANNEL_V_1_fu_378;

    CHANNEL_V_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_1_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_20_out <= CHANNEL_V_20_fu_294;

    CHANNEL_V_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_20_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_21_out <= CHANNEL_V_21_fu_290;

    CHANNEL_V_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_21_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_22_out <= CHANNEL_V_22_fu_286;

    CHANNEL_V_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_22_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_23_out <= CHANNEL_V_23_fu_282;

    CHANNEL_V_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_23_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_24_out <= CHANNEL_V_24_fu_278;

    CHANNEL_V_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_24_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_25_out <= CHANNEL_V_25_fu_274;

    CHANNEL_V_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_25_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_26_out <= CHANNEL_V_26_fu_270;

    CHANNEL_V_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_26_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_27_out <= CHANNEL_V_27_fu_266;

    CHANNEL_V_27_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_27_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_28_out <= CHANNEL_V_28_fu_262;

    CHANNEL_V_28_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_28_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_29_out <= CHANNEL_V_29_fu_258;

    CHANNEL_V_29_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_29_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_2_out <= CHANNEL_V_2_fu_374;

    CHANNEL_V_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_2_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_30_out <= CHANNEL_V_30_fu_254;

    CHANNEL_V_30_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_30_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_31_out <= CHANNEL_V_31_fu_250;

    CHANNEL_V_31_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_31_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_32_out <= CHANNEL_V_32_fu_246;

    CHANNEL_V_32_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_32_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_32_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_33_out <= CHANNEL_V_33_fu_238;

    CHANNEL_V_33_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_33_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_34_out <= CHANNEL_V_34_fu_234;

    CHANNEL_V_34_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_34_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_34_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_35_out <= CHANNEL_V_35_fu_230;

    CHANNEL_V_35_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_35_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_35_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_36_out <= CHANNEL_V_36_fu_226;

    CHANNEL_V_36_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_36_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_36_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_37_out <= CHANNEL_V_37_fu_222;

    CHANNEL_V_37_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_37_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_37_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_38_out <= CHANNEL_V_38_fu_218;

    CHANNEL_V_38_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_38_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_38_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_39_out <= CHANNEL_V_39_fu_214;

    CHANNEL_V_39_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_39_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_39_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_3_out <= CHANNEL_V_3_fu_366;

    CHANNEL_V_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_3_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_40_out <= CHANNEL_V_40_fu_210;

    CHANNEL_V_40_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_40_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_40_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_41_out <= CHANNEL_V_41_fu_206;

    CHANNEL_V_41_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_41_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_41_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_42_out <= CHANNEL_V_42_fu_202;

    CHANNEL_V_42_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_42_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_42_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_43_out <= CHANNEL_V_43_fu_198;

    CHANNEL_V_43_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_43_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_43_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_44_out <= CHANNEL_V_44_fu_194;

    CHANNEL_V_44_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_44_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_44_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_4_out <= CHANNEL_V_4_fu_362;

    CHANNEL_V_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_4_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_5_out <= CHANNEL_V_5_fu_358;

    CHANNEL_V_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_5_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_64_fu_969_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(H_imag_spl0_dout));
    CHANNEL_V_6_out <= CHANNEL_V_6_fu_354;

    CHANNEL_V_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_6_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_7_out <= CHANNEL_V_7_fu_350;

    CHANNEL_V_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_7_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_8_out <= CHANNEL_V_8_fu_346;

    CHANNEL_V_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_8_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_9_out <= CHANNEL_V_9_fu_342;

    CHANNEL_V_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_9_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    CHANNEL_V_out <= CHANNEL_V_fu_382;

    CHANNEL_V_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            CHANNEL_V_out_ap_vld <= ap_const_logic_1;
        else 
            CHANNEL_V_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    H_imag_spl0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, H_imag_spl0_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            H_imag_spl0_blk_n <= H_imag_spl0_empty_n;
        else 
            H_imag_spl0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    H_imag_spl0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            H_imag_spl0_read <= ap_const_logic_1;
        else 
            H_imag_spl0_read <= ap_const_logic_0;
        end if; 
    end process;


    H_real_spl0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, H_real_spl0_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            H_real_spl0_blk_n <= H_real_spl0_empty_n;
        else 
            H_real_spl0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    H_real_spl0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            H_real_spl0_read <= ap_const_logic_1;
        else 
            H_real_spl0_read <= ap_const_logic_0;
        end if; 
    end process;

    and_ln_fu_940_p3 <= (tmp_fu_930_p4 & ap_const_lv1_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, H_real_spl0_empty_n, H_imag_spl0_empty_n)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = H_imag_spl0_empty_n) or (ap_const_logic_0 = H_real_spl0_empty_n)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, H_real_spl0_empty_n, H_imag_spl0_empty_n)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = H_imag_spl0_empty_n) or (ap_const_logic_0 = H_real_spl0_empty_n)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, H_real_spl0_empty_n, H_imag_spl0_empty_n)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = H_imag_spl0_empty_n) or (ap_const_logic_0 = H_real_spl0_empty_n)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(H_real_spl0_empty_n, H_imag_spl0_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_const_logic_0 = H_imag_spl0_empty_n) or (ap_const_logic_0 = H_real_spl0_empty_n));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln53_fu_918_p2)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_190, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_9 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_9 <= i_fu_190;
        end if; 
    end process;

    conv_i_i_i35287_i_out <= CHANNEL_V_45_fu_370;

    conv_i_i_i35287_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_i_i_i35287_i_out_ap_vld <= ap_const_logic_1;
        else 
            conv_i_i_i35287_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    i_10_fu_924_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_9) + unsigned(ap_const_lv5_1));
    icmp_ln53_fu_918_p2 <= "1" when (ap_sig_allocacmp_i_9 = ap_const_lv5_10) else "0";
    p_0_0_079191_i_out <= TEMP0_fu_242;

    p_0_0_079191_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_079191_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_079191_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_079239_i_out <= TEMP0_1_fu_306;

    p_0_0_079239_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_079239_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_079239_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080299_i_out <= CHANNEL_V_47_fu_386;

    p_0_0_080299_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080299_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080299_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080302_i_out <= CHANNEL_V_48_fu_390;

    p_0_0_080302_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080302_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080302_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080305_i_out <= CHANNEL_V_49_fu_394;

    p_0_0_080305_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080305_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080305_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080308_i_out <= CHANNEL_V_50_fu_398;

    p_0_0_080308_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080308_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080308_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080311_i_out <= CHANNEL_V_51_fu_402;

    p_0_0_080311_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080311_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080311_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080314_i_out <= CHANNEL_V_52_fu_406;

    p_0_0_080314_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080314_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080314_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080317_i_out <= CHANNEL_V_53_fu_410;

    p_0_0_080317_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080317_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080317_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080320_i_out <= CHANNEL_V_54_fu_414;

    p_0_0_080320_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080320_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080320_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080321_i_out <= CHANNEL_V_55_fu_418;

    p_0_0_080321_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080321_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080321_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080324_i_out <= CHANNEL_V_56_fu_422;

    p_0_0_080324_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080324_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080324_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080327_i_out <= CHANNEL_V_57_fu_426;

    p_0_0_080327_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080327_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080327_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080330_i_out <= CHANNEL_V_58_fu_430;

    p_0_0_080330_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080330_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080330_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080335_i_out <= CHANNEL_V_59_fu_434;

    p_0_0_080335_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080335_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080335_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080338_i_out <= CHANNEL_V_60_fu_438;

    p_0_0_080338_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080338_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080338_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080341_i_out <= CHANNEL_V_61_fu_442;

    p_0_0_080341_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080341_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080341_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_080344_i_out <= CHANNEL_V_62_fu_446;

    p_0_0_080344_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln53_fu_918_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln53_fu_918_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_0_0_080344_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_080344_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_930_p4 <= ap_sig_allocacmp_i_9(3 downto 2);
    trunc_ln56_1_fu_956_p1 <= ap_sig_allocacmp_i_9(2 - 1 downto 0);
    trunc_ln56_2_fu_952_p1 <= ap_sig_allocacmp_i_9(2 - 1 downto 0);
    trunc_ln56_3_fu_948_p1 <= ap_sig_allocacmp_i_9(2 - 1 downto 0);
    trunc_ln56_fu_960_p1 <= ap_sig_allocacmp_i_9(2 - 1 downto 0);
end behav;
