A51 MACRO ASSEMBLER  OPTIONS_SN8F5702                                                     10/25/2018 14:29:19 PAGE     1


MACRO ASSEMBLER A51 V8.02c
OBJECT MODULE PLACED IN .\Objects\OPTIONS_SN8F5702.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE OPTIONS_SN8F5702.A51 SET(SMALL) DEBUG PRINT(.\Listings\OPTIONS_SN8F5702
                      .lst) OBJECT(.\Objects\OPTIONS_SN8F5702.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 
                       2     ;------------------------------------------------------------------------------
                       3     ;
                       4     ;  Copyright (c) 2015 SONiX Technology Co., Ltd.
                       5     ;  Version 2.0 - SN8F5702, SN8F57021, SN8F57022, SN8F57023, SN8F57024
                       6     ;        Version 2.1 - Add code option address for MP5
                       7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                       8     ;------------------------------------------------------------------------------
                       9     ;
                      10     ;  This preference, such as watchdog, external reset pin, and clock source, is preloaded 
                      11     ;  during the microcontroller's power-on. It is strongly recommanded to use configuration 
                      12     ;  wizard to set these parameters up appropriately.
                      13     ;
                      14     ;------------------------------------------------------------------------------
  1000                15     ROM_SIZE                EQU             0x1000
                      16     ;
                      17     ;   <o> Program Memory Security <0x01=> Disable <0x00=> Enable
  0001                18         SECURITY_SET    EQU     0x01                ;       {0x0FFF}
                      19     ;   <i> The debug interface cannot read program memory if this security option is enable.
                      20     ;   <i> Erase Full Chip can be proformmed to erase original code/data and unlock security.
                      21     ;
                      22     ;   <o.1..3> CPU Clock Source <0x07=> IHRC 32 MHz
  000E                23         CLOCKSRC_SET    EQU     0x0E                ;       {0x0FFF}
                      24     ;   <i> IHRC 32 MHz: on-chip internal clock with or without Timer 0 real time clock.
                      25     ;
                      26     ;   <h> Reset Sources
                      27     ;       <o.1..2> VDD Voltage (Low Voltage Detection) <0x00=> LVD_Max <0x01=> LVD_H <0x02=> 
                             LVD_M <0x03=> LVD_L
  0006                28             LVDMODE_SET     EQU     0x06    ;       {0x0FFC}
                      29     ;       <i> LVD_Max: 3.3 V or below triggers reset.
                      30     ;       <i> LVD_H: 2.4 V or below triggers reset with LVD33 indicator.
                      31     ;       <i> LVD_M: 1.8 V or below triggers reset with LVD24 indicator.
                      32     ;       <i> LVD_L: 1.8 V or below triggers reset.
                      33     ;
                      34     ;       <o.4..5> External Reset / GPIO Shared Pin <0x00=> Reset with De-bounce <0x02=> Rese
                             t without De-bounce <0x03=> GPIO
  0030                35             RESETPIN_SET    EQU     0x30    ;       {0x0FFC}
                      36     ;       <i> Reset with De-bounce: Triggers reset if this pin is pulled low over 4 ms.
                      37     ;       <i> Reset without De-bounce: Triggers reset immediately if this pin is pulled low.
                      38     ;       <i> GPIO: The shared pin is reserved for general purpose input/output.
                      39     ;       <i> The de-bounce period is based on Internal Low R-C Clock which has a gentle inac
                             curacy.
                      40     ;
                      41     ;       <o.4..7> Watchdog Reset <0x00=> Always <0x05=> Enable <0x0A=> Disable
  0050                42             WATCHDOG_SET    EQU     0x50    ;       {0x0FFF}
                      43     ;       <i> Always: Trun on watchdog function including Normal, IDLE, and SLEEP mode.
                      44     ;       <i> Enable: Turn on watchdog function only in Normal mode.
                      45     ;       <i> Disable: Turn off watchdog function.
                      46     ;
                      47     ;       <o.6..7> Watchdog Overflow Period <0x00=> 64 ms <0x01=> 128 ms <0x02=> 256 ms <0x03
                             => 512 ms
  00C0                48             WATCHCLK_SET    EQU     0xC0    ;       {0x0FFC}
                      49     ;       <i> The watchdog overflow period is based on Internal Low R-C Clock which has a gen
                             tle inaccuracy.
                      50     ;   </h>
                      51     
                      52     
A51 MACRO ASSEMBLER  OPTIONS_SN8F5702                                                     10/25/2018 14:29:19 PAGE     2

----                  53         CSEG    AT      0x0FF6
0FF6 FF               54         DB      0xFF
0FF7 FF               55         DB      0xFF
0FF8 FF               56         DB      0xFF
0FF9 FF               57         DB      0xFF
0FFA FF               58         DB      0xFF
0FFB FF               59         DB      0xFF
0FFC F6               60         DB      WATCHCLK_SET + RESETPIN_SET + LVDMODE_SET
0FFD 5A               61         DB      0x5A
0FFE A5               62         DB      0xA5
0FFF 5F               63         DB      WATCHDOG_SET + CLOCKSRC_SET + SECURITY_SET
                      64         END
A51 MACRO ASSEMBLER  OPTIONS_SN8F5702                                                     10/25/2018 14:29:19 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

CLOCKSRC_SET . . .  N NUMB   000EH   A   
LVDMODE_SET. . . .  N NUMB   0006H   A   
RESETPIN_SET . . .  N NUMB   0030H   A   
ROM_SIZE . . . . .  N NUMB   1000H   A   
SECURITY_SET . . .  N NUMB   0001H   A   
WATCHCLK_SET . . .  N NUMB   00C0H   A   
WATCHDOG_SET . . .  N NUMB   0050H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
