# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1201.srcs/sources_1/new/ADDER.vhd" \
"../../../../project_1201.srcs/sources_1/new/EIGHTBIT_ADDER.vhd" \
"../../../../project_1201.srcs/sim_1/new/TB1.vhd" \

# Do not sort compile order
nosort
