<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683638539985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683638539985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  9 07:22:19 2023 " "Processing started: Tue May  9 07:22:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683638539985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638539985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048_Game -c 2048_Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638539985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683638540762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683638540763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaygrid.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaygrid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaygrid " "Found entity 1: displaygrid" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551373 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga.sv " "Can't analyze file -- file vga.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683638551380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/button.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.sv 1 1 " "Found 1 design units, including 1 entities, in source file rng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551420 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "displaytile.sv(37) " "Verilog HDL information at displaytile.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683638551436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytile.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaytile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaytile " "Found entity 1: displaytile" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamestate.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamestate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamestate " "Found entity 1: gamestate" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayconverter " "Found entity 1: displayconverter" {  } { { "displayconverter.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displayconverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game.sv(153) " "Verilog HDL information at Game.sv(153): always construct contains both blocking and non-blocking assignments" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683638551463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST rst Game.sv(5) " "Verilog HDL Declaration information at Game.sv(5): object \"RST\" differs only in case from object \"rst\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683638551464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_RIGHT btn_right Game.sv(6) " "Verilog HDL Declaration information at Game.sv(6): object \"BTN_RIGHT\" differs only in case from object \"btn_right\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683638551464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_LEFT btn_left Game.sv(7) " "Verilog HDL Declaration information at Game.sv(7): object \"BTN_LEFT\" differs only in case from object \"btn_left\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683638551464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_TOP btn_top Game.sv(8) " "Verilog HDL Declaration information at Game.sv(8): object \"BTN_TOP\" differs only in case from object \"btn_top\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683638551464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_BOT btn_bot Game.sv(9) " "Verilog HDL Declaration information at Game.sv(9): object \"BTN_BOT\" differs only in case from object \"btn_bot\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683638551464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 1 1 " "Found 1 design units, including 1 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaydigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaydigit " "Found entity 1: displaydigit" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551494 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_game_over.sv(16) " "Verilog HDL information at display_game_over.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "display_game_over.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683638551511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_game_over.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_game_over.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_game_over " "Found entity 1: display_game_over" {  } { { "display_game_over.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551512 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_game_completed.sv(16) " "Verilog HDL information at display_game_completed.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "display_game_completed.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_completed.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683638551527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_game_completed.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_game_completed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_game_completed " "Found entity 1: display_game_completed" {  } { { "display_game_completed.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_completed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638551541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551541 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(11) " "Verilog HDL Parameter Declaration warning at displaytile.sv(11): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(12) " "Verilog HDL Parameter Declaration warning at displaytile.sv(12): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(14) " "Verilog HDL Parameter Declaration warning at displaytile.sv(14): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(15) " "Verilog HDL Parameter Declaration warning at displaytile.sv(15): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(17) " "Verilog HDL Parameter Declaration warning at displaytile.sv(17): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(18) " "Verilog HDL Parameter Declaration warning at displaytile.sv(18): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(19) " "Verilog HDL Parameter Declaration warning at displaytile.sv(19): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(20) " "Verilog HDL Parameter Declaration warning at displaytile.sv(20): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(21) " "Verilog HDL Parameter Declaration warning at displaytile.sv(21): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(25) " "Verilog HDL Parameter Declaration warning at displaytile.sv(25): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(26) " "Verilog HDL Parameter Declaration warning at displaytile.sv(26): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(18) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(18): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(19) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(19): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(20) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(20): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(21) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(21): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(22) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(22): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(23) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(23): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683638551549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683638551850 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger Game.sv(35) " "Verilog HDL or VHDL warning at Game.sv(35): object \"trigger\" assigned a value but never read" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683638551902 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(52) " "Verilog HDL assignment warning at Game.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551902 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(53) " "Verilog HDL assignment warning at Game.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551902 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(54) " "Verilog HDL assignment warning at Game.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551902 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(55) " "Verilog HDL assignment warning at Game.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551902 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fsm_reset Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"fsm_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638551902 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638551902 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_over_aux Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"game_over_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638551902 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_completed_aux Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"game_completed_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "use_win_goal Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"use_win_goal\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move_en Game.sv(153) " "Verilog HDL Always Construct warning at Game.sv(153): inferring latch(es) for variable \"move_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_en Game.sv(153) " "Inferred latch for \"move_en\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[0\] Game.sv(153) " "Inferred latch for \"use_win_goal\[0\]\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[1\] Game.sv(153) " "Inferred latch for \"use_win_goal\[1\]\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[2\] Game.sv(153) " "Inferred latch for \"use_win_goal\[2\]\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[3\] Game.sv(153) " "Inferred latch for \"use_win_goal\[3\]\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_completed_aux Game.sv(153) " "Inferred latch for \"game_completed_aux\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_aux Game.sv(153) " "Inferred latch for \"game_over_aux\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CONTINUE Game.sv(153) " "Inferred latch for \"next_state.CONTINUE\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Game.sv(153) " "Inferred latch for \"next_state.MOVE\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WIN Game.sv(153) " "Inferred latch for \"next_state.WIN\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LOSE Game.sv(153) " "Inferred latch for \"next_state.LOSE\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_reset Game.sv(153) " "Inferred latch for \"fsm_reset\" at Game.sv(153)" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638551903 "|Game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:b_rst " "Elaborating entity \"button\" for hierarchy \"button:b_rst\"" {  } { { "Game.sv" "b_rst" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638551905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement:register_movement " "Elaborating entity \"movement\" for hierarchy \"movement:register_movement\"" {  } { { "Game.sv" "register_movement" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638551923 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i movement.sv(19) " "Verilog HDL Always Construct warning at movement.sv(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "movement.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/movement.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638551946 "|Game|movement:register_movement"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tilevals " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tilevals\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683638551946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:random_number " "Elaborating entity \"rng\" for hierarchy \"rng:random_number\"" {  } { { "Game.sv" "random_number" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638551947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rng.sv(60) " "Verilog HDL assignment warning at rng.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "rng.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551964 "|Game|rng:random_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rng.sv(61) " "Verilog HDL assignment warning at rng.sv(61): truncated value with size 32 to match size of target (8)" {  } { { "rng.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551964 "|Game|rng:random_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rng.sv(66) " "Verilog HDL assignment warning at rng.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "rng.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551964 "|Game|rng:random_number"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayconverter displayconverter:converter1 " "Elaborating entity \"displayconverter\" for hierarchy \"displayconverter:converter1\"" {  } { { "Game.sv" "converter1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638551965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:controller_vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:controller_vga\"" {  } { { "Game.sv" "controller_vga" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638551977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(29) " "Verilog HDL assignment warning at vga_controller.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551985 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(39) " "Verilog HDL assignment warning at vga_controller.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551985 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(48) " "Verilog HDL assignment warning at vga_controller.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551985 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(49) " "Verilog HDL assignment warning at vga_controller.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638551985 "|Game|vga_controller:controller_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga_controller:controller_vga\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\"" {  } { { "vga_controller.sv" "vgapll" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638551986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638551999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552052 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683638552063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638552063 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683638552063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_game_completed vga_controller:controller_vga\|display_game_completed:display_completed " "Elaborating entity \"display_game_completed\" for hierarchy \"vga_controller:controller_vga\|display_game_completed:display_completed\"" {  } { { "vga_controller.sv" "display_completed" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_game_over vga_controller:controller_vga\|display_game_over:display_over " "Elaborating entity \"display_game_over\" for hierarchy \"vga_controller:controller_vga\|display_game_over:display_over\"" {  } { { "vga_controller.sv" "display_over" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaygrid vga_controller:controller_vga\|displaygrid:display_grid " "Elaborating entity \"displaygrid\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\"" {  } { { "vga_controller.sv" "display_grid" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552099 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_red displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552116 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_blue displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552116 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_green displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552116 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[0\] displaygrid.sv(84) " "Inferred latch for \"r_green\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552116 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[1\] displaygrid.sv(84) " "Inferred latch for \"r_green\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552116 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[2\] displaygrid.sv(84) " "Inferred latch for \"r_green\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552116 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[3\] displaygrid.sv(84) " "Inferred latch for \"r_green\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[4\] displaygrid.sv(84) " "Inferred latch for \"r_green\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[5\] displaygrid.sv(84) " "Inferred latch for \"r_green\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[6\] displaygrid.sv(84) " "Inferred latch for \"r_green\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[7\] displaygrid.sv(84) " "Inferred latch for \"r_green\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[0\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[1\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[2\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[3\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[4\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[5\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[6\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[7\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[0\] displaygrid.sv(84) " "Inferred latch for \"r_red\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[1\] displaygrid.sv(84) " "Inferred latch for \"r_red\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[2\] displaygrid.sv(84) " "Inferred latch for \"r_red\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[3\] displaygrid.sv(84) " "Inferred latch for \"r_red\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[4\] displaygrid.sv(84) " "Inferred latch for \"r_red\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[5\] displaygrid.sv(84) " "Inferred latch for \"r_red\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[6\] displaygrid.sv(84) " "Inferred latch for \"r_red\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[7\] displaygrid.sv(84) " "Inferred latch for \"r_red\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552117 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\"" {  } { { "displaygrid.sv" "t0" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552118 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552127 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552128 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\"" {  } { { "displaygrid.sv" "t1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552172 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552189 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552190 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552190 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552190 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552190 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552190 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\"" {  } { { "displaygrid.sv" "t2" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552227 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552241 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552242 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\"" {  } { { "displaygrid.sv" "t3" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552280 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552297 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552298 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\"" {  } { { "displaygrid.sv" "t4" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552345 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552364 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552365 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\"" {  } { { "displaygrid.sv" "t5" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552450 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552467 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552468 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\"" {  } { { "displaygrid.sv" "t6" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552503 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552519 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552519 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552520 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\"" {  } { { "displaygrid.sv" "t7" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552550 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552564 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\"" {  } { { "displaygrid.sv" "t8" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552614 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552629 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552629 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552629 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552629 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552630 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\"" {  } { { "displaygrid.sv" "t9" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552667 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552682 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552683 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552684 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552684 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552684 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552684 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552684 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\"" {  } { { "displaygrid.sv" "t10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552733 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552748 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552750 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552750 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552750 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552750 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\"" {  } { { "displaygrid.sv" "t11" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552783 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552798 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552798 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552799 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552800 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552800 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552800 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552800 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\"" {  } { { "displaygrid.sv" "t12" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552844 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552855 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552856 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552857 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\"" {  } { { "displaygrid.sv" "t13" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552890 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552902 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552903 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\"" {  } { { "displaygrid.sv" "t14" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552947 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552963 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552963 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552964 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638552997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\"" {  } { { "displaygrid.sv" "t15" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638553008 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638553025 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638553025 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638553025 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553025 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553025 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553025 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553026 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553027 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553027 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638553027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638553040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638553055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638553066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamestate gamestate:game_state " "Elaborating entity \"gamestate\" for hierarchy \"gamestate:game_state\"" {  } { { "Game.sv" "game_state" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638553079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gamestate.sv(54) " "Verilog HDL assignment warning at gamestate.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_complete gamestate.sv(36) " "Verilog HDL Always Construct warning at gamestate.sv(36): inferring latch(es) for variable \"game_complete\", which holds its previous value in one or more paths through the always construct" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score gamestate.sv(36) " "Verilog HDL Always Construct warning at gamestate.sv(36): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] gamestate.sv(52) " "Inferred latch for \"score\[0\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[1\] gamestate.sv(52) " "Inferred latch for \"score\[1\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[2\] gamestate.sv(52) " "Inferred latch for \"score\[2\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[3\] gamestate.sv(52) " "Inferred latch for \"score\[3\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[4\] gamestate.sv(52) " "Inferred latch for \"score\[4\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[5\] gamestate.sv(52) " "Inferred latch for \"score\[5\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[6\] gamestate.sv(52) " "Inferred latch for \"score\[6\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[7\] gamestate.sv(52) " "Inferred latch for \"score\[7\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[8\] gamestate.sv(52) " "Inferred latch for \"score\[8\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[9\] gamestate.sv(52) " "Inferred latch for \"score\[9\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[10\] gamestate.sv(52) " "Inferred latch for \"score\[10\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[11\] gamestate.sv(52) " "Inferred latch for \"score\[11\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553090 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[12\] gamestate.sv(52) " "Inferred latch for \"score\[12\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553091 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[13\] gamestate.sv(52) " "Inferred latch for \"score\[13\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553091 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[14\] gamestate.sv(52) " "Inferred latch for \"score\[14\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553091 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[15\] gamestate.sv(52) " "Inferred latch for \"score\[15\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553091 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_complete gamestate.sv(36) " "Inferred latch for \"game_complete\" at gamestate.sv(36)" {  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638553091 "|Game|gamestate:game_state"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Game.sv" "Mod0" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683638559226 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Game.sv" "Mod1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683638559226 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Game.sv" "Div0" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683638559226 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Game.sv" "Mod2" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683638559226 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Game.sv" "Div1" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683638559226 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "Game.sv" "Mod3" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683638559226 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Game.sv" "Div2" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683638559226 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683638559226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638559316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559317 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683638559317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638559518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559518 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683638559518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_q3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638559677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559678 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683638559678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638559830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638559830 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683638559830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638559963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638559963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638560000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560000 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683638560000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638560189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560190 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683638560190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_85m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_s2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638560333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638560333 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683638560333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683638560444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638560444 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[2\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[2\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638561056 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683638561056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561065 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_over_aux " "Latch game_over_aux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.LOSE " "Ports D and ENA on the latch are fed by the same signal state.LOSE" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561065 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_completed_aux " "Latch game_completed_aux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.WIN " "Ports D and ENA on the latch are fed by the same signal state.WIN" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561065 ""}  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561065 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561065 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561065 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gamestate:game_state\|game_complete " "Latch gamestate:game_state\|game_complete has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA use_win_goal\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal use_win_goal\[0\]\$latch" {  } { { "Game.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 153 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "gamestate.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561066 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561067 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561068 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561068 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561068 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683638561068 ""}  } { { "displaytile.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683638561068 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683638564303 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683638564303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683638564696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683638572455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.map.smsg " "Generated suppressed messages file C:/Users/Ignac/OneDrive/Documentos/Git/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638573552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683638574587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683638574587 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683638574780 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683638574780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3460 " "Implemented 3460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683638574961 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683638574961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3386 " "Implemented 3386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683638574961 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683638574961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683638574961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683638575040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  9 07:22:55 2023 " "Processing ended: Tue May  9 07:22:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683638575040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683638575040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683638575040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683638575040 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683592316088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683592316089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 18:31:56 2023 " "Processing started: Mon May  8 18:31:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683592316089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592316089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048_Game -c 2048_Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048_Game -c 2048_Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592316089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683592316493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683592316493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaygrid.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaygrid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaygrid " "Found entity 1: displaygrid" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322504 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga.sv " "Can't analyze file -- file vga.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683592322506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/button.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "movement.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.sv 1 1 " "Found 1 design units, including 1 entities, in source file rng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "displaytile.sv(37) " "Verilog HDL information at displaytile.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683592322512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytile.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaytile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaytile " "Found entity 1: displaytile" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamestate.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamestate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamestate " "Found entity 1: gamestate" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayconverter " "Found entity 1: displayconverter" {  } { { "displayconverter.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displayconverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game.sv(154) " "Verilog HDL information at Game.sv(154): always construct contains both blocking and non-blocking assignments" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683592322516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST rst Game.sv(5) " "Verilog HDL Declaration information at Game.sv(5): object \"RST\" differs only in case from object \"rst\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683592322517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_RIGHT btn_right Game.sv(6) " "Verilog HDL Declaration information at Game.sv(6): object \"BTN_RIGHT\" differs only in case from object \"btn_right\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683592322517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_LEFT btn_left Game.sv(7) " "Verilog HDL Declaration information at Game.sv(7): object \"BTN_LEFT\" differs only in case from object \"btn_left\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683592322517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_TOP btn_top Game.sv(8) " "Verilog HDL Declaration information at Game.sv(8): object \"BTN_TOP\" differs only in case from object \"btn_top\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683592322517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_BOT btn_bot Game.sv(9) " "Verilog HDL Declaration information at Game.sv(9): object \"BTN_BOT\" differs only in case from object \"btn_bot\" in the same scope" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683592322517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 1 1 " "Found 1 design units, including 1 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaydigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaydigit " "Found entity 1: displaydigit" {  } { { "displaydigit.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_game_over.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_game_over.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_game_over " "Found entity 1: display_game_over" {  } { { "display_game_over.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_game_completed.sv(16) " "Verilog HDL information at display_game_completed.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "display_game_completed.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_completed.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683592322525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_game_completed.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_game_completed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_game_completed " "Found entity 1: display_game_completed" {  } { { "display_game_completed.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_completed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game_TB " "Found entity 1: Game_TB" {  } { { "Game_TB.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592322529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322529 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(11) " "Verilog HDL Parameter Declaration warning at displaytile.sv(11): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(12) " "Verilog HDL Parameter Declaration warning at displaytile.sv(12): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(14) " "Verilog HDL Parameter Declaration warning at displaytile.sv(14): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(15) " "Verilog HDL Parameter Declaration warning at displaytile.sv(15): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(17) " "Verilog HDL Parameter Declaration warning at displaytile.sv(17): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(18) " "Verilog HDL Parameter Declaration warning at displaytile.sv(18): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(19) " "Verilog HDL Parameter Declaration warning at displaytile.sv(19): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(20) " "Verilog HDL Parameter Declaration warning at displaytile.sv(20): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(21) " "Verilog HDL Parameter Declaration warning at displaytile.sv(21): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(25) " "Verilog HDL Parameter Declaration warning at displaytile.sv(25): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaytile displaytile.sv(26) " "Verilog HDL Parameter Declaration warning at displaytile.sv(26): Parameter Declaration in module \"displaytile\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322532 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(18) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(18): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322533 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(19) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(19): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322533 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(20) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(20): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322533 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(21) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(21): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322533 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(22) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(22): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322533 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "displaydigit displaydigit.sv(23) " "Verilog HDL Parameter Declaration warning at displaydigit.sv(23): Parameter Declaration in module \"displaydigit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "displaydigit.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaydigit.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683592322533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683592322609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger Game.sv(36) " "Verilog HDL or VHDL warning at Game.sv(36): object \"trigger\" assigned a value but never read" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(53) " "Verilog HDL assignment warning at Game.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(54) " "Verilog HDL assignment warning at Game.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(55) " "Verilog HDL assignment warning at Game.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game.sv(56) " "Verilog HDL assignment warning at Game.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fsm_reset Game.sv(154) " "Verilog HDL Always Construct warning at Game.sv(154): inferring latch(es) for variable \"fsm_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Game.sv(154) " "Verilog HDL Always Construct warning at Game.sv(154): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_over_aux Game.sv(154) " "Verilog HDL Always Construct warning at Game.sv(154): inferring latch(es) for variable \"game_over_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_completed_aux Game.sv(154) " "Verilog HDL Always Construct warning at Game.sv(154): inferring latch(es) for variable \"game_completed_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322610 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "use_win_goal Game.sv(154) " "Verilog HDL Always Construct warning at Game.sv(154): inferring latch(es) for variable \"use_win_goal\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move_en Game.sv(154) " "Verilog HDL Always Construct warning at Game.sv(154): inferring latch(es) for variable \"move_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_en Game.sv(154) " "Inferred latch for \"move_en\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[0\] Game.sv(154) " "Inferred latch for \"use_win_goal\[0\]\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[1\] Game.sv(154) " "Inferred latch for \"use_win_goal\[1\]\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[2\] Game.sv(154) " "Inferred latch for \"use_win_goal\[2\]\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_win_goal\[3\] Game.sv(154) " "Inferred latch for \"use_win_goal\[3\]\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_completed_aux Game.sv(154) " "Inferred latch for \"game_completed_aux\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_aux Game.sv(154) " "Inferred latch for \"game_over_aux\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CONTINUE Game.sv(154) " "Inferred latch for \"next_state.CONTINUE\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Game.sv(154) " "Inferred latch for \"next_state.MOVE\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WIN Game.sv(154) " "Inferred latch for \"next_state.WIN\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LOSE Game.sv(154) " "Inferred latch for \"next_state.LOSE\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_reset Game.sv(154) " "Inferred latch for \"fsm_reset\" at Game.sv(154)" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 "|Game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:b_rst " "Elaborating entity \"button\" for hierarchy \"button:b_rst\"" {  } { { "Game.sv" "b_rst" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement:register_movement " "Elaborating entity \"movement\" for hierarchy \"movement:register_movement\"" {  } { { "Game.sv" "register_movement" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322613 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i movement.sv(19) " "Verilog HDL Always Construct warning at movement.sv(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "movement.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/movement.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322615 "|Game|movement:register_movement"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tilevals " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tilevals\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683592322615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:random_number " "Elaborating entity \"rng\" for hierarchy \"rng:random_number\"" {  } { { "Game.sv" "random_number" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rng.sv(60) " "Verilog HDL assignment warning at rng.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "rng.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322617 "|Game|rng:random_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rng.sv(61) " "Verilog HDL assignment warning at rng.sv(61): truncated value with size 32 to match size of target (8)" {  } { { "rng.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322617 "|Game|rng:random_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rng.sv(66) " "Verilog HDL assignment warning at rng.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "rng.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/rng.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322617 "|Game|rng:random_number"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayconverter displayconverter:converter1 " "Elaborating entity \"displayconverter\" for hierarchy \"displayconverter:converter1\"" {  } { { "Game.sv" "converter1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:controller_vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:controller_vga\"" {  } { { "Game.sv" "controller_vga" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(29) " "Verilog HDL assignment warning at vga_controller.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322620 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(39) " "Verilog HDL assignment warning at vga_controller.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322620 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(48) " "Verilog HDL assignment warning at vga_controller.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322620 "|Game|vga_controller:controller_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.sv(49) " "Verilog HDL assignment warning at vga_controller.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322620 "|Game|vga_controller:controller_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga_controller:controller_vga\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\"" {  } { { "vga_controller.sv" "vgapll" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322651 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683592322653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592322654 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683592322654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_game_completed vga_controller:controller_vga\|display_game_completed:display_completed " "Elaborating entity \"display_game_completed\" for hierarchy \"vga_controller:controller_vga\|display_game_completed:display_completed\"" {  } { { "vga_controller.sv" "display_completed" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_game_over vga_controller:controller_vga\|display_game_over:display_over " "Elaborating entity \"display_game_over\" for hierarchy \"vga_controller:controller_vga\|display_game_over:display_over\"" {  } { { "vga_controller.sv" "display_over" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322657 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_red display_game_over.sv(4) " "Output port \"r_red\" at display_game_over.sv(4) has no driver" {  } { { "display_game_over.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683592322657 "|Game|vga_controller:controller_vga|display_game_over:display_over"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_green display_game_over.sv(5) " "Output port \"r_green\" at display_game_over.sv(5) has no driver" {  } { { "display_game_over.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683592322657 "|Game|vga_controller:controller_vga|display_game_over:display_over"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_blue display_game_over.sv(7) " "Output port \"r_blue\" at display_game_over.sv(7) has no driver" {  } { { "display_game_over.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/display_game_over.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683592322657 "|Game|vga_controller:controller_vga|display_game_over:display_over"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaygrid vga_controller:controller_vga\|displaygrid:display_grid " "Elaborating entity \"displaygrid\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\"" {  } { { "vga_controller.sv" "display_grid" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322658 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_red displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_red\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_blue displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_blue\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_green displaygrid.sv(24) " "Verilog HDL Always Construct warning at displaygrid.sv(24): inferring latch(es) for variable \"r_green\", which holds its previous value in one or more paths through the always construct" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[0\] displaygrid.sv(84) " "Inferred latch for \"r_green\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[1\] displaygrid.sv(84) " "Inferred latch for \"r_green\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[2\] displaygrid.sv(84) " "Inferred latch for \"r_green\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[3\] displaygrid.sv(84) " "Inferred latch for \"r_green\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[4\] displaygrid.sv(84) " "Inferred latch for \"r_green\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[5\] displaygrid.sv(84) " "Inferred latch for \"r_green\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[6\] displaygrid.sv(84) " "Inferred latch for \"r_green\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_green\[7\] displaygrid.sv(84) " "Inferred latch for \"r_green\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[0\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[1\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[2\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[3\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[4\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[5\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[6\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_blue\[7\] displaygrid.sv(84) " "Inferred latch for \"r_blue\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[0\] displaygrid.sv(84) " "Inferred latch for \"r_red\[0\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[1\] displaygrid.sv(84) " "Inferred latch for \"r_red\[1\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[2\] displaygrid.sv(84) " "Inferred latch for \"r_red\[2\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[3\] displaygrid.sv(84) " "Inferred latch for \"r_red\[3\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[4\] displaygrid.sv(84) " "Inferred latch for \"r_red\[4\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[5\] displaygrid.sv(84) " "Inferred latch for \"r_red\[5\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[6\] displaygrid.sv(84) " "Inferred latch for \"r_red\[6\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_red\[7\] displaygrid.sv(84) " "Inferred latch for \"r_red\[7\]\" at displaygrid.sv(84)" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322660 "|Game|vga_controller:controller_vga|displaygrid:display_grid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\"" {  } { { "displaygrid.sv" "t0" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322661 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322662 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\"" {  } { { "displaygrid.sv" "t1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322667 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322668 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322669 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322669 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\"" {  } { { "displaygrid.sv" "t2" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322673 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322674 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322675 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322675 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322675 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322675 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\"" {  } { { "displaygrid.sv" "t3" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322679 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322680 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\"" {  } { { "displaygrid.sv" "t4" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322686 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322687 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\"" {  } { { "displaygrid.sv" "t5" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322692 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\"" {  } { { "displaygrid.sv" "t6" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322699 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\"" {  } { { "displaygrid.sv" "t7" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322707 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322708 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\"" {  } { { "displaygrid.sv" "t8" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322714 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\"" {  } { { "displaygrid.sv" "t9" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322722 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\"" {  } { { "displaygrid.sv" "t10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322731 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322732 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322733 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\"" {  } { { "displaygrid.sv" "t11" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322739 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322740 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\"" {  } { { "displaygrid.sv" "t12" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322748 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322749 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322750 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\"" {  } { { "displaygrid.sv" "t13" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322757 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322758 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\"" {  } { { "displaygrid.sv" "t14" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322766 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322767 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytile vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15 " "Elaborating entity \"displaytile\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\"" {  } { { "displaygrid.sv" "t15" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322775 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"red_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"green_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_t displaytile.sv(37) " "Verilog HDL Always Construct warning at displaytile.sv(37): inferring latch(es) for variable \"blue_t\", which holds its previous value in one or more paths through the always construct" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[0\] displaytile.sv(37) " "Inferred latch for \"blue_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[1\] displaytile.sv(37) " "Inferred latch for \"blue_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[2\] displaytile.sv(37) " "Inferred latch for \"blue_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[3\] displaytile.sv(37) " "Inferred latch for \"blue_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[4\] displaytile.sv(37) " "Inferred latch for \"blue_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[5\] displaytile.sv(37) " "Inferred latch for \"blue_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[6\] displaytile.sv(37) " "Inferred latch for \"blue_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_t\[7\] displaytile.sv(37) " "Inferred latch for \"blue_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322776 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[0\] displaytile.sv(37) " "Inferred latch for \"green_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[1\] displaytile.sv(37) " "Inferred latch for \"green_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[2\] displaytile.sv(37) " "Inferred latch for \"green_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[3\] displaytile.sv(37) " "Inferred latch for \"green_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[4\] displaytile.sv(37) " "Inferred latch for \"green_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[5\] displaytile.sv(37) " "Inferred latch for \"green_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[6\] displaytile.sv(37) " "Inferred latch for \"green_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t\[7\] displaytile.sv(37) " "Inferred latch for \"green_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[0\] displaytile.sv(37) " "Inferred latch for \"red_t\[0\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[1\] displaytile.sv(37) " "Inferred latch for \"red_t\[1\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[2\] displaytile.sv(37) " "Inferred latch for \"red_t\[2\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[3\] displaytile.sv(37) " "Inferred latch for \"red_t\[3\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[4\] displaytile.sv(37) " "Inferred latch for \"red_t\[4\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[5\] displaytile.sv(37) " "Inferred latch for \"red_t\[5\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[6\] displaytile.sv(37) " "Inferred latch for \"red_t\[6\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t\[7\] displaytile.sv(37) " "Inferred latch for \"red_t\[7\]\" at displaytile.sv(37)" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 "|Game|vga_controller:controller_vga|displaygrid:display_grid|displaytile:t15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1000 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1000\"" {  } { { "displaytile.sv" "d1000" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d100 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d100\"" {  } { { "displaytile.sv" "d100" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d10 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d10\"" {  } { { "displaytile.sv" "d10" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydigit vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1 " "Elaborating entity \"displaydigit\" for hierarchy \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|displaydigit:d1\"" {  } { { "displaytile.sv" "d1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamestate gamestate:game_state " "Elaborating entity \"gamestate\" for hierarchy \"gamestate:game_state\"" {  } { { "Game.sv" "game_state" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592322785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gamestate.sv(54) " "Verilog HDL assignment warning at gamestate.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683592322786 "|Game|gamestate:game_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_complete gamestate.sv(36) " "Verilog HDL Always Construct warning at gamestate.sv(36): inferring latch(es) for variable \"game_complete\", which holds its previous value in one or more paths through the always construct" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score gamestate.sv(36) " "Verilog HDL Always Construct warning at gamestate.sv(36): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] gamestate.sv(52) " "Inferred latch for \"score\[0\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[1\] gamestate.sv(52) " "Inferred latch for \"score\[1\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[2\] gamestate.sv(52) " "Inferred latch for \"score\[2\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[3\] gamestate.sv(52) " "Inferred latch for \"score\[3\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[4\] gamestate.sv(52) " "Inferred latch for \"score\[4\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[5\] gamestate.sv(52) " "Inferred latch for \"score\[5\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[6\] gamestate.sv(52) " "Inferred latch for \"score\[6\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[7\] gamestate.sv(52) " "Inferred latch for \"score\[7\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[8\] gamestate.sv(52) " "Inferred latch for \"score\[8\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[9\] gamestate.sv(52) " "Inferred latch for \"score\[9\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[10\] gamestate.sv(52) " "Inferred latch for \"score\[10\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[11\] gamestate.sv(52) " "Inferred latch for \"score\[11\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[12\] gamestate.sv(52) " "Inferred latch for \"score\[12\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[13\] gamestate.sv(52) " "Inferred latch for \"score\[13\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[14\] gamestate.sv(52) " "Inferred latch for \"score\[14\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[15\] gamestate.sv(52) " "Inferred latch for \"score\[15\]\" at gamestate.sv(52)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_complete gamestate.sv(36) " "Inferred latch for \"game_complete\" at gamestate.sv(36)" {  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592322787 "|Game|gamestate:game_state"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Game.sv" "Mod0" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683592325710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Game.sv" "Mod1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683592325710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Game.sv" "Div0" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683592325710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Game.sv" "Mod2" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683592325710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Game.sv" "Div1" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683592325710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "Game.sv" "Mod3" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683592325710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Game.sv" "Div2" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683592325710 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683592325710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592325750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325751 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683592325751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592325835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325835 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683592325835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_q3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592325920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325920 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683592325920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592325993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592325993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592325998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592325999 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683592325999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592326086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326086 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683592326086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592326173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326173 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683592326173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_85m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_s2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592326265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326265 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683592326265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683592326343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592326343 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[2\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[2\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[3\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[3\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[1\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|green_t\[1\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|blue_t\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\]\"" {  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592326658 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683592326658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_completed_aux " "Latch game_completed_aux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.WIN " "Ports D and ENA on the latch are fed by the same signal state.WIN" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_over_aux " "Latch game_over_aux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.LOSE " "Ports D and ENA on the latch are fed by the same signal state.LOSE" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326665 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_x\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_x\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gamestate:game_state\|game_complete " "Latch gamestate:game_state\|game_complete has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA use_win_goal\[0\]\$latch " "Ports D and ENA on the latch are fed by the same signal use_win_goal\[0\]\$latch" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 154 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "gamestate.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/gamestate.sv" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t1\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t3\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t2\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t0\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t9\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326666 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t11\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t10\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t8\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t13\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t15\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t14\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t12\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t5\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t7\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t6\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] " "Latch vga_controller:controller_vga\|displaygrid:display_grid\|displaytile:t4\|red_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:controller_vga\|counter_y\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:controller_vga\|counter_y\[9\]" {  } { { "vga_controller.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/vga_controller.sv" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683592326667 ""}  } { { "displaytile.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaytile.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683592326667 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\] vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[6\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_red\[0\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[7\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[5\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\] vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\] " "Duplicate LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_blue\[4\]\" merged with LATCH primitive \"vga_controller:controller_vga\|displaygrid:display_grid\|r_green\[1\]\"" {  } { { "displaygrid.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/displaygrid.sv" 84 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683592328731 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683592328731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683592328830 "|Game|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683592328830 "|Game|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "Game.sv" "" { Text "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/Game.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683592328830 "|Game|blue[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683592328830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683592328961 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683592332983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.map.smsg " "Generated suppressed messages file C:/Users/quigo/OneDrive - Estudiantes ITCR/TEC 2023/I Semestre/Taller/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Laboratorio_4/Completo/output_files/2048_Game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592333107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683592333290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683592333290 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_controller:controller_vga\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683592333336 ""}  } { { "altera_pll.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683592333336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3449 " "Implemented 3449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683592333440 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683592333440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3372 " "Implemented 3372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683592333440 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683592333440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683592333440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683592333486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 18:32:13 2023 " "Processing ended: Mon May  8 18:32:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683592333486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683592333486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683592333486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683592333486 ""}
>>>>>>> 81023fbcbe2f849cc2b0b3919b732ab106f8f396
