<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - FET_CTRL.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../FET_CTRL.v" target="rtwreport_document_frame" id="linkToText_plain">FET_CTRL.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">// File Name: hdl_prj2\hdlsrc\HDL_pfc_gold_fi\FET_CTRL.v</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">// Created: 2025-02-26 17:03:08</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">// Module: FET_CTRL</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">// Source Path: HDL_pfc_gold_fi/simscape_system/FET_CTRL</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">// Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">// Model version: 1.167</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a>
</span><span><a class="LN" id="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">module</span> FET_CTRL
</span><span><a class="LN" id="23">   23   </a>          (clk,
</span><span><a class="LN" id="24">   24   </a>           reset,
</span><span><a class="LN" id="25">   25   </a>           enb_1_67_1,
</span><span><a class="LN" id="26">   26   </a>           enb,
</span><span><a class="LN" id="27">   27   </a>           enb_1_1_1,
</span><span><a class="LN" id="28">   28   </a>           vs_0,
</span><span><a class="LN" id="29">   29   </a>           vs_1,
</span><span><a class="LN" id="30">   30   </a>           vs_2,
</span><span><a class="LN" id="31">   31   </a>           vs_3,
</span><span><a class="LN" id="32">   32   </a>           vs_4,
</span><span><a class="LN" id="33">   33   </a>           vs_5,
</span><span><a class="LN" id="34">   34   </a>           is_0,
</span><span><a class="LN" id="35">   35   </a>           is_1,
</span><span><a class="LN" id="36">   36   </a>           is_2,
</span><span><a class="LN" id="37">   37   </a>           is_3,
</span><span><a class="LN" id="38">   38   </a>           is_4,
</span><span><a class="LN" id="39">   39   </a>           is_5,
</span><span><a class="LN" id="40">   40   </a>           G_0,
</span><span><a class="LN" id="41">   41   </a>           G_1,
</span><span><a class="LN" id="42">   42   </a>           G_2,
</span><span><a class="LN" id="43">   43   </a>           G_3,
</span><span><a class="LN" id="44">   44   </a>           G_4,
</span><span><a class="LN" id="45">   45   </a>           G_5,
</span><span><a class="LN" id="46">   46   </a>           sch_ctr_66,
</span><span><a class="LN" id="47">   47   </a>           ic_0,
</span><span><a class="LN" id="48">   48   </a>           ic_1,
</span><span><a class="LN" id="49">   49   </a>           ic_2,
</span><span><a class="LN" id="50">   50   </a>           ic_3,
</span><span><a class="LN" id="51">   51   </a>           ic_4,
</span><span><a class="LN" id="52">   52   </a>           ic_5);
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">input</span>   enb_1_67_1;
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">input</span>   enb_1_1_1;
</span><span><a class="LN" id="60">   60   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_0;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_4;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_5;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_0;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_4;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_5;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">input</span>   G_0;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">input</span>   G_1;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">input</span>   G_2;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">input</span>   G_3;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">input</span>   G_4;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">input</span>   G_5;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">input</span>   [6:0] sch_ctr_66;  <span class="CT">// ufix7</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_0;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_4;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_5;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86">   86   </a>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">reg</span> [5:0] mergedDelay_waddr;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">wire</span> mergedDelay_wrenb;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">reg</span> [5:0] mergedDelay_raddr;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">wire</span> crp_temp_shared_enb_phase_24_0;
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">reg</span>  [9:0] rd_7_reg;  <span class="CT">// ufix1 [10]</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">wire</span> crp_temp_shared_enb_phase_24_0_1;
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">wire</span> crp_temp_shared_enb_phase_0_1;
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">reg</span>  crp_temp_shared_enb_phase_0_1_1;
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">wire</span> enb_gated;
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">reg</span>  counterSig;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">reg</span>  rd_3_regin;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">reg</span> [4:0] rd_3_waddr;  <span class="CT">// ufix5</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">wire</span> rd_3_wrenb;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">reg</span> [4:0] rd_3_raddr;  <span class="CT">// ufix5</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">wire</span> rd_3_regout;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is [0:5];  <span class="CT">// sfix18_En6 [6]</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_6 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs [0:5];  <span class="CT">// sfix18_En6 [6]</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_6 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] c0_serial_0 [0:11];  <span class="CT">// sfix18 [12]</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] c0_serial_0_1 [0:11];  <span class="CT">// sfix18 [12]</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">reg</span>  counterSig_1;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ratechange_splitcomp_out0 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ratechange_splitcomp_out1 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] is_7 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_8 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst;  <span class="CT">// sfix18_En17</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_1;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_2;  <span class="CT">// sfix18_En22</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_3;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_4;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">wire</span> [23:0] mergedInput;  <span class="CT">// ufix24</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">reg</span> [23:0] mergedDelay_regin;  <span class="CT">// ufix24</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">reg</span> [4:0] mergedDelay_waddr_1;  <span class="CT">// ufix5</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">wire</span> mergedDelay_wrenb_1;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">reg</span> [4:0] mergedDelay_raddr_1;  <span class="CT">// ufix5</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">wire</span> [23:0] mergedDelay_regout;  <span class="CT">// ufix24</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">reg</span> [23:0] mergedOutput;  <span class="CT">// ufix24</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] is_9 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">wire</span> [17:0] slicedInput;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_5;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] on [0:5];  <span class="CT">// sfix36 [6]</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] on_1 [0:5];  <span class="CT">// sfix36 [6]</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] on_2 [0:5];  <span class="CT">// sfix36 [6]</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] Gain3_out1 [0:5];  <span class="CT">// sfix36 [6]</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] Gain3_out1_held [0:5];  <span class="CT">// sfix36 [6]</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Gain3_out1_1 [0:5];  <span class="CT">// sfix36_En28 [6]</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Gain3_out1_2 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] HwModeRegister_reg [0:17];  <span class="CT">// sfix18 [18]</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] HwModeRegister_reg_next [0:17];  <span class="CT">// sfix18_En12 [18]</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Gain3_out1_3 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">wire</span> crp_temp_shared_enb_phase_23_0;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">reg</span>  [9:0] rd_0_reg;  <span class="CT">// ufix1 [10]</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">wire</span> crp_temp_shared_enb_phase_23_0_1;
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] on_3 [0:5];  <span class="CT">// sfix36 [6]</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] on_4 [0:5];  <span class="CT">// sfix36 [6]</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] on_5 [0:5];  <span class="CT">// sfix36_En23 [6]</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] on_6 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] on_7 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Gain3_out1_4 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_cast [0:5];  <span class="CT">// sfix19_En12 [6]</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_cast_1 [0:5];  <span class="CT">// sfix19_En12 [6]</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_temp [0:5];  <span class="CT">// sfix19_En12 [6]</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Subtract1_out1 [0:5];  <span class="CT">// sfix18_En11 [6]</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">wire</span> slicedInput_1;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">wire</span> delayOut0;
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">wire</span> slicedInput_2;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">wire</span> delayOut1;
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">wire</span> slicedInput_3;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">wire</span> delayOut2;
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">wire</span> slicedInput_4;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">wire</span> delayOut3;
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">wire</span> slicedInput_5;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">wire</span> delayOut4;
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">wire</span> slicedInput_6;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">wire</span> delayOut5;
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">wire</span> [5:0] G;  <span class="CT">// boolean [6]</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Constant_out1;  <span class="CT">// sfix18_En17</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] vs_7 [0:5];  <span class="CT">// sfix18_En6 [6]</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [28:0] Equal_cast [0:5];  <span class="CT">// sfix29_En17 [6]</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [28:0] Equal_cast_1 [0:5];  <span class="CT">// sfix29_En17 [6]</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">wire</span> [5:0] Equal_out1;  <span class="CT">// boolean [6]</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">reg</span>  [5:0] Equal_out1_1;  <span class="CT">// boolean [6]</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">wire</span> [5:0] OR_out1;  <span class="CT">// boolean [6]</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">wire</span> OR_out1_0;
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">wire</span> OR_out1_1;
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">wire</span> OR_out1_2;
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">wire</span> OR_out1_3;
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">wire</span> OR_out1_4;
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">wire</span> OR_out1_5;
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">wire</span> [5:0] mergedInput_1;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">reg</span> [5:0] mergedDelay_regin_1;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">reg</span> [2:0] mergedDelay_waddr_2;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">wire</span> mergedDelay_wrenb_2;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">reg</span> [2:0] mergedDelay_raddr_2;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">wire</span> [5:0] mergedDelay_regout_1;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">reg</span> [5:0] mergedOutput_1;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Subtract1_out1_1 [0:5];  <span class="CT">// sfix18_En11 [6]</span>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">wire</span> slicedInput_7;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">wire</span> delayOut0_1;
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">wire</span> slicedInput_8;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">wire</span> delayOut1_1;
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">wire</span> slicedInput_9;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">wire</span> delayOut2_1;
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">wire</span> slicedInput_10;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">wire</span> delayOut3_1;
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">wire</span> slicedInput_11;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">wire</span> delayOut4_1;
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">wire</span> slicedInput_12;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">wire</span> delayOut5_1;
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">wire</span> [5:0] OR_out1_6;  <span class="CT">// boolean [6]</span>
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Multiply_Add_mul_in1 [0:5];  <span class="CT">// sfix18_En11 [6]</span>
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Multiply_Add_mul_cast [0:5];  <span class="CT">// sfix19_En11 [6]</span>
</span><span><a class="LN" id="200">  200   </a>  (* use_dsp  = <font color="#1122ff">&quot;yes&quot;</font> *)   <span class="KW">wire</span> <span class="KW">signed</span> [17:0] mulOutput [0:5];  <span class="CT">// sfix18_En11 [6]</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] mulOutput_1 [0:5];  <span class="CT">// sfix18_En11 [6]</span>
</span><span><a class="LN" id="202">  202   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_cast [0:5];  <span class="CT">// sfix20_En12 [6]</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_cast_1 [0:5];  <span class="CT">// sfix20_En12 [6]</span>
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_temp [0:5];  <span class="CT">// sfix20_En12 [6]</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Multiply_Add_out1 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] rd_8_reg [0:11];  <span class="CT">// sfix18 [12]</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] rd_8_reg_next [0:11];  <span class="CT">// sfix18_En12 [12]</span>
</span><span><a class="LN" id="208">  208   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Multiply_Add_out1_1 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="KW">reg</span> [5:0] mergedDelay_waddr_3;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">wire</span> mergedDelay_wrenb_3;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">reg</span> [5:0] mergedDelay_raddr_3;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">reg</span> [107:0] mergedOutput_2;  <span class="CT">// ufix108</span>
</span><span><a class="LN" id="214">  214   </a>  <span class="KW">wire</span> [17:0] slicedInput_13;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut5_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">wire</span> [17:0] slicedInput_14;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut4_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="218">  218   </a>  <span class="KW">wire</span> [17:0] slicedInput_15;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut3_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">wire</span> [17:0] slicedInput_16;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut2_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">wire</span> [17:0] slicedInput_17;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="223">  223   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut1_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] ic [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn5;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="226">  226   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn4;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="227">  227   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="228">  228   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn0;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">wire</span> [107:0] mergedInput_2;  <span class="CT">// ufix108</span>
</span><span><a class="LN" id="232">  232   </a>  <span class="KW">reg</span> [107:0] mergedDelay_regin_2;  <span class="CT">// ufix108</span>
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">wire</span> [107:0] mergedDelay_regout_2;  <span class="CT">// ufix108</span>
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">wire</span> [17:0] slicedInput_18;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut0_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="236">  236   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ic_6 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="237">  237   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_cast [0:5];  <span class="CT">// sfix23_En12 [6]</span>
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_cast_1 [0:5];  <span class="CT">// sfix23_En12 [6]</span>
</span><span><a class="LN" id="239">  239   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_temp [0:5];  <span class="CT">// sfix23_En12 [6]</span>
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Subtract_out1 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="241">  241   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Subtract_out1_1 [0:5];  <span class="CT">// sfix18_En12 [6]</span>
</span><span><a class="LN" id="242">  242   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_indtc [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="243">  243   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_indtc_1 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="244">  244   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] gain_cast;  <span class="CT">// sfix19_En4</span>
</span><span><a class="LN" id="245">  245   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] gain_cast_1;  <span class="CT">// sfix19_En4</span>
</span><span><a class="LN" id="246">  246   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] gain_cast_2;  <span class="CT">// sfix19_En4</span>
</span><span><a class="LN" id="247">  247   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] gain_cast_3;  <span class="CT">// sfix19_En4</span>
</span><span><a class="LN" id="248">  248   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] gain_cast_4;  <span class="CT">// sfix19_En4</span>
</span><span><a class="LN" id="249">  249   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] gain_cast_5;  <span class="CT">// sfix19_En4</span>
</span><span><a class="LN" id="250">  250   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_gain [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="251">  251   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_gain_1 [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="252">  252   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_dtc [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="253">  253   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_dtc_1 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="254">  254   </a>  <span class="KW">reg</span> [107:0] mergedOutput_3;  <span class="CT">// ufix108</span>
</span><span><a class="LN" id="255">  255   </a>  <span class="KW">wire</span> [17:0] slicedInput_19;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="256">  256   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut5_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="257">  257   </a>  <span class="KW">wire</span> [17:0] slicedInput_20;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="258">  258   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut4_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="259">  259   </a>  <span class="KW">wire</span> [17:0] slicedInput_21;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="260">  260   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut3_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="261">  261   </a>  <span class="KW">wire</span> [17:0] slicedInput_22;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="262">  262   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut2_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="263">  263   </a>  <span class="KW">wire</span> [17:0] slicedInput_23;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="264">  264   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut1_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="265">  265   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn5_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="266">  266   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn4_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="267">  267   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn3_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="268">  268   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn2_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="269">  269   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn1_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="270">  270   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayIn0_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="271">  271   </a>  <span class="KW">wire</span> [107:0] mergedInput_3;  <span class="CT">// ufix108</span>
</span><span><a class="LN" id="272">  272   </a>  <span class="KW">reg</span> [107:0] mergedDelay_regin_3;  <span class="CT">// ufix108</span>
</span><span><a class="LN" id="273">  273   </a>  <span class="KW">wire</span> [107:0] mergedDelay_regout_3;  <span class="CT">// ufix108</span>
</span><span><a class="LN" id="274">  274   </a>  <span class="KW">wire</span> [17:0] slicedInput_24;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="275">  275   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] delayOut0_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="276">  276   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_add_in [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="277">  277   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_cast [0:5];  <span class="CT">// sfix19_En8 [6]</span>
</span><span><a class="LN" id="278">  278   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_cast_1 [0:5];  <span class="CT">// sfix19_En8 [6]</span>
</span><span><a class="LN" id="279">  279   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_temp [0:5];  <span class="CT">// sfix19_En8 [6]</span>
</span><span><a class="LN" id="280">  280   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_add [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="281">  281   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_add_1 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="282">  282   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="283">  283   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_1 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="284">  284   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_reg_bypass_reg [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="285">  285   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_reg_bypass_reg_next [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="286">  286   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_1 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="287">  287   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_1_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="288">  288   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_1_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="289">  289   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] splitcomp_multiport_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="290">  290   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] splitcomp_multiport_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="291">  291   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="292">  292   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="293">  293   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] PipelineRegister_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="294">  294   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] PipelineRegister_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="295">  295   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_6_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="296">  296   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_6_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="297">  297   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Gain3_out1_state_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="298">  298   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Gain3_out1_state_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="299">  299   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Gain3_out1_enb_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="300">  300   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Gain3_out1_enb_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="301">  301   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_0_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="302">  302   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_1_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="303">  303   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="304">  304   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_5_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="306">  306   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_5_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="307">  307   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] alpha_in0_unit_delay_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="308">  308   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] alpha_in0_unit_delay_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="309">  309   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_2_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="310">  310   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_2_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="311">  311   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_4_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="312">  312   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_4_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="313">  313   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_0_0_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="314">  314   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_1_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="315">  315   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_0_0_3;  <span class="CT">// int32</span>
</span><span><a class="LN" id="316">  316   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_1_3;  <span class="CT">// int32</span>
</span><span><a class="LN" id="317">  317   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_8_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="318">  318   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_8_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="319">  319   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_8_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="320">  320   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_11_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="321">  321   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_11_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="322">  322   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_12_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="323">  323   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_12_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="324">  324   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_13_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="325">  325   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_13_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="326">  326   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_14_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="327">  327   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_14_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="328">  328   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_15_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="329">  329   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_15_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="330">  330   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_saturate_ii;  <span class="CT">// int32</span>
</span><span><a class="LN" id="331">  331   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] crp_out_delay_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="332">  332   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] crp_out_delay_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="333">  333   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="334">  334   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="335">  335   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="336">  336   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="337">  337   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="338">  338   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_0_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="339">  339   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] rd_0_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="340">  340   </a>
</span><span><a class="LN" id="341">  341   </a>
</span><span><a class="LN" id="342">  342   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="343">  343   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="344">  344   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="345">  345   </a>  <span class="CT">//  count to value  = 39</span>
</span><span><a class="LN" id="346">  346   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="347">  347   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="348">  348   </a>    <span class="KW">begin</span> : mergedDelay_wr_process
</span><span><a class="LN" id="349">  349   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="350">  350   </a>        mergedDelay_waddr &lt;= 6'b000000;
</span><span><a class="LN" id="351">  351   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="352">  352   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="353">  353   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="354">  354   </a>          <span class="KW">if</span> (mergedDelay_waddr &gt;= 6'b100111) <span class="KW">begin</span>
</span><span><a class="LN" id="355">  355   </a>            mergedDelay_waddr &lt;= 6'b000000;
</span><span><a class="LN" id="356">  356   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="357">  357   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="358">  358   </a>            mergedDelay_waddr &lt;= mergedDelay_waddr + 6'b000001;
</span><span><a class="LN" id="359">  359   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="360">  360   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="361">  361   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="362">  362   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="363">  363   </a>
</span><span><a class="LN" id="364">  364   </a>  <span class="KW">assign</span> mergedDelay_wrenb = 1'b1;
</span><span><a class="LN" id="365">  365   </a>
</span><span><a class="LN" id="366">  366   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="367">  367   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="368">  368   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="369">  369   </a>  <span class="CT">//  count to value  = 39</span>
</span><span><a class="LN" id="370">  370   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="371">  371   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="372">  372   </a>    <span class="KW">begin</span> : mergedDelay_rd_process
</span><span><a class="LN" id="373">  373   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="374">  374   </a>        mergedDelay_raddr &lt;= 6'b000001;
</span><span><a class="LN" id="375">  375   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="376">  376   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="377">  377   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="378">  378   </a>          <span class="KW">if</span> (mergedDelay_raddr &gt;= 6'b100111) <span class="KW">begin</span>
</span><span><a class="LN" id="379">  379   </a>            mergedDelay_raddr &lt;= 6'b000000;
</span><span><a class="LN" id="380">  380   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="381">  381   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="382">  382   </a>            mergedDelay_raddr &lt;= mergedDelay_raddr + 6'b000001;
</span><span><a class="LN" id="383">  383   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="384">  384   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="385">  385   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="386">  386   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="387">  387   </a>
</span><span><a class="LN" id="388">  388   </a>  <span class="KW">assign</span> crp_temp_shared_enb_phase_24_0 = sch_ctr_66 == 7'b0011000;
</span><span><a class="LN" id="389">  389   </a>
</span><span><a class="LN" id="390">  390   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="391">  391   </a>    <span class="KW">begin</span> : rd_7_process
</span><span><a class="LN" id="392">  392   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="393">  393   </a>        rd_7_reg &lt;= <b>{</b>10<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" id="394">  394   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="395">  395   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="396">  396   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="397">  397   </a>          rd_7_reg[0] &lt;= crp_temp_shared_enb_phase_24_0;
</span><span><a class="LN" id="398">  398   </a>          rd_7_reg[32'sd9:32'sd1] &lt;= rd_7_reg[32'sd8:32'sd0];
</span><span><a class="LN" id="399">  399   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="400">  400   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="401">  401   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="402">  402   </a>
</span><span><a class="LN" id="403">  403   </a>  <span class="KW">assign</span> crp_temp_shared_enb_phase_24_0_1 = rd_7_reg[9];
</span><span><a class="LN" id="404">  404   </a>
</span><span><a class="LN" id="405">  405   </a>  <span class="KW">assign</span> crp_temp_shared_enb_phase_0_1 = sch_ctr_66 &lt;= 7'b0000001;
</span><span><a class="LN" id="406">  406   </a>
</span><span><a class="LN" id="407">  407   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="408">  408   </a>    <span class="KW">begin</span> : rd_2_process
</span><span><a class="LN" id="409">  409   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="410">  410   </a>        crp_temp_shared_enb_phase_0_1_1 &lt;= 1'b0;
</span><span><a class="LN" id="411">  411   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="412">  412   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="413">  413   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="414">  414   </a>          crp_temp_shared_enb_phase_0_1_1 &lt;= crp_temp_shared_enb_phase_0_1;
</span><span><a class="LN" id="415">  415   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="416">  416   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="417">  417   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="418">  418   </a>
</span><span><a class="LN" id="419">  419   </a>  <span class="KW">assign</span> enb_gated = crp_temp_shared_enb_phase_0_1_1 &amp;&amp; enb;
</span><span><a class="LN" id="420">  420   </a>
</span><span><a class="LN" id="421">  421   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="422">  422   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="423">  423   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="424">  424   </a>  <span class="CT">//  count to value  = 1</span>
</span><span><a class="LN" id="425">  425   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="426">  426   </a>    <span class="KW">begin</span> : ctr_0_1_process
</span><span><a class="LN" id="427">  427   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="428">  428   </a>        counterSig &lt;= 1'b0;
</span><span><a class="LN" id="429">  429   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="430">  430   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="431">  431   </a>        <span class="KW">if</span> (enb_gated) <span class="KW">begin</span>
</span><span><a class="LN" id="432">  432   </a>          counterSig &lt;=  ~ counterSig;
</span><span><a class="LN" id="433">  433   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="434">  434   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="435">  435   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="436">  436   </a>
</span><span><a class="LN" id="437">  437   </a>  <span class="CT">// Input register for RAM-based shift register rd_3</span>
</span><span><a class="LN" id="438">  438   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="439">  439   </a>    <span class="KW">begin</span> : rd_3_reginc_process
</span><span><a class="LN" id="440">  440   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="441">  441   </a>        rd_3_regin &lt;= 1'b0;
</span><span><a class="LN" id="442">  442   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="443">  443   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="444">  444   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="445">  445   </a>          rd_3_regin &lt;= counterSig;
</span><span><a class="LN" id="446">  446   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="447">  447   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="448">  448   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="449">  449   </a>
</span><span><a class="LN" id="450">  450   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="451">  451   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="452">  452   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="453">  453   </a>  <span class="CT">//  count to value  = 26</span>
</span><span><a class="LN" id="454">  454   </a>  <span class="CT">// Write address counter for RAM-based shift register rd_3</span>
</span><span><a class="LN" id="455">  455   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="456">  456   </a>    <span class="KW">begin</span> : rd_3_wr_process
</span><span><a class="LN" id="457">  457   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="458">  458   </a>        rd_3_waddr &lt;= 5'b00000;
</span><span><a class="LN" id="459">  459   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="460">  460   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="461">  461   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="462">  462   </a>          <span class="KW">if</span> (rd_3_waddr &gt;= 5'b11010) <span class="KW">begin</span>
</span><span><a class="LN" id="463">  463   </a>            rd_3_waddr &lt;= 5'b00000;
</span><span><a class="LN" id="464">  464   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="465">  465   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="466">  466   </a>            rd_3_waddr &lt;= rd_3_waddr + 5'b00001;
</span><span><a class="LN" id="467">  467   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="468">  468   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="469">  469   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="470">  470   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="471">  471   </a>
</span><span><a class="LN" id="472">  472   </a>  <span class="KW">assign</span> rd_3_wrenb = 1'b1;
</span><span><a class="LN" id="473">  473   </a>
</span><span><a class="LN" id="474">  474   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="475">  475   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="476">  476   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="477">  477   </a>  <span class="CT">//  count to value  = 26</span>
</span><span><a class="LN" id="478">  478   </a>  <span class="CT">// Read address counter for RAM-based shift register rd_3</span>
</span><span><a class="LN" id="479">  479   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="480">  480   </a>    <span class="KW">begin</span> : rd_3_rd_process
</span><span><a class="LN" id="481">  481   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="482">  482   </a>        rd_3_raddr &lt;= 5'b00001;
</span><span><a class="LN" id="483">  483   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="484">  484   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="485">  485   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="486">  486   </a>          <span class="KW">if</span> (rd_3_raddr &gt;= 5'b11010) <span class="KW">begin</span>
</span><span><a class="LN" id="487">  487   </a>            rd_3_raddr &lt;= 5'b00000;
</span><span><a class="LN" id="488">  488   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="489">  489   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="490">  490   </a>            rd_3_raddr &lt;= rd_3_raddr + 5'b00001;
</span><span><a class="LN" id="491">  491   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="492">  492   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="493">  493   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="494">  494   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="495">  495   </a>
</span><span><a class="LN" id="496">  496   </a>  ShiftRegisterRAM_Wrapper_singlebit #(.AddrWidth(5),
</span><span><a class="LN" id="497">  497   </a>                                       .DataWidth(1)
</span><span><a class="LN" id="498">  498   </a>                                       )
</span><span><a class="LN" id="499">  499   </a>                                     u_ShiftRegisterRAM_Wrapper_singlebit (.clk(clk),
</span><span><a class="LN" id="500">  500   </a>                                                                           .reset(reset),
</span><span><a class="LN" id="501">  501   </a>                                                                           .enb(enb),
</span><span><a class="LN" id="502">  502   </a>                                                                           .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="503">  503   </a>                                                                           .wr_din(rd_3_regin),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="504">  504   </a>                                                                           .wr_addr(rd_3_waddr),
</span><span><a class="LN" id="505">  505   </a>                                                                           .wr_en(rd_3_wrenb),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="506">  506   </a>                                                                           .rd_addr(rd_3_raddr),
</span><span><a class="LN" id="507">  507   </a>                                                                           .dout(rd_3_regout)  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="508">  508   </a>                                                                           );
</span><span><a class="LN" id="509">  509   </a>
</span><span><a class="LN" id="510">  510   </a>  <span class="KW">assign</span> is[0] = is_0;
</span><span><a class="LN" id="511">  511   </a>  <span class="KW">assign</span> is[1] = is_1;
</span><span><a class="LN" id="512">  512   </a>  <span class="KW">assign</span> is[2] = is_2;
</span><span><a class="LN" id="513">  513   </a>  <span class="KW">assign</span> is[3] = is_3;
</span><span><a class="LN" id="514">  514   </a>  <span class="KW">assign</span> is[4] = is_4;
</span><span><a class="LN" id="515">  515   </a>  <span class="KW">assign</span> is[5] = is_5;
</span><span><a class="LN" id="516">  516   </a>
</span><span><a class="LN" id="517">  517   </a>
</span><span><a class="LN" id="518">  518   </a>  <span class="KW">genvar</span> ii8;
</span><span><a class="LN" id="519">  519   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="520">  520   </a>    <span class="KW">for</span>(ii8 = 32'sd0; ii8 &lt;= 32'sd5; ii8 = ii8 + 32'sd1) <span class="KW">begin</span>:is_6_gen
</span><span><a class="LN" id="521">  521   </a>      <span class="KW">assign</span> is_6[ii8] = is[ii8];
</span><span><a class="LN" id="522">  522   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="523">  523   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="524">  524   </a>
</span><span><a class="LN" id="525">  525   </a>  <span class="KW">assign</span> vs[0] = vs_0;
</span><span><a class="LN" id="526">  526   </a>  <span class="KW">assign</span> vs[1] = vs_1;
</span><span><a class="LN" id="527">  527   </a>  <span class="KW">assign</span> vs[2] = vs_2;
</span><span><a class="LN" id="528">  528   </a>  <span class="KW">assign</span> vs[3] = vs_3;
</span><span><a class="LN" id="529">  529   </a>  <span class="KW">assign</span> vs[4] = vs_4;
</span><span><a class="LN" id="530">  530   </a>  <span class="KW">assign</span> vs[5] = vs_5;
</span><span><a class="LN" id="531">  531   </a>
</span><span><a class="LN" id="532">  532   </a>
</span><span><a class="LN" id="533">  533   </a>  <span class="KW">genvar</span> ii11;
</span><span><a class="LN" id="534">  534   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="535">  535   </a>    <span class="KW">for</span>(ii11 = 32'sd0; ii11 &lt;= 32'sd5; ii11 = ii11 + 32'sd1) <span class="KW">begin</span>:vs_6_gen
</span><span><a class="LN" id="536">  536   </a>      <span class="KW">assign</span> vs_6[ii11] = vs[ii11];
</span><span><a class="LN" id="537">  537   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="538">  538   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="539">  539   </a>
</span><span><a class="LN" id="540">  540   </a>  <span class="KW">assign</span> c0_serial_0[0] = is_6[0];
</span><span><a class="LN" id="541">  541   </a>  <span class="KW">assign</span> c0_serial_0[1] = is_6[1];
</span><span><a class="LN" id="542">  542   </a>  <span class="KW">assign</span> c0_serial_0[2] = is_6[2];
</span><span><a class="LN" id="543">  543   </a>  <span class="KW">assign</span> c0_serial_0[3] = is_6[3];
</span><span><a class="LN" id="544">  544   </a>  <span class="KW">assign</span> c0_serial_0[4] = is_6[4];
</span><span><a class="LN" id="545">  545   </a>  <span class="KW">assign</span> c0_serial_0[5] = is_6[5];
</span><span><a class="LN" id="546">  546   </a>  <span class="KW">assign</span> c0_serial_0[6] = vs_6[0];
</span><span><a class="LN" id="547">  547   </a>  <span class="KW">assign</span> c0_serial_0[7] = vs_6[1];
</span><span><a class="LN" id="548">  548   </a>  <span class="KW">assign</span> c0_serial_0[8] = vs_6[2];
</span><span><a class="LN" id="549">  549   </a>  <span class="KW">assign</span> c0_serial_0[9] = vs_6[3];
</span><span><a class="LN" id="550">  550   </a>  <span class="KW">assign</span> c0_serial_0[10] = vs_6[4];
</span><span><a class="LN" id="551">  551   </a>  <span class="KW">assign</span> c0_serial_0[11] = vs_6[5];
</span><span><a class="LN" id="552">  552   </a>
</span><span><a class="LN" id="553">  553   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="554">  554   </a>    <span class="KW">begin</span> : rd_1_process
</span><span><a class="LN" id="555">  555   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="556">  556   </a>        <span class="KW">for</span>(rd_1_t_1 = 32'sd0; rd_1_t_1 &lt;= 32'sd11; rd_1_t_1 = rd_1_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="557">  557   </a>          c0_serial_0_1[rd_1_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="558">  558   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="559">  559   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="560">  560   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="561">  561   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="562">  562   </a>          <span class="KW">for</span>(rd_1_t_0_0 = 32'sd0; rd_1_t_0_0 &lt;= 32'sd11; rd_1_t_0_0 = rd_1_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="563">  563   </a>            c0_serial_0_1[rd_1_t_0_0] &lt;= c0_serial_0[rd_1_t_0_0];
</span><span><a class="LN" id="564">  564   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="565">  565   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="566">  566   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="567">  567   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="568">  568   </a>
</span><span><a class="LN" id="569">  569   </a>  <span class="CT">// Output register for RAM-based shift register rd_3</span>
</span><span><a class="LN" id="570">  570   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="571">  571   </a>    <span class="KW">begin</span> : rd_3_regoutc_process
</span><span><a class="LN" id="572">  572   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="573">  573   </a>        counterSig_1 &lt;= 1'b0;
</span><span><a class="LN" id="574">  574   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="575">  575   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="576">  576   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="577">  577   </a>          counterSig_1 &lt;= rd_3_regout;
</span><span><a class="LN" id="578">  578   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="579">  579   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="580">  580   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="581">  581   </a>
</span><span><a class="LN" id="582">  582   </a>  <span class="KW">assign</span> ratechange_splitcomp_out0[0] = c0_serial_0_1[0];
</span><span><a class="LN" id="583">  583   </a>  <span class="KW">assign</span> ratechange_splitcomp_out0[1] = c0_serial_0_1[1];
</span><span><a class="LN" id="584">  584   </a>  <span class="KW">assign</span> ratechange_splitcomp_out0[2] = c0_serial_0_1[2];
</span><span><a class="LN" id="585">  585   </a>  <span class="KW">assign</span> ratechange_splitcomp_out0[3] = c0_serial_0_1[3];
</span><span><a class="LN" id="586">  586   </a>  <span class="KW">assign</span> ratechange_splitcomp_out0[4] = c0_serial_0_1[4];
</span><span><a class="LN" id="587">  587   </a>  <span class="KW">assign</span> ratechange_splitcomp_out0[5] = c0_serial_0_1[5];
</span><span><a class="LN" id="588">  588   </a>
</span><span><a class="LN" id="589">  589   </a>  <span class="KW">assign</span> ratechange_splitcomp_out1[0] = c0_serial_0_1[6];
</span><span><a class="LN" id="590">  590   </a>  <span class="KW">assign</span> ratechange_splitcomp_out1[1] = c0_serial_0_1[7];
</span><span><a class="LN" id="591">  591   </a>  <span class="KW">assign</span> ratechange_splitcomp_out1[2] = c0_serial_0_1[8];
</span><span><a class="LN" id="592">  592   </a>  <span class="KW">assign</span> ratechange_splitcomp_out1[3] = c0_serial_0_1[9];
</span><span><a class="LN" id="593">  593   </a>  <span class="KW">assign</span> ratechange_splitcomp_out1[4] = c0_serial_0_1[10];
</span><span><a class="LN" id="594">  594   </a>  <span class="KW">assign</span> ratechange_splitcomp_out1[5] = c0_serial_0_1[11];
</span><span><a class="LN" id="595">  595   </a>
</span><span><a class="LN" id="596">  596   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="597">  597   </a>    <span class="KW">if</span> (counterSig_1 == 1'b0) <span class="KW">begin</span>
</span><span><a class="LN" id="598">  598   </a>      <span class="KW">for</span>(splitcomp_multiport_t_1 = 32'sd0; splitcomp_multiport_t_1 &lt;= 32'sd5; splitcomp_multiport_t_1 = splitcomp_multiport_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="599">  599   </a>        is_7[splitcomp_multiport_t_1] = ratechange_splitcomp_out0[splitcomp_multiport_t_1];
</span><span><a class="LN" id="600">  600   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="601">  601   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="602">  602   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="603">  603   </a>      <span class="KW">for</span>(splitcomp_multiport_t_0_0 = 32'sd0; splitcomp_multiport_t_0_0 &lt;= 32'sd5; splitcomp_multiport_t_0_0 = splitcomp_multiport_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="604">  604   </a>        is_7[splitcomp_multiport_t_0_0] = ratechange_splitcomp_out1[splitcomp_multiport_t_0_0];
</span><span><a class="LN" id="605">  605   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="606">  606   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="607">  607   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="608">  608   </a>
</span><span><a class="LN" id="609">  609   </a>  <span class="KW">assign</span> is_8[0] = is_7[0];
</span><span><a class="LN" id="610">  610   </a>  <span class="KW">assign</span> is_8[1] = is_7[1];
</span><span><a class="LN" id="611">  611   </a>  <span class="KW">assign</span> is_8[2] = is_7[2];
</span><span><a class="LN" id="612">  612   </a>  <span class="KW">assign</span> is_8[3] = is_7[3];
</span><span><a class="LN" id="613">  613   </a>  <span class="KW">assign</span> is_8[4] = is_7[4];
</span><span><a class="LN" id="614">  614   </a>  <span class="KW">assign</span> is_8[5] = is_7[5];
</span><span><a class="LN" id="615">  615   </a>
</span><span><a class="LN" id="616">  616   </a>  <span class="KW">assign</span> kconst = 18'sb100000000000000000;
</span><span><a class="LN" id="617">  617   </a>
</span><span><a class="LN" id="618">  618   </a>  <span class="KW">assign</span> kconst_1 = kconst;
</span><span><a class="LN" id="619">  619   </a>
</span><span><a class="LN" id="620">  620   </a>  <span class="KW">assign</span> kconst_2 = 18'sb010100011110101110;
</span><span><a class="LN" id="621">  621   </a>
</span><span><a class="LN" id="622">  622   </a>  <span class="KW">assign</span> kconst_3 = kconst_2;
</span><span><a class="LN" id="623">  623   </a>
</span><span><a class="LN" id="624">  624   </a>  <span class="KW">assign</span> kconst_4 = (counterSig == 1'b0 ? kconst_1 :
</span><span><a class="LN" id="625">  625   </a>              kconst_3);
</span><span><a class="LN" id="626">  626   </a>
</span><span><a class="LN" id="627">  627   </a>  <span class="KW">assign</span> mergedInput = <b>{</b>G_0, G_1, G_2, G_3, G_4, G_5, kconst_4<b>}</b>;
</span><span><a class="LN" id="628">  628   </a>
</span><span><a class="LN" id="629">  629   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="630">  630   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="631">  631   </a>    <span class="KW">begin</span> : mergedDelay_reginc_process
</span><span><a class="LN" id="632">  632   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="633">  633   </a>        mergedDelay_regin &lt;= 24'b000000000000000000000000;
</span><span><a class="LN" id="634">  634   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="635">  635   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="636">  636   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="637">  637   </a>          mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" id="638">  638   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="639">  639   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="640">  640   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="641">  641   </a>
</span><span><a class="LN" id="642">  642   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="643">  643   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="644">  644   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="645">  645   </a>  <span class="CT">//  count to value  = 27</span>
</span><span><a class="LN" id="646">  646   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="647">  647   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="648">  648   </a>    <span class="KW">begin</span> : mergedDelay_wr_1_process
</span><span><a class="LN" id="649">  649   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="650">  650   </a>        mergedDelay_waddr_1 &lt;= 5'b00000;
</span><span><a class="LN" id="651">  651   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="652">  652   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="653">  653   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="654">  654   </a>          <span class="KW">if</span> (mergedDelay_waddr_1 &gt;= 5'b11011) <span class="KW">begin</span>
</span><span><a class="LN" id="655">  655   </a>            mergedDelay_waddr_1 &lt;= 5'b00000;
</span><span><a class="LN" id="656">  656   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="657">  657   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="658">  658   </a>            mergedDelay_waddr_1 &lt;= mergedDelay_waddr_1 + 5'b00001;
</span><span><a class="LN" id="659">  659   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="660">  660   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="661">  661   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="662">  662   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="663">  663   </a>
</span><span><a class="LN" id="664">  664   </a>  <span class="KW">assign</span> mergedDelay_wrenb_1 = 1'b1;
</span><span><a class="LN" id="665">  665   </a>
</span><span><a class="LN" id="666">  666   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="667">  667   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="668">  668   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="669">  669   </a>  <span class="CT">//  count to value  = 27</span>
</span><span><a class="LN" id="670">  670   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="671">  671   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="672">  672   </a>    <span class="KW">begin</span> : mergedDelay_rd_1_process
</span><span><a class="LN" id="673">  673   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="674">  674   </a>        mergedDelay_raddr_1 &lt;= 5'b00001;
</span><span><a class="LN" id="675">  675   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="676">  676   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="677">  677   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="678">  678   </a>          <span class="KW">if</span> (mergedDelay_raddr_1 &gt;= 5'b11011) <span class="KW">begin</span>
</span><span><a class="LN" id="679">  679   </a>            mergedDelay_raddr_1 &lt;= 5'b00000;
</span><span><a class="LN" id="680">  680   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="681">  681   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="682">  682   </a>            mergedDelay_raddr_1 &lt;= mergedDelay_raddr_1 + 5'b00001;
</span><span><a class="LN" id="683">  683   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="684">  684   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="685">  685   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="686">  686   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="687">  687   </a>
</span><span><a class="LN" id="688">  688   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(5),
</span><span><a class="LN" id="689">  689   </a>                                     .DataWidth(24)
</span><span><a class="LN" id="690">  690   </a>                                     )
</span><span><a class="LN" id="691">  691   </a>                                   u_ShiftRegisterRAM_Wrapper (.clk(clk),
</span><span><a class="LN" id="692">  692   </a>                                                               .reset(reset),
</span><span><a class="LN" id="693">  693   </a>                                                               .enb(enb),
</span><span><a class="LN" id="694">  694   </a>                                                               .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="695">  695   </a>                                                               .wr_din(mergedDelay_regin),
</span><span><a class="LN" id="696">  696   </a>                                                               .wr_addr(mergedDelay_waddr_1),
</span><span><a class="LN" id="697">  697   </a>                                                               .wr_en(mergedDelay_wrenb_1),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="698">  698   </a>                                                               .rd_addr(mergedDelay_raddr_1),
</span><span><a class="LN" id="699">  699   </a>                                                               .dout(mergedDelay_regout)
</span><span><a class="LN" id="700">  700   </a>                                                               );
</span><span><a class="LN" id="701">  701   </a>
</span><span><a class="LN" id="702">  702   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="703">  703   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="704">  704   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_process
</span><span><a class="LN" id="705">  705   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="706">  706   </a>        mergedOutput &lt;= 24'b000000000000000000000000;
</span><span><a class="LN" id="707">  707   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="708">  708   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="709">  709   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="710">  710   </a>          mergedOutput &lt;= mergedDelay_regout;
</span><span><a class="LN" id="711">  711   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="712">  712   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="713">  713   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="714">  714   </a>
</span><span><a class="LN" id="715">  715   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="716">  716   </a>    <span class="KW">begin</span> : HwModeRegister_process
</span><span><a class="LN" id="717">  717   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="718">  718   </a>        <span class="KW">for</span>(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 &lt;= 32'sd5; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="719">  719   </a>          is_9[HwModeRegister_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="720">  720   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="721">  721   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="722">  722   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="723">  723   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="724">  724   </a>          <span class="KW">for</span>(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 &lt;= 32'sd5; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="725">  725   </a>            is_9[HwModeRegister_t_0_0] &lt;= is_8[HwModeRegister_t_0_0];
</span><span><a class="LN" id="726">  726   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="727">  727   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="728">  728   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="729">  729   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="730">  730   </a>
</span><span><a class="LN" id="731">  731   </a>  <span class="KW">assign</span> slicedInput = mergedOutput[17:0];
</span><span><a class="LN" id="732">  732   </a>
</span><span><a class="LN" id="733">  733   </a>  <span class="KW">assign</span> kconst_5 = slicedInput;
</span><span><a class="LN" id="734">  734   </a>
</span><span><a class="LN" id="735">  735   </a>
</span><span><a  class="LN" id="736" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model({'HDL_pfc_gold_fi:536','HDL_pfc_gold_fi:514'})" name="code2model">  736   </a>  <span class="KW">genvar</span> t_0_07;
</span><span><a  class="LN" id="737" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model({'HDL_pfc_gold_fi:536','HDL_pfc_gold_fi:514'})" name="code2model">  737   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="738" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model({'HDL_pfc_gold_fi:536','HDL_pfc_gold_fi:514'})" name="code2model">  738   </a>    <span class="KW">for</span>(t_0_07 = 32'sd0; t_0_07 &lt;= 32'sd5; t_0_07 = t_0_07 + 32'sd1) <span class="KW">begin</span>:on_gen
</span><span><a  class="LN" id="739" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model({'HDL_pfc_gold_fi:536','HDL_pfc_gold_fi:514'})" name="code2model">  739   </a>      <span class="KW">assign</span> on[t_0_07] = is_9[t_0_07] * kconst_5;
</span><span><a  class="LN" id="740" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model({'HDL_pfc_gold_fi:536','HDL_pfc_gold_fi:514'})" name="code2model">  740   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="741" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model({'HDL_pfc_gold_fi:536','HDL_pfc_gold_fi:514'})" name="code2model">  741   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="742">  742   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="743">  743   </a>    <span class="KW">begin</span> : PipelineRegister_process
</span><span><a class="LN" id="744">  744   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="745">  745   </a>        <span class="KW">for</span>(PipelineRegister_t_1 = 32'sd0; PipelineRegister_t_1 &lt;= 32'sd5; PipelineRegister_t_1 = PipelineRegister_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="746">  746   </a>          on_1[PipelineRegister_t_1] &lt;= 36'sh000000000;
</span><span><a class="LN" id="747">  747   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="748">  748   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="749">  749   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="750">  750   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="751">  751   </a>          <span class="KW">for</span>(PipelineRegister_t_0_0 = 32'sd0; PipelineRegister_t_0_0 &lt;= 32'sd5; PipelineRegister_t_0_0 = PipelineRegister_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="752">  752   </a>            on_1[PipelineRegister_t_0_0] &lt;= on[PipelineRegister_t_0_0];
</span><span><a class="LN" id="753">  753   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="754">  754   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="755">  755   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="756">  756   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="757">  757   </a>
</span><span><a class="LN" id="758">  758   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="759">  759   </a>    <span class="KW">begin</span> : rd_6_process
</span><span><a class="LN" id="760">  760   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="761">  761   </a>        <span class="KW">for</span>(rd_6_t_1 = 32'sd0; rd_6_t_1 &lt;= 32'sd5; rd_6_t_1 = rd_6_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="762">  762   </a>          on_2[rd_6_t_1] &lt;= 36'sh000000000;
</span><span><a class="LN" id="763">  763   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="764">  764   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="765">  765   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="766">  766   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="767">  767   </a>          <span class="KW">for</span>(rd_6_t_0_0 = 32'sd0; rd_6_t_0_0 &lt;= 32'sd5; rd_6_t_0_0 = rd_6_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="768">  768   </a>            on_2[rd_6_t_0_0] &lt;= on_1[rd_6_t_0_0];
</span><span><a class="LN" id="769">  769   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="770">  770   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="771">  771   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="772">  772   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="773">  773   </a>
</span><span><a class="LN" id="774">  774   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="775">  775   </a>    <span class="KW">begin</span> : Gain3_out1_state_process
</span><span><a class="LN" id="776">  776   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="777">  777   </a>        <span class="KW">for</span>(Gain3_out1_state_t_1 = 32'sd0; Gain3_out1_state_t_1 &lt;= 32'sd5; Gain3_out1_state_t_1 = Gain3_out1_state_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="778">  778   </a>          Gain3_out1_held[Gain3_out1_state_t_1] &lt;= 36'sh000000000;
</span><span><a class="LN" id="779">  779   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="780">  780   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="781">  781   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="782">  782   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="783">  783   </a>          <span class="KW">for</span>(Gain3_out1_state_t_0_0 = 32'sd0; Gain3_out1_state_t_0_0 &lt;= 32'sd5; Gain3_out1_state_t_0_0 = Gain3_out1_state_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="784">  784   </a>            Gain3_out1_held[Gain3_out1_state_t_0_0] &lt;= Gain3_out1[Gain3_out1_state_t_0_0];
</span><span><a class="LN" id="785">  785   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="786">  786   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="787">  787   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="788">  788   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="789">  789   </a>
</span><span><a class="LN" id="790">  790   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="791">  791   </a>    <span class="KW">if</span> (crp_temp_shared_enb_phase_24_0_1 == 1'b0) <span class="KW">begin</span>
</span><span><a class="LN" id="792">  792   </a>      <span class="KW">for</span>(Gain3_out1_enb_t_1 = 32'sd0; Gain3_out1_enb_t_1 &lt;= 32'sd5; Gain3_out1_enb_t_1 = Gain3_out1_enb_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="793">  793   </a>        Gain3_out1[Gain3_out1_enb_t_1] = Gain3_out1_held[Gain3_out1_enb_t_1];
</span><span><a class="LN" id="794">  794   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="795">  795   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="796">  796   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="797">  797   </a>      <span class="KW">for</span>(Gain3_out1_enb_t_0_0 = 32'sd0; Gain3_out1_enb_t_0_0 &lt;= 32'sd5; Gain3_out1_enb_t_0_0 = Gain3_out1_enb_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="798">  798   </a>        Gain3_out1[Gain3_out1_enb_t_0_0] = on_2[Gain3_out1_enb_t_0_0];
</span><span><a class="LN" id="799">  799   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="800">  800   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="801">  801   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="802">  802   </a>
</span><span><a class="LN" id="803">  803   </a>
</span><span><a class="LN" id="804">  804   </a>  <span class="KW">genvar</span> ii21;
</span><span><a class="LN" id="805">  805   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="806">  806   </a>    <span class="KW">for</span>(ii21 = 32'sd0; ii21 &lt;= 32'sd5; ii21 = ii21 + 32'sd1) <span class="KW">begin</span>:Gain3_out1_1_gen
</span><span><a class="LN" id="807">  807   </a>      <span class="KW">assign</span> Gain3_out1_1[ii21] = Gain3_out1[ii21];
</span><span><a class="LN" id="808">  808   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="809">  809   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="810">  810   </a>
</span><span><a class="LN" id="811">  811   </a>
</span><span><a class="LN" id="812">  812   </a>  <span class="KW">genvar</span> ii31;
</span><span><a class="LN" id="813">  813   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="814">  814   </a>    <span class="KW">for</span>(ii31 = 32'sd0; ii31 &lt;= 32'sd5; ii31 = ii31 + 32'sd1) <span class="KW">begin</span>:Gain3_out1_2_gen
</span><span><a class="LN" id="815">  815   </a>      <span class="KW">assign</span> Gain3_out1_2[ii31] = Gain3_out1_1[ii31][33:16];
</span><span><a class="LN" id="816">  816   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="817">  817   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="818">  818   </a>
</span><span><a class="LN" id="819">  819   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="820">  820   </a>    <span class="KW">begin</span> : HwModeRegister_1_process
</span><span><a class="LN" id="821">  821   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="822">  822   </a>        <span class="KW">for</span>(HwModeRegister_t_1_0 = 32'sd0; HwModeRegister_t_1_0 &lt;= 32'sd17; HwModeRegister_t_1_0 = HwModeRegister_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="823">  823   </a>          HwModeRegister_reg[HwModeRegister_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="824">  824   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="825">  825   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="826">  826   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="827">  827   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="828">  828   </a>          <span class="KW">for</span>(HwModeRegister_t_0_1 = 32'sd0; HwModeRegister_t_0_1 &lt;= 32'sd17; HwModeRegister_t_0_1 = HwModeRegister_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="829">  829   </a>            HwModeRegister_reg[HwModeRegister_t_0_1] &lt;= HwModeRegister_reg_next[HwModeRegister_t_0_1];
</span><span><a class="LN" id="830">  830   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="831">  831   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="832">  832   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="833">  833   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="834">  834   </a>
</span><span><a class="LN" id="835">  835   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="836">  836   </a>
</span><span><a class="LN" id="837">  837   </a>    <span class="KW">for</span>(HwModeRegister_t_0_0_1 = 32'sd0; HwModeRegister_t_0_0_1 &lt;= 32'sd5; HwModeRegister_t_0_0_1 = HwModeRegister_t_0_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="838">  838   </a>      Gain3_out1_3[HwModeRegister_t_0_0_1] = HwModeRegister_reg[32'sd12 + HwModeRegister_t_0_0_1];
</span><span><a class="LN" id="839">  839   </a>      HwModeRegister_reg_next[HwModeRegister_t_0_0_1] = Gain3_out1_2[HwModeRegister_t_0_0_1];
</span><span><a class="LN" id="840">  840   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="841">  841   </a>    <span class="KW">for</span>(HwModeRegister_t_1_1 = 32'sd0; HwModeRegister_t_1_1 &lt;= 32'sd11; HwModeRegister_t_1_1 = HwModeRegister_t_1_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="842">  842   </a>      HwModeRegister_reg_next[HwModeRegister_t_1_1 + 32'sd6] = HwModeRegister_reg[HwModeRegister_t_1_1];
</span><span><a class="LN" id="843">  843   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="844">  844   </a>
</span><span><a class="LN" id="845">  845   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="846">  846   </a>
</span><span><a class="LN" id="847">  847   </a>  <span class="KW">assign</span> crp_temp_shared_enb_phase_23_0 = sch_ctr_66 == 7'b0010111;
</span><span><a class="LN" id="848">  848   </a>
</span><span><a class="LN" id="849">  849   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="850">  850   </a>    <span class="KW">begin</span> : rd_0_process
</span><span><a class="LN" id="851">  851   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="852">  852   </a>        rd_0_reg &lt;= <b>{</b>10<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" id="853">  853   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="854">  854   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="855">  855   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="856">  856   </a>          rd_0_reg[0] &lt;= crp_temp_shared_enb_phase_23_0;
</span><span><a class="LN" id="857">  857   </a>          rd_0_reg[32'sd9:32'sd1] &lt;= rd_0_reg[32'sd8:32'sd0];
</span><span><a class="LN" id="858">  858   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="859">  859   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="860">  860   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="861">  861   </a>
</span><span><a class="LN" id="862">  862   </a>  <span class="KW">assign</span> crp_temp_shared_enb_phase_23_0_1 = rd_0_reg[9];
</span><span><a class="LN" id="863">  863   </a>
</span><span><a class="LN" id="864">  864   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="865">  865   </a>    <span class="KW">begin</span> : rd_5_process
</span><span><a class="LN" id="866">  866   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="867">  867   </a>        <span class="KW">for</span>(rd_5_t_1 = 32'sd0; rd_5_t_1 &lt;= 32'sd5; rd_5_t_1 = rd_5_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="868">  868   </a>          on_3[rd_5_t_1] &lt;= 36'sh000000000;
</span><span><a class="LN" id="869">  869   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="870">  870   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="871">  871   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="872">  872   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="873">  873   </a>          <span class="KW">for</span>(rd_5_t_0_0 = 32'sd0; rd_5_t_0_0 &lt;= 32'sd5; rd_5_t_0_0 = rd_5_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="874">  874   </a>            on_3[rd_5_t_0_0] &lt;= on_1[rd_5_t_0_0];
</span><span><a class="LN" id="875">  875   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="876">  876   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="877">  877   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="878">  878   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="879">  879   </a>
</span><span><a class="LN" id="880">  880   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="881">  881   </a>    <span class="KW">begin</span> : alpha_in0_unit_delay_process
</span><span><a class="LN" id="882">  882   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="883">  883   </a>        <span class="KW">for</span>(alpha_in0_unit_delay_t_1 = 32'sd0; alpha_in0_unit_delay_t_1 &lt;= 32'sd5; alpha_in0_unit_delay_t_1 = alpha_in0_unit_delay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="884">  884   </a>          on_4[alpha_in0_unit_delay_t_1] &lt;= 36'sh000000000;
</span><span><a class="LN" id="885">  885   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="886">  886   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="887">  887   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="888">  888   </a>        <span class="KW">if</span> (enb &amp;&amp; crp_temp_shared_enb_phase_23_0_1) <span class="KW">begin</span>
</span><span><a class="LN" id="889">  889   </a>          <span class="KW">for</span>(alpha_in0_unit_delay_t_0_0 = 32'sd0; alpha_in0_unit_delay_t_0_0 &lt;= 32'sd5; alpha_in0_unit_delay_t_0_0 = alpha_in0_unit_delay_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="890">  890   </a>            on_4[alpha_in0_unit_delay_t_0_0] &lt;= on_3[alpha_in0_unit_delay_t_0_0];
</span><span><a class="LN" id="891">  891   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="892">  892   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="893">  893   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="894">  894   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="895">  895   </a>
</span><span><a class="LN" id="896">  896   </a>
</span><span><a class="LN" id="897">  897   </a>  <span class="KW">genvar</span> ii41;
</span><span><a class="LN" id="898">  898   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="899">  899   </a>    <span class="KW">for</span>(ii41 = 32'sd0; ii41 &lt;= 32'sd5; ii41 = ii41 + 32'sd1) <span class="KW">begin</span>:on_5_gen
</span><span><a class="LN" id="900">  900   </a>      <span class="KW">assign</span> on_5[ii41] = on_4[ii41];
</span><span><a class="LN" id="901">  901   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="902">  902   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="903">  903   </a>
</span><span><a class="LN" id="904">  904   </a>
</span><span><a class="LN" id="905">  905   </a>  <span class="KW">genvar</span> ii51;
</span><span><a class="LN" id="906">  906   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="907">  907   </a>    <span class="KW">for</span>(ii51 = 32'sd0; ii51 &lt;= 32'sd5; ii51 = ii51 + 32'sd1) <span class="KW">begin</span>:on_6_gen
</span><span><a class="LN" id="908">  908   </a>      <span class="KW">assign</span> on_6[ii51] = on_5[ii51][28:11];
</span><span><a class="LN" id="909">  909   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="910">  910   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="911">  911   </a>
</span><span><a class="LN" id="912">  912   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="913">  913   </a>    <span class="KW">begin</span> : rd_1_1_process
</span><span><a class="LN" id="914">  914   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="915">  915   </a>        <span class="KW">for</span>(rd_1_t_1 = 32'sd0; rd_1_t_1 &lt;= 32'sd5; rd_1_t_1 = rd_1_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="916">  916   </a>          on_7[rd_1_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="917">  917   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="918">  918   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="919">  919   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="920">  920   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="921">  921   </a>          <span class="KW">for</span>(rd_1_t_0_0 = 32'sd0; rd_1_t_0_0 &lt;= 32'sd5; rd_1_t_0_0 = rd_1_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="922">  922   </a>            on_7[rd_1_t_0_0] &lt;= on_6[rd_1_t_0_0];
</span><span><a class="LN" id="923">  923   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="924">  924   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="925">  925   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="926">  926   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="927">  927   </a>
</span><span><a class="LN" id="928">  928   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="929">  929   </a>    <span class="KW">begin</span> : rd_2_1_process
</span><span><a class="LN" id="930">  930   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="931">  931   </a>        <span class="KW">for</span>(rd_2_t_1 = 32'sd0; rd_2_t_1 &lt;= 32'sd5; rd_2_t_1 = rd_2_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="932">  932   </a>          Gain3_out1_4[rd_2_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="933">  933   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="934">  934   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="935">  935   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="936">  936   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="937">  937   </a>          <span class="KW">for</span>(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 &lt;= 32'sd5; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="938">  938   </a>            Gain3_out1_4[rd_2_t_0_0] &lt;= Gain3_out1_2[rd_2_t_0_0];
</span><span><a class="LN" id="939">  939   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="940">  940   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="941">  941   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="942">  942   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="943">  943   </a>
</span><span><a class="LN" id="944">  944   </a>
</span><span><a  class="LN" id="945" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  945   </a>  <span class="KW">genvar</span> t_0_011;
</span><span><a  class="LN" id="946" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  946   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="947" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  947   </a>    <span class="KW">for</span>(t_0_011 = 32'sd0; t_0_011 &lt;= 32'sd5; t_0_011 = t_0_011 + 32'sd1) <span class="KW">begin</span>:Subtract1_out1_gen
</span><span><a  class="LN" id="948" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  948   </a>      <span class="KW">assign</span> Subtract1_sub_cast[t_0_011] = <b>{</b>on_7[t_0_011][17], on_7[t_0_011]<b>}</b>;
</span><span><a  class="LN" id="949" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  949   </a>      <span class="KW">assign</span> Subtract1_sub_cast_1[t_0_011] = <b>{</b>Gain3_out1_4[t_0_011][17], Gain3_out1_4[t_0_011]<b>}</b>;
</span><span><a  class="LN" id="950" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  950   </a>      <span class="KW">assign</span> Subtract1_sub_temp[t_0_011] = Subtract1_sub_cast[t_0_011] - Subtract1_sub_cast_1[t_0_011];
</span><span><a  class="LN" id="951" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  951   </a>      <span class="KW">assign</span> Subtract1_out1[t_0_011] = Subtract1_sub_temp[t_0_011][18:1];
</span><span><a  class="LN" id="952" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  952   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="953" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:518')" name="code2model">  953   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="954">  954   </a>  <span class="KW">assign</span> slicedInput_1 = mergedOutput[23];
</span><span><a class="LN" id="955">  955   </a>
</span><span><a class="LN" id="956">  956   </a>  <span class="KW">assign</span> delayOut0 = slicedInput_1;
</span><span><a class="LN" id="957">  957   </a>
</span><span><a class="LN" id="958">  958   </a>  <span class="KW">assign</span> slicedInput_2 = mergedOutput[22];
</span><span><a class="LN" id="959">  959   </a>
</span><span><a class="LN" id="960">  960   </a>  <span class="KW">assign</span> delayOut1 = slicedInput_2;
</span><span><a class="LN" id="961">  961   </a>
</span><span><a class="LN" id="962">  962   </a>  <span class="KW">assign</span> slicedInput_3 = mergedOutput[21];
</span><span><a class="LN" id="963">  963   </a>
</span><span><a class="LN" id="964">  964   </a>  <span class="KW">assign</span> delayOut2 = slicedInput_3;
</span><span><a class="LN" id="965">  965   </a>
</span><span><a class="LN" id="966">  966   </a>  <span class="KW">assign</span> slicedInput_4 = mergedOutput[20];
</span><span><a class="LN" id="967">  967   </a>
</span><span><a class="LN" id="968">  968   </a>  <span class="KW">assign</span> delayOut3 = slicedInput_4;
</span><span><a class="LN" id="969">  969   </a>
</span><span><a class="LN" id="970">  970   </a>  <span class="KW">assign</span> slicedInput_5 = mergedOutput[19];
</span><span><a class="LN" id="971">  971   </a>
</span><span><a class="LN" id="972">  972   </a>  <span class="KW">assign</span> delayOut4 = slicedInput_5;
</span><span><a class="LN" id="973">  973   </a>
</span><span><a class="LN" id="974">  974   </a>  <span class="KW">assign</span> slicedInput_6 = mergedOutput[18];
</span><span><a class="LN" id="975">  975   </a>
</span><span><a class="LN" id="976">  976   </a>  <span class="KW">assign</span> delayOut5 = slicedInput_6;
</span><span><a class="LN" id="977">  977   </a>
</span><span><a class="LN" id="978">  978   </a>  <span class="KW">assign</span> G[0] = delayOut0;
</span><span><a class="LN" id="979">  979   </a>  <span class="KW">assign</span> G[1] = delayOut1;
</span><span><a class="LN" id="980">  980   </a>  <span class="KW">assign</span> G[2] = delayOut2;
</span><span><a class="LN" id="981">  981   </a>  <span class="KW">assign</span> G[3] = delayOut3;
</span><span><a class="LN" id="982">  982   </a>  <span class="KW">assign</span> G[4] = delayOut4;
</span><span><a class="LN" id="983">  983   </a>  <span class="KW">assign</span> G[5] = delayOut5;
</span><span><a class="LN" id="984">  984   </a>
</span><span><a  class="LN" id="985" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:510')" name="code2model">  985   </a>  <span class="KW">assign</span> Constant_out1 = 18'sb101001100110011010;
</span><span><a class="LN" id="986">  986   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="987">  987   </a>    <span class="KW">begin</span> : rd_4_process
</span><span><a class="LN" id="988">  988   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="989">  989   </a>        <span class="KW">for</span>(rd_4_t_1 = 32'sd0; rd_4_t_1 &lt;= 32'sd5; rd_4_t_1 = rd_4_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="990">  990   </a>          vs_7[rd_4_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="991">  991   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="992">  992   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="993">  993   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="994">  994   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="995">  995   </a>          <span class="KW">for</span>(rd_4_t_0_0 = 32'sd0; rd_4_t_0_0 &lt;= 32'sd5; rd_4_t_0_0 = rd_4_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="996">  996   </a>            vs_7[rd_4_t_0_0] &lt;= vs[rd_4_t_0_0];
</span><span><a class="LN" id="997">  997   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="998">  998   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="999">  999   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1000"> 1000   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1001"> 1001   </a>
</span><span><a class="LN" id="1002"> 1002   </a>
</span><span><a  class="LN" id="1003" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:512')" name="code2model"> 1003   </a>  <span class="KW">genvar</span> t_0_021;
</span><span><a  class="LN" id="1004" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:512')" name="code2model"> 1004   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="1005" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:512')" name="code2model"> 1005   </a>    <span class="KW">for</span>(t_0_021 = 32'sd0; t_0_021 &lt;= 32'sd5; t_0_021 = t_0_021 + 32'sd1) <span class="KW">begin</span>:Equal_out1_gen
</span><span><a  class="LN" id="1006" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:512')" name="code2model"> 1006   </a>      <span class="KW">assign</span> Equal_cast[t_0_021] = <b>{</b><b>{</b>11<b>{</b>Constant_out1[17]<b>}</b><b>}</b>, Constant_out1<b>}</b>;
</span><span><a  class="LN" id="1007" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:512')" name="code2model"> 1007   </a>      <span class="KW">assign</span> Equal_cast_1[t_0_021] = <b>{</b>vs_7[t_0_021], 11'b00000000000<b>}</b>;
</span><span><a  class="LN" id="1008" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:512')" name="code2model"> 1008   </a>      <span class="KW">assign</span> Equal_out1[t_0_021] = Equal_cast[t_0_021] &gt;= Equal_cast_1[t_0_021];
</span><span><a  class="LN" id="1009" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:512')" name="code2model"> 1009   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="1010" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:512')" name="code2model"> 1010   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="1011"> 1011   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1012"> 1012   </a>    <span class="KW">begin</span> : rd_5_1_process
</span><span><a class="LN" id="1013"> 1013   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1014"> 1014   </a>        Equal_out1_1 &lt;= <b>{</b>6<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" id="1015"> 1015   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1016"> 1016   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1017"> 1017   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1018"> 1018   </a>          Equal_out1_1 &lt;= Equal_out1;
</span><span><a class="LN" id="1019"> 1019   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1020"> 1020   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1021"> 1021   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1022"> 1022   </a>
</span><span><a class="LN" id="1023"> 1023   </a>
</span><span><a  class="LN" id="1024" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:516')" name="code2model"> 1024   </a>  <span class="KW">genvar</span> t_01;
</span><span><a  class="LN" id="1025" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:516')" name="code2model"> 1025   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="1026" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:516')" name="code2model"> 1026   </a>    <span class="KW">for</span>(t_01 = 32'sd0; t_01 &lt;= 32'sd5; t_01 = t_01 + 32'sd1) <span class="KW">begin</span>:OR_out1_gen
</span><span><a  class="LN" id="1027" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:516')" name="code2model"> 1027   </a>      <span class="KW">assign</span> OR_out1[t_01] = G[t_01] | Equal_out1_1[t_01];
</span><span><a  class="LN" id="1028" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:516')" name="code2model"> 1028   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="1029" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:516')" name="code2model"> 1029   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="1030"> 1030   </a>  <span class="KW">assign</span> OR_out1_0 = OR_out1[0];
</span><span><a class="LN" id="1031"> 1031   </a>
</span><span><a class="LN" id="1032"> 1032   </a>  <span class="KW">assign</span> OR_out1_1 = OR_out1[1];
</span><span><a class="LN" id="1033"> 1033   </a>
</span><span><a class="LN" id="1034"> 1034   </a>  <span class="KW">assign</span> OR_out1_2 = OR_out1[2];
</span><span><a class="LN" id="1035"> 1035   </a>
</span><span><a class="LN" id="1036"> 1036   </a>  <span class="KW">assign</span> OR_out1_3 = OR_out1[3];
</span><span><a class="LN" id="1037"> 1037   </a>
</span><span><a class="LN" id="1038"> 1038   </a>  <span class="KW">assign</span> OR_out1_4 = OR_out1[4];
</span><span><a class="LN" id="1039"> 1039   </a>
</span><span><a class="LN" id="1040"> 1040   </a>  <span class="KW">assign</span> OR_out1_5 = OR_out1[5];
</span><span><a class="LN" id="1041"> 1041   </a>
</span><span><a class="LN" id="1042"> 1042   </a>  <span class="KW">assign</span> mergedInput_1 = <b>{</b>OR_out1_0, OR_out1_1, OR_out1_2, OR_out1_3, OR_out1_4, OR_out1_5<b>}</b>;
</span><span><a class="LN" id="1043"> 1043   </a>
</span><span><a class="LN" id="1044"> 1044   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1045"> 1045   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1046"> 1046   </a>    <span class="KW">begin</span> : mergedDelay_reginc_1_process
</span><span><a class="LN" id="1047"> 1047   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1048"> 1048   </a>        mergedDelay_regin_1 &lt;= 6'b000000;
</span><span><a class="LN" id="1049"> 1049   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1050"> 1050   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1051"> 1051   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1052"> 1052   </a>          mergedDelay_regin_1 &lt;= mergedInput_1;
</span><span><a class="LN" id="1053"> 1053   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1054"> 1054   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1055"> 1055   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1056"> 1056   </a>
</span><span><a class="LN" id="1057"> 1057   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="1058"> 1058   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="1059"> 1059   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="1060"> 1060   </a>  <span class="CT">//  count to value  = 2</span>
</span><span><a class="LN" id="1061"> 1061   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1062"> 1062   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1063"> 1063   </a>    <span class="KW">begin</span> : mergedDelay_wr_2_process
</span><span><a class="LN" id="1064"> 1064   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1065"> 1065   </a>        mergedDelay_waddr_2 &lt;= 3'b000;
</span><span><a class="LN" id="1066"> 1066   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1067"> 1067   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1068"> 1068   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1069"> 1069   </a>          <span class="KW">if</span> (mergedDelay_waddr_2 &gt;= 3'b010) <span class="KW">begin</span>
</span><span><a class="LN" id="1070"> 1070   </a>            mergedDelay_waddr_2 &lt;= 3'b000;
</span><span><a class="LN" id="1071"> 1071   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1072"> 1072   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1073"> 1073   </a>            mergedDelay_waddr_2 &lt;= mergedDelay_waddr_2 + 3'b001;
</span><span><a class="LN" id="1074"> 1074   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1075"> 1075   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1076"> 1076   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1077"> 1077   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1078"> 1078   </a>
</span><span><a class="LN" id="1079"> 1079   </a>  <span class="KW">assign</span> mergedDelay_wrenb_2 = 1'b1;
</span><span><a class="LN" id="1080"> 1080   </a>
</span><span><a class="LN" id="1081"> 1081   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="1082"> 1082   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="1083"> 1083   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="1084"> 1084   </a>  <span class="CT">//  count to value  = 2</span>
</span><span><a class="LN" id="1085"> 1085   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1086"> 1086   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1087"> 1087   </a>    <span class="KW">begin</span> : mergedDelay_rd_2_process
</span><span><a class="LN" id="1088"> 1088   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1089"> 1089   </a>        mergedDelay_raddr_2 &lt;= 3'b001;
</span><span><a class="LN" id="1090"> 1090   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1091"> 1091   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1092"> 1092   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1093"> 1093   </a>          <span class="KW">if</span> (mergedDelay_raddr_2 &gt;= 3'b010) <span class="KW">begin</span>
</span><span><a class="LN" id="1094"> 1094   </a>            mergedDelay_raddr_2 &lt;= 3'b000;
</span><span><a class="LN" id="1095"> 1095   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1096"> 1096   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1097"> 1097   </a>            mergedDelay_raddr_2 &lt;= mergedDelay_raddr_2 + 3'b001;
</span><span><a class="LN" id="1098"> 1098   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1099"> 1099   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1100"> 1100   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1101"> 1101   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1102"> 1102   </a>
</span><span><a class="LN" id="1103"> 1103   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(3),
</span><span><a class="LN" id="1104"> 1104   </a>                                     .DataWidth(6)
</span><span><a class="LN" id="1105"> 1105   </a>                                     )
</span><span><a class="LN" id="1106"> 1106   </a>                                   u_ShiftRegisterRAM_Wrapper_generic (.clk(clk),
</span><span><a class="LN" id="1107"> 1107   </a>                                                                       .reset(reset),
</span><span><a class="LN" id="1108"> 1108   </a>                                                                       .enb(enb),
</span><span><a class="LN" id="1109"> 1109   </a>                                                                       .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="1110"> 1110   </a>                                                                       .wr_din(mergedDelay_regin_1),
</span><span><a class="LN" id="1111"> 1111   </a>                                                                       .wr_addr(mergedDelay_waddr_2),
</span><span><a class="LN" id="1112"> 1112   </a>                                                                       .wr_en(mergedDelay_wrenb_2),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="1113"> 1113   </a>                                                                       .rd_addr(mergedDelay_raddr_2),
</span><span><a class="LN" id="1114"> 1114   </a>                                                                       .dout(mergedDelay_regout_1)
</span><span><a class="LN" id="1115"> 1115   </a>                                                                       );
</span><span><a class="LN" id="1116"> 1116   </a>
</span><span><a class="LN" id="1117"> 1117   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1118"> 1118   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1119"> 1119   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_1_process
</span><span><a class="LN" id="1120"> 1120   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1121"> 1121   </a>        mergedOutput_1 &lt;= 6'b000000;
</span><span><a class="LN" id="1122"> 1122   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1123"> 1123   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1124"> 1124   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1125"> 1125   </a>          mergedOutput_1 &lt;= mergedDelay_regout_1;
</span><span><a class="LN" id="1126"> 1126   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1127"> 1127   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1128"> 1128   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1129"> 1129   </a>
</span><span><a class="LN" id="1130"> 1130   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1131"> 1131   </a>    <span class="KW">begin</span> : HwModeRegister_2_process
</span><span><a class="LN" id="1132"> 1132   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1133"> 1133   </a>        <span class="KW">for</span>(HwModeRegister_t_1_2 = 32'sd0; HwModeRegister_t_1_2 &lt;= 32'sd5; HwModeRegister_t_1_2 = HwModeRegister_t_1_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1134"> 1134   </a>          Subtract1_out1_1[HwModeRegister_t_1_2] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1135"> 1135   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1136"> 1136   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1137"> 1137   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1138"> 1138   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1139"> 1139   </a>          <span class="KW">for</span>(HwModeRegister_t_0_0_2 = 32'sd0; HwModeRegister_t_0_0_2 &lt;= 32'sd5; HwModeRegister_t_0_0_2 = HwModeRegister_t_0_0_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1140"> 1140   </a>            Subtract1_out1_1[HwModeRegister_t_0_0_2] &lt;= Subtract1_out1[HwModeRegister_t_0_0_2];
</span><span><a class="LN" id="1141"> 1141   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1142"> 1142   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1143"> 1143   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1144"> 1144   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1145"> 1145   </a>
</span><span><a class="LN" id="1146"> 1146   </a>  <span class="KW">assign</span> slicedInput_7 = mergedOutput_1[5];
</span><span><a class="LN" id="1147"> 1147   </a>
</span><span><a class="LN" id="1148"> 1148   </a>  <span class="KW">assign</span> delayOut0_1 = slicedInput_7;
</span><span><a class="LN" id="1149"> 1149   </a>
</span><span><a class="LN" id="1150"> 1150   </a>  <span class="KW">assign</span> slicedInput_8 = mergedOutput_1[4];
</span><span><a class="LN" id="1151"> 1151   </a>
</span><span><a class="LN" id="1152"> 1152   </a>  <span class="KW">assign</span> delayOut1_1 = slicedInput_8;
</span><span><a class="LN" id="1153"> 1153   </a>
</span><span><a class="LN" id="1154"> 1154   </a>  <span class="KW">assign</span> slicedInput_9 = mergedOutput_1[3];
</span><span><a class="LN" id="1155"> 1155   </a>
</span><span><a class="LN" id="1156"> 1156   </a>  <span class="KW">assign</span> delayOut2_1 = slicedInput_9;
</span><span><a class="LN" id="1157"> 1157   </a>
</span><span><a class="LN" id="1158"> 1158   </a>  <span class="KW">assign</span> slicedInput_10 = mergedOutput_1[2];
</span><span><a class="LN" id="1159"> 1159   </a>
</span><span><a class="LN" id="1160"> 1160   </a>  <span class="KW">assign</span> delayOut3_1 = slicedInput_10;
</span><span><a class="LN" id="1161"> 1161   </a>
</span><span><a class="LN" id="1162"> 1162   </a>  <span class="KW">assign</span> slicedInput_11 = mergedOutput_1[1];
</span><span><a class="LN" id="1163"> 1163   </a>
</span><span><a class="LN" id="1164"> 1164   </a>  <span class="KW">assign</span> delayOut4_1 = slicedInput_11;
</span><span><a class="LN" id="1165"> 1165   </a>
</span><span><a class="LN" id="1166"> 1166   </a>  <span class="KW">assign</span> slicedInput_12 = mergedOutput_1[0];
</span><span><a class="LN" id="1167"> 1167   </a>
</span><span><a class="LN" id="1168"> 1168   </a>  <span class="KW">assign</span> delayOut5_1 = slicedInput_12;
</span><span><a class="LN" id="1169"> 1169   </a>
</span><span><a class="LN" id="1170"> 1170   </a>  <span class="KW">assign</span> OR_out1_6[0] = delayOut0_1;
</span><span><a class="LN" id="1171"> 1171   </a>  <span class="KW">assign</span> OR_out1_6[1] = delayOut1_1;
</span><span><a class="LN" id="1172"> 1172   </a>  <span class="KW">assign</span> OR_out1_6[2] = delayOut2_1;
</span><span><a class="LN" id="1173"> 1173   </a>  <span class="KW">assign</span> OR_out1_6[3] = delayOut3_1;
</span><span><a class="LN" id="1174"> 1174   </a>  <span class="KW">assign</span> OR_out1_6[4] = delayOut4_1;
</span><span><a class="LN" id="1175"> 1175   </a>  <span class="KW">assign</span> OR_out1_6[5] = delayOut5_1;
</span><span><a class="LN" id="1176"> 1176   </a>
</span><span><a class="LN" id="1177"> 1177   </a>
</span><span><a  class="LN" id="1178" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1178   </a>  <span class="KW">genvar</span> t_0_031;
</span><span><a  class="LN" id="1179" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1179   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="1180" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1180   </a>    <span class="KW">for</span>(t_0_031 = 32'sd0; t_0_031 &lt;= 32'sd5; t_0_031 = t_0_031 + 32'sd1) <span class="KW">begin</span>:mulOutput_gen
</span><span><a  class="LN" id="1181" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1181   </a>      <span class="KW">assign</span> Multiply_Add_mul_in1[t_0_031] = (OR_out1_6[t_0_031] == 1'b1 ? Subtract1_out1_1[t_0_031] :
</span><span><a  class="LN" id="1182" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1182   </a>                  18'sb000000000000000000);
</span><span><a  class="LN" id="1183" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1183   </a>      <span class="KW">assign</span> Multiply_Add_mul_cast[t_0_031] = <b>{</b>Multiply_Add_mul_in1[t_0_031][17], Multiply_Add_mul_in1[t_0_031]<b>}</b>;
</span><span><a  class="LN" id="1184" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1184   </a>      <span class="KW">assign</span> mulOutput[t_0_031] = Multiply_Add_mul_cast[t_0_031][17:0];
</span><span><a  class="LN" id="1185" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1185   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="1186" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1186   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="1187"> 1187   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1188"> 1188   </a>    <span class="KW">begin</span> : HwModeRegister_3_process
</span><span><a class="LN" id="1189"> 1189   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1190"> 1190   </a>        <span class="KW">for</span>(HwModeRegister_t_1_3 = 32'sd0; HwModeRegister_t_1_3 &lt;= 32'sd5; HwModeRegister_t_1_3 = HwModeRegister_t_1_3 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1191"> 1191   </a>          mulOutput_1[HwModeRegister_t_1_3] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1192"> 1192   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1193"> 1193   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1194"> 1194   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1195"> 1195   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1196"> 1196   </a>          <span class="KW">for</span>(HwModeRegister_t_0_0_3 = 32'sd0; HwModeRegister_t_0_0_3 &lt;= 32'sd5; HwModeRegister_t_0_0_3 = HwModeRegister_t_0_0_3 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1197"> 1197   </a>            mulOutput_1[HwModeRegister_t_0_0_3] &lt;= mulOutput[HwModeRegister_t_0_0_3];
</span><span><a class="LN" id="1198"> 1198   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1199"> 1199   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1200"> 1200   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1201"> 1201   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1202"> 1202   </a>
</span><span><a class="LN" id="1203"> 1203   </a>
</span><span><a  class="LN" id="1204" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1204   </a>  <span class="KW">genvar</span> t_0_041;
</span><span><a  class="LN" id="1205" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1205   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="1206" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1206   </a>    <span class="KW">for</span>(t_0_041 = 32'sd0; t_0_041 &lt;= 32'sd5; t_0_041 = t_0_041 + 32'sd1) <span class="KW">begin</span>:Multiply_Add_out1_gen
</span><span><a  class="LN" id="1207" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1207   </a>      <span class="KW">assign</span> Multiply_Add_add_add_cast[t_0_041] = <b>{</b><b>{</b>2<b>{</b>Gain3_out1_3[t_0_041][17]<b>}</b><b>}</b>, Gain3_out1_3[t_0_041]<b>}</b>;
</span><span><a  class="LN" id="1208" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1208   </a>      <span class="KW">assign</span> Multiply_Add_add_add_cast_1[t_0_041] = <b>{</b>mulOutput_1[t_0_041][17], <b>{</b>mulOutput_1[t_0_041], 1'b0<b>}</b><b>}</b>;
</span><span><a  class="LN" id="1209" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1209   </a>      <span class="KW">assign</span> Multiply_Add_add_add_temp[t_0_041] = Multiply_Add_add_add_cast[t_0_041] + Multiply_Add_add_add_cast_1[t_0_041];
</span><span><a  class="LN" id="1210" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1210   </a>      <span class="KW">assign</span> Multiply_Add_out1[t_0_041] = ((Multiply_Add_add_add_temp[t_0_041][19] == 1'b0) &amp;&amp; (Multiply_Add_add_add_temp[t_0_041][18:17] != 2'b00) ? 18'sb011111111111111111 :
</span><span><a  class="LN" id="1211" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1211   </a>                  ((Multiply_Add_add_add_temp[t_0_041][19] == 1'b1) &amp;&amp; (Multiply_Add_add_add_temp[t_0_041][18:17] != 2'b11) ? 18'sb100000000000000000 :
</span><span><a  class="LN" id="1212" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1212   </a>                  $<span class="KW">signed</span>(Multiply_Add_add_add_temp[t_0_041][17:0])));
</span><span><a  class="LN" id="1213" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1213   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="1214" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:515')" name="code2model"> 1214   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="1215"> 1215   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1216"> 1216   </a>    <span class="KW">begin</span> : rd_8_process
</span><span><a class="LN" id="1217"> 1217   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1218"> 1218   </a>        <span class="KW">for</span>(rd_8_t_1 = 32'sd0; rd_8_t_1 &lt;= 32'sd11; rd_8_t_1 = rd_8_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1219"> 1219   </a>          rd_8_reg[rd_8_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1220"> 1220   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1221"> 1221   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1222"> 1222   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1223"> 1223   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1224"> 1224   </a>          <span class="KW">for</span>(rd_8_t_0_1 = 32'sd0; rd_8_t_0_1 &lt;= 32'sd11; rd_8_t_0_1 = rd_8_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1225"> 1225   </a>            rd_8_reg[rd_8_t_0_1] &lt;= rd_8_reg_next[rd_8_t_0_1];
</span><span><a class="LN" id="1226"> 1226   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1227"> 1227   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1228"> 1228   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1229"> 1229   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1230"> 1230   </a>
</span><span><a class="LN" id="1231"> 1231   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="1232"> 1232   </a>
</span><span><a class="LN" id="1233"> 1233   </a>    <span class="KW">for</span>(rd_8_t_0_0 = 32'sd0; rd_8_t_0_0 &lt;= 32'sd5; rd_8_t_0_0 = rd_8_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1234"> 1234   </a>      Multiply_Add_out1_1[rd_8_t_0_0] = rd_8_reg[32'sd6 + rd_8_t_0_0];
</span><span><a class="LN" id="1235"> 1235   </a>      rd_8_reg_next[rd_8_t_0_0] = Multiply_Add_out1[rd_8_t_0_0];
</span><span><a class="LN" id="1236"> 1236   </a>      rd_8_reg_next[rd_8_t_0_0 + 32'sd6] = rd_8_reg[rd_8_t_0_0];
</span><span><a class="LN" id="1237"> 1237   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1238"> 1238   </a>
</span><span><a class="LN" id="1239"> 1239   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="1240"> 1240   </a>
</span><span><a class="LN" id="1241"> 1241   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="1242"> 1242   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="1243"> 1243   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="1244"> 1244   </a>  <span class="CT">//  count to value  = 35</span>
</span><span><a class="LN" id="1245"> 1245   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1246"> 1246   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1247"> 1247   </a>    <span class="KW">begin</span> : mergedDelay_wr_3_process
</span><span><a class="LN" id="1248"> 1248   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1249"> 1249   </a>        mergedDelay_waddr_3 &lt;= 6'b000000;
</span><span><a class="LN" id="1250"> 1250   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1251"> 1251   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1252"> 1252   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1253"> 1253   </a>          <span class="KW">if</span> (mergedDelay_waddr_3 &gt;= 6'b100011) <span class="KW">begin</span>
</span><span><a class="LN" id="1254"> 1254   </a>            mergedDelay_waddr_3 &lt;= 6'b000000;
</span><span><a class="LN" id="1255"> 1255   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1256"> 1256   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1257"> 1257   </a>            mergedDelay_waddr_3 &lt;= mergedDelay_waddr_3 + 6'b000001;
</span><span><a class="LN" id="1258"> 1258   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1259"> 1259   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1260"> 1260   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1261"> 1261   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1262"> 1262   </a>
</span><span><a class="LN" id="1263"> 1263   </a>  <span class="KW">assign</span> mergedDelay_wrenb_3 = 1'b1;
</span><span><a class="LN" id="1264"> 1264   </a>
</span><span><a class="LN" id="1265"> 1265   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="1266"> 1266   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="1267"> 1267   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="1268"> 1268   </a>  <span class="CT">//  count to value  = 35</span>
</span><span><a class="LN" id="1269"> 1269   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1270"> 1270   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1271"> 1271   </a>    <span class="KW">begin</span> : mergedDelay_rd_3_process
</span><span><a class="LN" id="1272"> 1272   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1273"> 1273   </a>        mergedDelay_raddr_3 &lt;= 6'b000001;
</span><span><a class="LN" id="1274"> 1274   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1275"> 1275   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1276"> 1276   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1277"> 1277   </a>          <span class="KW">if</span> (mergedDelay_raddr_3 &gt;= 6'b100011) <span class="KW">begin</span>
</span><span><a class="LN" id="1278"> 1278   </a>            mergedDelay_raddr_3 &lt;= 6'b000000;
</span><span><a class="LN" id="1279"> 1279   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1280"> 1280   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1281"> 1281   </a>            mergedDelay_raddr_3 &lt;= mergedDelay_raddr_3 + 6'b000001;
</span><span><a class="LN" id="1282"> 1282   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1283"> 1283   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1284"> 1284   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1285"> 1285   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1286"> 1286   </a>
</span><span><a class="LN" id="1287"> 1287   </a>  <span class="KW">assign</span> slicedInput_13 = mergedOutput_2[17:0];
</span><span><a class="LN" id="1288"> 1288   </a>
</span><span><a class="LN" id="1289"> 1289   </a>  <span class="KW">assign</span> delayOut5_2 = slicedInput_13;
</span><span><a class="LN" id="1290"> 1290   </a>
</span><span><a class="LN" id="1291"> 1291   </a>  <span class="KW">assign</span> slicedInput_14 = mergedOutput_2[35:18];
</span><span><a class="LN" id="1292"> 1292   </a>
</span><span><a class="LN" id="1293"> 1293   </a>  <span class="KW">assign</span> delayOut4_2 = slicedInput_14;
</span><span><a class="LN" id="1294"> 1294   </a>
</span><span><a class="LN" id="1295"> 1295   </a>  <span class="KW">assign</span> slicedInput_15 = mergedOutput_2[53:36];
</span><span><a class="LN" id="1296"> 1296   </a>
</span><span><a class="LN" id="1297"> 1297   </a>  <span class="KW">assign</span> delayOut3_2 = slicedInput_15;
</span><span><a class="LN" id="1298"> 1298   </a>
</span><span><a class="LN" id="1299"> 1299   </a>  <span class="KW">assign</span> slicedInput_16 = mergedOutput_2[71:54];
</span><span><a class="LN" id="1300"> 1300   </a>
</span><span><a class="LN" id="1301"> 1301   </a>  <span class="KW">assign</span> delayOut2_2 = slicedInput_16;
</span><span><a class="LN" id="1302"> 1302   </a>
</span><span><a class="LN" id="1303"> 1303   </a>  <span class="KW">assign</span> slicedInput_17 = mergedOutput_2[89:72];
</span><span><a class="LN" id="1304"> 1304   </a>
</span><span><a class="LN" id="1305"> 1305   </a>  <span class="KW">assign</span> delayOut1_2 = slicedInput_17;
</span><span><a class="LN" id="1306"> 1306   </a>
</span><span><a class="LN" id="1307"> 1307   </a>  <span class="KW">assign</span> delayIn5 = ic[5];
</span><span><a class="LN" id="1308"> 1308   </a>
</span><span><a class="LN" id="1309"> 1309   </a>  <span class="KW">assign</span> delayIn4 = ic[4];
</span><span><a class="LN" id="1310"> 1310   </a>
</span><span><a class="LN" id="1311"> 1311   </a>  <span class="KW">assign</span> delayIn3 = ic[3];
</span><span><a class="LN" id="1312"> 1312   </a>
</span><span><a class="LN" id="1313"> 1313   </a>  <span class="KW">assign</span> delayIn2 = ic[2];
</span><span><a class="LN" id="1314"> 1314   </a>
</span><span><a class="LN" id="1315"> 1315   </a>  <span class="KW">assign</span> delayIn1 = ic[1];
</span><span><a class="LN" id="1316"> 1316   </a>
</span><span><a class="LN" id="1317"> 1317   </a>  <span class="KW">assign</span> delayIn0 = ic[0];
</span><span><a class="LN" id="1318"> 1318   </a>
</span><span><a class="LN" id="1319"> 1319   </a>  <span class="KW">assign</span> mergedInput_2 = <b>{</b>delayIn0, delayIn1, delayIn2, delayIn3, delayIn4, delayIn5<b>}</b>;
</span><span><a class="LN" id="1320"> 1320   </a>
</span><span><a class="LN" id="1321"> 1321   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1322"> 1322   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1323"> 1323   </a>    <span class="KW">begin</span> : mergedDelay_reginc_2_process
</span><span><a class="LN" id="1324"> 1324   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1325"> 1325   </a>        mergedDelay_regin_2 &lt;= 108'h000000000000000000000000000;
</span><span><a class="LN" id="1326"> 1326   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1327"> 1327   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1328"> 1328   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1329"> 1329   </a>          mergedDelay_regin_2 &lt;= mergedInput_2;
</span><span><a class="LN" id="1330"> 1330   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1331"> 1331   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1332"> 1332   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1333"> 1333   </a>
</span><span><a class="LN" id="1334"> 1334   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(6),
</span><span><a class="LN" id="1335"> 1335   </a>                                     .DataWidth(108)
</span><span><a class="LN" id="1336"> 1336   </a>                                     )
</span><span><a class="LN" id="1337"> 1337   </a>                                   u_ShiftRegisterRAM_Wrapper_1 (.clk(clk),
</span><span><a class="LN" id="1338"> 1338   </a>                                                                 .reset(reset),
</span><span><a class="LN" id="1339"> 1339   </a>                                                                 .enb(enb),
</span><span><a class="LN" id="1340"> 1340   </a>                                                                 .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="1341"> 1341   </a>                                                                 .wr_din(mergedDelay_regin_2),
</span><span><a class="LN" id="1342"> 1342   </a>                                                                 .wr_addr(mergedDelay_waddr_3),
</span><span><a class="LN" id="1343"> 1343   </a>                                                                 .wr_en(mergedDelay_wrenb_3),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="1344"> 1344   </a>                                                                 .rd_addr(mergedDelay_raddr_3),
</span><span><a class="LN" id="1345"> 1345   </a>                                                                 .dout(mergedDelay_regout_2)
</span><span><a class="LN" id="1346"> 1346   </a>                                                                 );
</span><span><a class="LN" id="1347"> 1347   </a>
</span><span><a class="LN" id="1348"> 1348   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1349"> 1349   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1350"> 1350   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_2_process
</span><span><a class="LN" id="1351"> 1351   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1352"> 1352   </a>        mergedOutput_2 &lt;= 108'h000000000000000000000000000;
</span><span><a class="LN" id="1353"> 1353   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1354"> 1354   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1355"> 1355   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1356"> 1356   </a>          mergedOutput_2 &lt;= mergedDelay_regout_2;
</span><span><a class="LN" id="1357"> 1357   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1358"> 1358   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1359"> 1359   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1360"> 1360   </a>
</span><span><a class="LN" id="1361"> 1361   </a>  <span class="KW">assign</span> slicedInput_18 = mergedOutput_2[107:90];
</span><span><a class="LN" id="1362"> 1362   </a>
</span><span><a class="LN" id="1363"> 1363   </a>  <span class="KW">assign</span> delayOut0_2 = slicedInput_18;
</span><span><a class="LN" id="1364"> 1364   </a>
</span><span><a class="LN" id="1365"> 1365   </a>  <span class="KW">assign</span> ic_6[0] = delayOut0_2;
</span><span><a class="LN" id="1366"> 1366   </a>  <span class="KW">assign</span> ic_6[1] = delayOut1_2;
</span><span><a class="LN" id="1367"> 1367   </a>  <span class="KW">assign</span> ic_6[2] = delayOut2_2;
</span><span><a class="LN" id="1368"> 1368   </a>  <span class="KW">assign</span> ic_6[3] = delayOut3_2;
</span><span><a class="LN" id="1369"> 1369   </a>  <span class="KW">assign</span> ic_6[4] = delayOut4_2;
</span><span><a class="LN" id="1370"> 1370   </a>  <span class="KW">assign</span> ic_6[5] = delayOut5_2;
</span><span><a class="LN" id="1371"> 1371   </a>
</span><span><a class="LN" id="1372"> 1372   </a>
</span><span><a  class="LN" id="1373" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1373   </a>  <span class="KW">genvar</span> t_0_051;
</span><span><a  class="LN" id="1374" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1374   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="1375" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1375   </a>    <span class="KW">for</span>(t_0_051 = 32'sd0; t_0_051 &lt;= 32'sd5; t_0_051 = t_0_051 + 32'sd1) <span class="KW">begin</span>:Subtract_out1_gen
</span><span><a  class="LN" id="1376" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1376   </a>      <span class="KW">assign</span> Subtract_sub_cast[t_0_051] = <b>{</b><b>{</b>5<b>{</b>Multiply_Add_out1_1[t_0_051][17]<b>}</b><b>}</b>, Multiply_Add_out1_1[t_0_051]<b>}</b>;
</span><span><a  class="LN" id="1377" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1377   </a>      <span class="KW">assign</span> Subtract_sub_cast_1[t_0_051] = <b>{</b>ic_6[t_0_051][17], <b>{</b>ic_6[t_0_051], 4'b0000<b>}</b><b>}</b>;
</span><span><a  class="LN" id="1378" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1378   </a>      <span class="KW">assign</span> Subtract_sub_temp[t_0_051] = Subtract_sub_cast[t_0_051] - Subtract_sub_cast_1[t_0_051];
</span><span><a  class="LN" id="1379" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1379   </a>      <span class="KW">assign</span> Subtract_out1[t_0_051] = Subtract_sub_temp[t_0_051][17:0];
</span><span><a  class="LN" id="1380" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1380   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="1381" href="matlab:set_param('HDL_pfc_gold_fi','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi:517')" name="code2model"> 1381   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="1382"> 1382   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1383"> 1383   </a>    <span class="KW">begin</span> : rd_11_process
</span><span><a class="LN" id="1384"> 1384   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1385"> 1385   </a>        <span class="KW">for</span>(rd_11_t_1 = 32'sd0; rd_11_t_1 &lt;= 32'sd5; rd_11_t_1 = rd_11_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1386"> 1386   </a>          Subtract_out1_1[rd_11_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1387"> 1387   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1388"> 1388   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1389"> 1389   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1390"> 1390   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1391"> 1391   </a>          <span class="KW">for</span>(rd_11_t_0_0 = 32'sd0; rd_11_t_0_0 &lt;= 32'sd5; rd_11_t_0_0 = rd_11_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1392"> 1392   </a>            Subtract_out1_1[rd_11_t_0_0] &lt;= Subtract_out1[rd_11_t_0_0];
</span><span><a class="LN" id="1393"> 1393   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1394"> 1394   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1395"> 1395   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1396"> 1396   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1397"> 1397   </a>
</span><span><a class="LN" id="1398"> 1398   </a>
</span><span><a class="LN" id="1399"> 1399   </a>  <span class="KW">genvar</span> ii61;
</span><span><a class="LN" id="1400"> 1400   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="1401"> 1401   </a>    <span class="KW">for</span>(ii61 = 32'sd0; ii61 &lt;= 32'sd5; ii61 = ii61 + 32'sd1) <span class="KW">begin</span>:Discrete_Time_Integrator_indtc_gen
</span><span><a class="LN" id="1402"> 1402   </a>      <span class="KW">assign</span> Discrete_Time_Integrator_indtc[ii61] = Subtract_out1_1[ii61];
</span><span><a class="LN" id="1403"> 1403   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1404"> 1404   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="1405"> 1405   </a>
</span><span><a class="LN" id="1406"> 1406   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1407"> 1407   </a>    <span class="KW">begin</span> : rd_12_process
</span><span><a class="LN" id="1408"> 1408   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1409"> 1409   </a>        <span class="KW">for</span>(rd_12_t_1 = 32'sd0; rd_12_t_1 &lt;= 32'sd5; rd_12_t_1 = rd_12_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1410"> 1410   </a>          Discrete_Time_Integrator_indtc_1[rd_12_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1411"> 1411   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1412"> 1412   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1413"> 1413   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1414"> 1414   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1415"> 1415   </a>          <span class="KW">for</span>(rd_12_t_0_0 = 32'sd0; rd_12_t_0_0 &lt;= 32'sd5; rd_12_t_0_0 = rd_12_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1416"> 1416   </a>            Discrete_Time_Integrator_indtc_1[rd_12_t_0_0] &lt;= Discrete_Time_Integrator_indtc[rd_12_t_0_0];
</span><span><a class="LN" id="1417"> 1417   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1418"> 1418   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1419"> 1419   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1420"> 1420   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1421"> 1421   </a>
</span><span><a class="LN" id="1422"> 1422   </a>  <span class="KW">assign</span> gain_cast = <b>{</b>Discrete_Time_Integrator_indtc_1[0][17], Discrete_Time_Integrator_indtc_1[0]<b>}</b>;
</span><span><a class="LN" id="1423"> 1423   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_gain[0] = <b>{</b><b>{</b>3<b>{</b>gain_cast[18]<b>}</b><b>}</b>, gain_cast[18:4]<b>}</b>;
</span><span><a class="LN" id="1424"> 1424   </a>  <span class="KW">assign</span> gain_cast_1 = <b>{</b>Discrete_Time_Integrator_indtc_1[1][17], Discrete_Time_Integrator_indtc_1[1]<b>}</b>;
</span><span><a class="LN" id="1425"> 1425   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_gain[1] = <b>{</b><b>{</b>3<b>{</b>gain_cast_1[18]<b>}</b><b>}</b>, gain_cast_1[18:4]<b>}</b>;
</span><span><a class="LN" id="1426"> 1426   </a>  <span class="KW">assign</span> gain_cast_2 = <b>{</b>Discrete_Time_Integrator_indtc_1[2][17], Discrete_Time_Integrator_indtc_1[2]<b>}</b>;
</span><span><a class="LN" id="1427"> 1427   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_gain[2] = <b>{</b><b>{</b>3<b>{</b>gain_cast_2[18]<b>}</b><b>}</b>, gain_cast_2[18:4]<b>}</b>;
</span><span><a class="LN" id="1428"> 1428   </a>  <span class="KW">assign</span> gain_cast_3 = <b>{</b>Discrete_Time_Integrator_indtc_1[3][17], Discrete_Time_Integrator_indtc_1[3]<b>}</b>;
</span><span><a class="LN" id="1429"> 1429   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_gain[3] = <b>{</b><b>{</b>3<b>{</b>gain_cast_3[18]<b>}</b><b>}</b>, gain_cast_3[18:4]<b>}</b>;
</span><span><a class="LN" id="1430"> 1430   </a>  <span class="KW">assign</span> gain_cast_4 = <b>{</b>Discrete_Time_Integrator_indtc_1[4][17], Discrete_Time_Integrator_indtc_1[4]<b>}</b>;
</span><span><a class="LN" id="1431"> 1431   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_gain[4] = <b>{</b><b>{</b>3<b>{</b>gain_cast_4[18]<b>}</b><b>}</b>, gain_cast_4[18:4]<b>}</b>;
</span><span><a class="LN" id="1432"> 1432   </a>  <span class="KW">assign</span> gain_cast_5 = <b>{</b>Discrete_Time_Integrator_indtc_1[5][17], Discrete_Time_Integrator_indtc_1[5]<b>}</b>;
</span><span><a class="LN" id="1433"> 1433   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_gain[5] = <b>{</b><b>{</b>3<b>{</b>gain_cast_5[18]<b>}</b><b>}</b>, gain_cast_5[18:4]<b>}</b>;
</span><span><a class="LN" id="1434"> 1434   </a>
</span><span><a class="LN" id="1435"> 1435   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1436"> 1436   </a>    <span class="KW">begin</span> : rd_13_process
</span><span><a class="LN" id="1437"> 1437   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1438"> 1438   </a>        <span class="KW">for</span>(rd_13_t_1 = 32'sd0; rd_13_t_1 &lt;= 32'sd5; rd_13_t_1 = rd_13_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1439"> 1439   </a>          Discrete_Time_Integrator_u_gain_1[rd_13_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1440"> 1440   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1441"> 1441   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1442"> 1442   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1443"> 1443   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1444"> 1444   </a>          <span class="KW">for</span>(rd_13_t_0_0 = 32'sd0; rd_13_t_0_0 &lt;= 32'sd5; rd_13_t_0_0 = rd_13_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1445"> 1445   </a>            Discrete_Time_Integrator_u_gain_1[rd_13_t_0_0] &lt;= Discrete_Time_Integrator_u_gain[rd_13_t_0_0];
</span><span><a class="LN" id="1446"> 1446   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1447"> 1447   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1448"> 1448   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1449"> 1449   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1450"> 1450   </a>
</span><span><a class="LN" id="1451"> 1451   </a>
</span><span><a class="LN" id="1452"> 1452   </a>  <span class="KW">genvar</span> ii71;
</span><span><a class="LN" id="1453"> 1453   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="1454"> 1454   </a>    <span class="KW">for</span>(ii71 = 32'sd0; ii71 &lt;= 32'sd5; ii71 = ii71 + 32'sd1) <span class="KW">begin</span>:Discrete_Time_Integrator_u_dtc_gen
</span><span><a class="LN" id="1455"> 1455   </a>      <span class="KW">assign</span> Discrete_Time_Integrator_u_dtc[ii71] = Discrete_Time_Integrator_u_gain_1[ii71];
</span><span><a class="LN" id="1456"> 1456   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1457"> 1457   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="1458"> 1458   </a>
</span><span><a class="LN" id="1459"> 1459   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1460"> 1460   </a>    <span class="KW">begin</span> : rd_14_process
</span><span><a class="LN" id="1461"> 1461   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1462"> 1462   </a>        <span class="KW">for</span>(rd_14_t_1 = 32'sd0; rd_14_t_1 &lt;= 32'sd5; rd_14_t_1 = rd_14_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1463"> 1463   </a>          Discrete_Time_Integrator_u_dtc_1[rd_14_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1464"> 1464   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1465"> 1465   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1466"> 1466   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1467"> 1467   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1468"> 1468   </a>          <span class="KW">for</span>(rd_14_t_0_0 = 32'sd0; rd_14_t_0_0 &lt;= 32'sd5; rd_14_t_0_0 = rd_14_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1469"> 1469   </a>            Discrete_Time_Integrator_u_dtc_1[rd_14_t_0_0] &lt;= Discrete_Time_Integrator_u_dtc[rd_14_t_0_0];
</span><span><a class="LN" id="1470"> 1470   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1471"> 1471   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1472"> 1472   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1473"> 1473   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1474"> 1474   </a>
</span><span><a class="LN" id="1475"> 1475   </a>  <span class="KW">assign</span> slicedInput_19 = mergedOutput_3[17:0];
</span><span><a class="LN" id="1476"> 1476   </a>
</span><span><a class="LN" id="1477"> 1477   </a>  <span class="KW">assign</span> delayOut5_3 = slicedInput_19;
</span><span><a class="LN" id="1478"> 1478   </a>
</span><span><a class="LN" id="1479"> 1479   </a>  <span class="KW">assign</span> slicedInput_20 = mergedOutput_3[35:18];
</span><span><a class="LN" id="1480"> 1480   </a>
</span><span><a class="LN" id="1481"> 1481   </a>  <span class="KW">assign</span> delayOut4_3 = slicedInput_20;
</span><span><a class="LN" id="1482"> 1482   </a>
</span><span><a class="LN" id="1483"> 1483   </a>  <span class="KW">assign</span> slicedInput_21 = mergedOutput_3[53:36];
</span><span><a class="LN" id="1484"> 1484   </a>
</span><span><a class="LN" id="1485"> 1485   </a>  <span class="KW">assign</span> delayOut3_3 = slicedInput_21;
</span><span><a class="LN" id="1486"> 1486   </a>
</span><span><a class="LN" id="1487"> 1487   </a>  <span class="KW">assign</span> slicedInput_22 = mergedOutput_3[71:54];
</span><span><a class="LN" id="1488"> 1488   </a>
</span><span><a class="LN" id="1489"> 1489   </a>  <span class="KW">assign</span> delayOut2_3 = slicedInput_22;
</span><span><a class="LN" id="1490"> 1490   </a>
</span><span><a class="LN" id="1491"> 1491   </a>  <span class="KW">assign</span> slicedInput_23 = mergedOutput_3[89:72];
</span><span><a class="LN" id="1492"> 1492   </a>
</span><span><a class="LN" id="1493"> 1493   </a>  <span class="KW">assign</span> delayOut1_3 = slicedInput_23;
</span><span><a class="LN" id="1494"> 1494   </a>
</span><span><a class="LN" id="1495"> 1495   </a>  <span class="KW">assign</span> delayIn5_1 = ic[5];
</span><span><a class="LN" id="1496"> 1496   </a>
</span><span><a class="LN" id="1497"> 1497   </a>  <span class="KW">assign</span> delayIn4_1 = ic[4];
</span><span><a class="LN" id="1498"> 1498   </a>
</span><span><a class="LN" id="1499"> 1499   </a>  <span class="KW">assign</span> delayIn3_1 = ic[3];
</span><span><a class="LN" id="1500"> 1500   </a>
</span><span><a class="LN" id="1501"> 1501   </a>  <span class="KW">assign</span> delayIn2_1 = ic[2];
</span><span><a class="LN" id="1502"> 1502   </a>
</span><span><a class="LN" id="1503"> 1503   </a>  <span class="KW">assign</span> delayIn1_1 = ic[1];
</span><span><a class="LN" id="1504"> 1504   </a>
</span><span><a class="LN" id="1505"> 1505   </a>  <span class="KW">assign</span> delayIn0_1 = ic[0];
</span><span><a class="LN" id="1506"> 1506   </a>
</span><span><a class="LN" id="1507"> 1507   </a>  <span class="KW">assign</span> mergedInput_3 = <b>{</b>delayIn0_1, delayIn1_1, delayIn2_1, delayIn3_1, delayIn4_1, delayIn5_1<b>}</b>;
</span><span><a class="LN" id="1508"> 1508   </a>
</span><span><a class="LN" id="1509"> 1509   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1510"> 1510   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1511"> 1511   </a>    <span class="KW">begin</span> : mergedDelay_reginc_3_process
</span><span><a class="LN" id="1512"> 1512   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1513"> 1513   </a>        mergedDelay_regin_3 &lt;= 108'h000000000000000000000000000;
</span><span><a class="LN" id="1514"> 1514   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1515"> 1515   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1516"> 1516   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1517"> 1517   </a>          mergedDelay_regin_3 &lt;= mergedInput_3;
</span><span><a class="LN" id="1518"> 1518   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1519"> 1519   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1520"> 1520   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1521"> 1521   </a>
</span><span><a class="LN" id="1522"> 1522   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(6),
</span><span><a class="LN" id="1523"> 1523   </a>                                     .DataWidth(108)
</span><span><a class="LN" id="1524"> 1524   </a>                                     )
</span><span><a class="LN" id="1525"> 1525   </a>                                   u_ShiftRegisterRAM_Wrapper_2 (.clk(clk),
</span><span><a class="LN" id="1526"> 1526   </a>                                                                 .reset(reset),
</span><span><a class="LN" id="1527"> 1527   </a>                                                                 .enb(enb),
</span><span><a class="LN" id="1528"> 1528   </a>                                                                 .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="1529"> 1529   </a>                                                                 .wr_din(mergedDelay_regin_3),
</span><span><a class="LN" id="1530"> 1530   </a>                                                                 .wr_addr(mergedDelay_waddr),
</span><span><a class="LN" id="1531"> 1531   </a>                                                                 .wr_en(mergedDelay_wrenb),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="1532"> 1532   </a>                                                                 .rd_addr(mergedDelay_raddr),
</span><span><a class="LN" id="1533"> 1533   </a>                                                                 .dout(mergedDelay_regout_3)
</span><span><a class="LN" id="1534"> 1534   </a>                                                                 );
</span><span><a class="LN" id="1535"> 1535   </a>
</span><span><a class="LN" id="1536"> 1536   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="1537"> 1537   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1538"> 1538   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_3_process
</span><span><a class="LN" id="1539"> 1539   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1540"> 1540   </a>        mergedOutput_3 &lt;= 108'h000000000000000000000000000;
</span><span><a class="LN" id="1541"> 1541   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1542"> 1542   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1543"> 1543   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1544"> 1544   </a>          mergedOutput_3 &lt;= mergedDelay_regout_3;
</span><span><a class="LN" id="1545"> 1545   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1546"> 1546   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1547"> 1547   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1548"> 1548   </a>
</span><span><a class="LN" id="1549"> 1549   </a>  <span class="KW">assign</span> slicedInput_24 = mergedOutput_3[107:90];
</span><span><a class="LN" id="1550"> 1550   </a>
</span><span><a class="LN" id="1551"> 1551   </a>  <span class="KW">assign</span> delayOut0_3 = slicedInput_24;
</span><span><a class="LN" id="1552"> 1552   </a>
</span><span><a class="LN" id="1553"> 1553   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_add_in[0] = delayOut0_3;
</span><span><a class="LN" id="1554"> 1554   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_add_in[1] = delayOut1_3;
</span><span><a class="LN" id="1555"> 1555   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_add_in[2] = delayOut2_3;
</span><span><a class="LN" id="1556"> 1556   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_add_in[3] = delayOut3_3;
</span><span><a class="LN" id="1557"> 1557   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_add_in[4] = delayOut4_3;
</span><span><a class="LN" id="1558"> 1558   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_add_in[5] = delayOut5_3;
</span><span><a class="LN" id="1559"> 1559   </a>
</span><span><a class="LN" id="1560"> 1560   </a>
</span><span><a class="LN" id="1561"> 1561   </a>  <span class="KW">genvar</span> t_0_061;
</span><span><a class="LN" id="1562"> 1562   </a>  <span class="KW">generate</span>
</span><span><a class="LN" id="1563"> 1563   </a>    <span class="KW">for</span>(t_0_061 = 32'sd0; t_0_061 &lt;= 32'sd5; t_0_061 = t_0_061 + 32'sd1) <span class="KW">begin</span>:Discrete_Time_Integrator_u_add_gen
</span><span><a class="LN" id="1564"> 1564   </a>      <span class="KW">assign</span> adder_add_cast[t_0_061] = <b>{</b>Discrete_Time_Integrator_add_in[t_0_061][17], Discrete_Time_Integrator_add_in[t_0_061]<b>}</b>;
</span><span><a class="LN" id="1565"> 1565   </a>      <span class="KW">assign</span> adder_add_cast_1[t_0_061] = <b>{</b>Discrete_Time_Integrator_u_dtc_1[t_0_061][17], Discrete_Time_Integrator_u_dtc_1[t_0_061]<b>}</b>;
</span><span><a class="LN" id="1566"> 1566   </a>      <span class="KW">assign</span> adder_add_temp[t_0_061] = adder_add_cast[t_0_061] + adder_add_cast_1[t_0_061];
</span><span><a class="LN" id="1567"> 1567   </a>      <span class="KW">assign</span> Discrete_Time_Integrator_u_add[t_0_061] = ((adder_add_temp[t_0_061][18] == 1'b0) &amp;&amp; (adder_add_temp[t_0_061][17] != 1'b0) ? 18'sb011111111111111111 :
</span><span><a class="LN" id="1568"> 1568   </a>                  ((adder_add_temp[t_0_061][18] == 1'b1) &amp;&amp; (adder_add_temp[t_0_061][17] != 1'b1) ? 18'sb100000000000000000 :
</span><span><a class="LN" id="1569"> 1569   </a>                  $<span class="KW">signed</span>(adder_add_temp[t_0_061][17:0])));
</span><span><a class="LN" id="1570"> 1570   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1571"> 1571   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="1572"> 1572   </a>
</span><span><a class="LN" id="1573"> 1573   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1574"> 1574   </a>    <span class="KW">begin</span> : rd_15_process
</span><span><a class="LN" id="1575"> 1575   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1576"> 1576   </a>        <span class="KW">for</span>(rd_15_t_1 = 32'sd0; rd_15_t_1 &lt;= 32'sd5; rd_15_t_1 = rd_15_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1577"> 1577   </a>          Discrete_Time_Integrator_u_add_1[rd_15_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1578"> 1578   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1579"> 1579   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1580"> 1580   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1581"> 1581   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1582"> 1582   </a>          <span class="KW">for</span>(rd_15_t_0_0 = 32'sd0; rd_15_t_0_0 &lt;= 32'sd5; rd_15_t_0_0 = rd_15_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1583"> 1583   </a>            Discrete_Time_Integrator_u_add_1[rd_15_t_0_0] &lt;= Discrete_Time_Integrator_u_add[rd_15_t_0_0];
</span><span><a class="LN" id="1584"> 1584   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1585"> 1585   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1586"> 1586   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1587"> 1587   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1588"> 1588   </a>
</span><span><a class="LN" id="1589"> 1589   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="1590"> 1590   </a>
</span><span><a class="LN" id="1591"> 1591   </a>    <span class="KW">for</span>(Discrete_Time_Integrator_saturate_ii = 32'sd0; Discrete_Time_Integrator_saturate_ii &lt;= 32'sd5; Discrete_Time_Integrator_saturate_ii = Discrete_Time_Integrator_saturate_ii + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1592"> 1592   </a>      <span class="KW">if</span> (Discrete_Time_Integrator_u_add_1[Discrete_Time_Integrator_saturate_ii] &gt; 18'sb000110010000000000) <span class="KW">begin</span>
</span><span><a class="LN" id="1593"> 1593   </a>        Discrete_Time_Integrator_u_sat[Discrete_Time_Integrator_saturate_ii] = 18'sb000110010000000000;
</span><span><a class="LN" id="1594"> 1594   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1595"> 1595   </a>      <span class="KW">else</span> <span class="KW">if</span> (Discrete_Time_Integrator_u_add_1[Discrete_Time_Integrator_saturate_ii] &lt; 18'sb111001110000000000) <span class="KW">begin</span>
</span><span><a class="LN" id="1596"> 1596   </a>        Discrete_Time_Integrator_u_sat[Discrete_Time_Integrator_saturate_ii] = 18'sb111001110000000000;
</span><span><a class="LN" id="1597"> 1597   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1598"> 1598   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1599"> 1599   </a>        Discrete_Time_Integrator_u_sat[Discrete_Time_Integrator_saturate_ii] = Discrete_Time_Integrator_u_add_1[Discrete_Time_Integrator_saturate_ii];
</span><span><a class="LN" id="1600"> 1600   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1601"> 1601   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1602"> 1602   </a>
</span><span><a class="LN" id="1603"> 1603   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="1604"> 1604   </a>
</span><span><a class="LN" id="1605"> 1605   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1606"> 1606   </a>    <span class="KW">begin</span> : crp_out_delay_process
</span><span><a class="LN" id="1607"> 1607   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1608"> 1608   </a>        <span class="KW">for</span>(crp_out_delay_t_1 = 32'sd0; crp_out_delay_t_1 &lt;= 32'sd5; crp_out_delay_t_1 = crp_out_delay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1609"> 1609   </a>          Discrete_Time_Integrator_u_sat_1[crp_out_delay_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1610"> 1610   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1611"> 1611   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1612"> 1612   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1613"> 1613   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1614"> 1614   </a>          <span class="KW">for</span>(crp_out_delay_t_0_0 = 32'sd0; crp_out_delay_t_0_0 &lt;= 32'sd5; crp_out_delay_t_0_0 = crp_out_delay_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1615"> 1615   </a>            Discrete_Time_Integrator_u_sat_1[crp_out_delay_t_0_0] &lt;= Discrete_Time_Integrator_u_sat[crp_out_delay_t_0_0];
</span><span><a class="LN" id="1616"> 1616   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1617"> 1617   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1618"> 1618   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1619"> 1619   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1620"> 1620   </a>
</span><span><a class="LN" id="1621"> 1621   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1622"> 1622   </a>    <span class="KW">begin</span> : Discrete_Time_Integrator_reg_bypass_process
</span><span><a class="LN" id="1623"> 1623   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1624"> 1624   </a>        <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_1_0 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_1_0 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_1_0 = Discrete_Time_Integrator_reg_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1625"> 1625   </a>          Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1626"> 1626   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1627"> 1627   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1628"> 1628   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1629"> 1629   </a>        <span class="KW">if</span> (enb_1_67_1) <span class="KW">begin</span>
</span><span><a class="LN" id="1630"> 1630   </a>          <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_0_1 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_0_1 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_0_1 = Discrete_Time_Integrator_reg_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1631"> 1631   </a>            Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_0_1] &lt;= Discrete_Time_Integrator_reg_bypass_reg_next[Discrete_Time_Integrator_reg_bypass_t_0_1];
</span><span><a class="LN" id="1632"> 1632   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1633"> 1633   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1634"> 1634   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1635"> 1635   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1636"> 1636   </a>
</span><span><a class="LN" id="1637"> 1637   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="1638"> 1638   </a>    <span class="KW">if</span> (enb_1_67_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1639"> 1639   </a>      <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_1 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_1 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_1 = Discrete_Time_Integrator_reg_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1640"> 1640   </a>        Discrete_Time_Integrator_x_reg[Discrete_Time_Integrator_reg_bypass_t_1] = Discrete_Time_Integrator_u_sat_1[Discrete_Time_Integrator_reg_bypass_t_1];
</span><span><a class="LN" id="1641"> 1641   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1642"> 1642   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1643"> 1643   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1644"> 1644   </a>      <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_0_0 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_0_0 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_0_0 = Discrete_Time_Integrator_reg_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1645"> 1645   </a>        Discrete_Time_Integrator_x_reg[Discrete_Time_Integrator_reg_bypass_t_0_0] = Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_0_0];
</span><span><a class="LN" id="1646"> 1646   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1647"> 1647   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1648"> 1648   </a>
</span><span><a class="LN" id="1649"> 1649   </a>    <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_2 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_2 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_2 = Discrete_Time_Integrator_reg_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1650"> 1650   </a>      Discrete_Time_Integrator_reg_bypass_reg_next[Discrete_Time_Integrator_reg_bypass_t_2] = Discrete_Time_Integrator_u_sat_1[Discrete_Time_Integrator_reg_bypass_t_2];
</span><span><a class="LN" id="1651"> 1651   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1652"> 1652   </a>
</span><span><a class="LN" id="1653"> 1653   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="1654"> 1654   </a>
</span><span><a class="LN" id="1655"> 1655   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_1[0] = Discrete_Time_Integrator_x_reg[0];
</span><span><a class="LN" id="1656"> 1656   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_1[1] = Discrete_Time_Integrator_x_reg[1];
</span><span><a class="LN" id="1657"> 1657   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_1[2] = Discrete_Time_Integrator_x_reg[2];
</span><span><a class="LN" id="1658"> 1658   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_1[3] = Discrete_Time_Integrator_x_reg[3];
</span><span><a class="LN" id="1659"> 1659   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_1[4] = Discrete_Time_Integrator_x_reg[4];
</span><span><a class="LN" id="1660"> 1660   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_1[5] = Discrete_Time_Integrator_x_reg[5];
</span><span><a class="LN" id="1661"> 1661   </a>
</span><span><a class="LN" id="1662"> 1662   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="1663"> 1663   </a>    <span class="KW">begin</span> : rd_0_1_process
</span><span><a class="LN" id="1664"> 1664   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="1665"> 1665   </a>        <span class="KW">for</span>(rd_0_t_1 = 32'sd0; rd_0_t_1 &lt;= 32'sd5; rd_0_t_1 = rd_0_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1666"> 1666   </a>          ic[rd_0_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="1667"> 1667   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1668"> 1668   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1669"> 1669   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="1670"> 1670   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="1671"> 1671   </a>          <span class="KW">for</span>(rd_0_t_0_0 = 32'sd0; rd_0_t_0_0 &lt;= 32'sd5; rd_0_t_0_0 = rd_0_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="1672"> 1672   </a>            ic[rd_0_t_0_0] &lt;= Discrete_Time_Integrator_x_reg_1[rd_0_t_0_0];
</span><span><a class="LN" id="1673"> 1673   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="1674"> 1674   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="1675"> 1675   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="1676"> 1676   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="1677"> 1677   </a>
</span><span><a class="LN" id="1678"> 1678   </a>  <span class="KW">assign</span> ic_0 = ic[0];
</span><span><a class="LN" id="1679"> 1679   </a>
</span><span><a class="LN" id="1680"> 1680   </a>  <span class="KW">assign</span> ic_1 = ic[1];
</span><span><a class="LN" id="1681"> 1681   </a>
</span><span><a class="LN" id="1682"> 1682   </a>  <span class="KW">assign</span> ic_2 = ic[2];
</span><span><a class="LN" id="1683"> 1683   </a>
</span><span><a class="LN" id="1684"> 1684   </a>  <span class="KW">assign</span> ic_3 = ic[3];
</span><span><a class="LN" id="1685"> 1685   </a>
</span><span><a class="LN" id="1686"> 1686   </a>  <span class="KW">assign</span> ic_4 = ic[4];
</span><span><a class="LN" id="1687"> 1687   </a>
</span><span><a class="LN" id="1688"> 1688   </a>  <span class="KW">assign</span> ic_5 = ic[5];
</span><span><a class="LN" id="1689"> 1689   </a>
</span><span><a class="LN" id="1690"> 1690   </a><span class="KW">endmodule</span>  <span class="CT">// FET_CTRL</span>
</span><span><a class="LN" id="1691"> 1691   </a>
</span><span><a class="LN" id="1692"> 1692   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
