<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de clocks.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/clocks.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : CLOCKS</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef _HARDWARE_REGS_CLOCKS_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define _HARDWARE_REGS_CLOCKS_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT0_CTRL</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10c3b1d4eca6b4c3efa66c2bc5860c6d">   18</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5b5ba77eacb15550b4398e173f3e5646">   19</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_BITS   _u(0x10131de0)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3123d89a94515b5e9f40f3f62ae1fc32">   20</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_CTRL_ENABLED</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Description : clock generator is enabled</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a913a73633cf5a06c3727c57f7376a1d5">   24</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0cb567a60b01f8508650bd6103ef7997">   25</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d5559adf42f63a54d32d770553dda8a">   26</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLED_MSB    _u(28)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa9482e55d67069d89a29909ca26a92c6">   27</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLED_LSB    _u(28)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab76a5b97cdce1c583e0e8cab1ea4369b">   28</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_CTRL_NUDGE</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// Description : An edge on this signal shifts the phase of the output by 1</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//               cycle of the input clock</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//               This can be done at any time</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71d0972e926cadca1a380b9c82d10ce6">   34</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_NUDGE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10333754243bb8c540a4bf0de33bc533">   35</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_NUDGE_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79db61b3dab4dc86cd982fd32bc2ccab">   36</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_NUDGE_MSB    _u(20)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6fbc7a1b6b5df65aa8e757b71bd38fc">   37</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_NUDGE_LSB    _u(20)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a901bc5c39173d0816710a24a2c79b822">   38</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_NUDGE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_CTRL_PHASE</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Description : This delays the enable signal by up to 3 cycles of the input</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               clock</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//               This must be set before the clock is enabled to have any effect</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8ddc1addfb370bd43837e874eb8c3a9">   44</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_PHASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a368fa01eaba74e5c269c9c04550f4ee1">   45</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_PHASE_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae6f092c2fbed2c1e19ac67f22ad6a092">   46</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_PHASE_MSB    _u(17)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa9516ad46a8abe61003eefe09a7e9d64">   47</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_PHASE_LSB    _u(16)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a722108a7b04698c5c051a0c0e7d26e44">   48</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_PHASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_CTRL_DC50</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// Description : Enables duty cycle correction for odd divisors, can be changed</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//               on-the-fly</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac920f59a638c796d50b083c190e8a803">   53</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_DC50_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab804d3df457095283e7f61c03087502a">   54</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_DC50_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95982c3419e1c4e40103f23c9b4ad931">   55</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_DC50_MSB    _u(12)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a430c137018bf5a10a1292c133d158f02">   56</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_DC50_LSB    _u(12)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a615181c02b1ba67d0dc1d0ebd5218e98">   57</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_DC50_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_CTRL_ENABLE</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">// Description : Starts and stops the clock generator cleanly</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a33b36c050492d81ae550ed678b2a2a28">   61</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af1da97e11a2c7e9090b0471634a5d21f">   62</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84981afdbbd1830904d33299b68c3857">   63</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac1431296a0f53ba5134368b53186b539">   64</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLE_LSB    _u(11)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3dbf906fea90fdda199453107f2c53b5">   65</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_CTRL_KILL</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">// Description : Asynchronously kills the clock generator, enable must be set</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//               low before deasserting kill</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5516e4db363495940410300f853767db">   70</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_KILL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afbb7fd174c2d354e4fb8fa8b8aa7aeda">   71</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_KILL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a228e60f6432c32c296f7f31a56801894">   72</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_KILL_MSB    _u(10)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a18bf1ba3535012b1c35142c8c1a77458">   73</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_KILL_LSB    _u(10)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52819dbc9c531b09b21d91dcef583333">   74</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_KILL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//               0x0 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">//               0x1 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">//               0x2 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">//               0x3 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">//               0x4 -&gt; clksrc_pll_usb_primary_ref_opcg</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">//               0x5 -&gt; rosc_clksrc</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//               0x6 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//               0x7 -&gt; lposc_clksrc</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               0x8 -&gt; clk_sys</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               0x9 -&gt; clk_usb</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//               0xa -&gt; clk_adc</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               0xb -&gt; clk_ref</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               0xc -&gt; clk_peri</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//               0xd -&gt; clk_hstx</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//               0xe -&gt; otp_clk2fc</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad82357688a6c86ff70a8a811c66f8214">   93</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1dd799e5cde51764132ceccaf65969ea">   94</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_BITS   _u(0x000001e0)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3d2e69b4c4530bb45b7ff3f3b538cc5">   95</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_MSB    _u(8)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad4d9dc5e99d6c1c73a9fda359e9fdde8">   96</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f92349be5022fd46745472b067bd7ce">   97</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2923589dc6cde358341f465a2cf9be2f">   98</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x0)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0e9e95a0a4b88dd75253f1e3ecf35111">   99</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x1)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a970c9ec9a5d86c90451addb3b4add62b">  100</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x2)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeef114648e3af729dfbc8c3081cb0d9a">  101</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x3)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe4033f003f54d3a49c943db9cb43450">  102</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG _u(0x4)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0ea5ef95464b710b667d00c1754146aa">  103</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_ROSC_CLKSRC _u(0x5)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0198062a50ed1255a7bf745cc7992cde">  104</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_XOSC_CLKSRC _u(0x6)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a63b1fb490b96d89b5d7ab6484dbc1b87">  105</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC _u(0x7)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a03102cab5eac93cfd88a92890deca7a6">  106</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_SYS _u(0x8)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a459ac61fa23453c0355c8226cfa6c7f3">  107</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_USB _u(0x9)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3946f6e09b2a5f8f27aceae7ffebe1ee">  108</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_ADC _u(0xa)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af306c327d9a4fac12fac2c35e0776f57">  109</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_REF _u(0xb)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3c83a353b59661d8adbbeb62dbe65b8">  110</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_PERI _u(0xc)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76694daf722fcf81fb9793e12ed6e89b">  111</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_CLK_HSTX _u(0xd)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ad5f5a428639dc15283c7c3043fea11">  112</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_VALUE_OTP_CLK2FC _u(0xe)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT0_DIV</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab491b1e10d032af8b6d01ddb0bf0e5af">  115</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac630b72101633bc9de7e04d538e53918">  116</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee2f5b183234124cbb963b94930f0528">  117</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_DIV_INT</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a285c77ac1ed1ab1bbf9cd39142bfa613">  122</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_INT_RESET  _u(0x0001)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4701e87b40dd222bc580a7d3440ac105">  123</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_INT_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8adc23df40e66bbfc5b16ddecf0f89e">  124</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_INT_MSB    _u(31)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeee48f3532b5679aba8fd94b679dd4c1">  125</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5957900b016dbe0734d25f78cb67c23c">  126</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT0_DIV_FRAC</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">// Description : Fractional component of the divisor, can be changed on-the-fly</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0e5d56c15908e972e6345cdf34f3ee73">  130</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_FRAC_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae414b138e7202278043c88bc610f3b01">  131</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_FRAC_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac81b9f1cba541dd6143ce579b42c4b1b">  132</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_FRAC_MSB    _u(15)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa8f5bbda809e6ebdd427f66fed9b1ad4">  133</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_FRAC_LSB    _u(0)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad77d9a357863f41064078a23c6a14fe1">  134</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_DIV_FRAC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT0_SELECTED</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//               This slice does not have a glitchless mux (only the AUX_SRC</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//               field is present, not SRC) so this register is hardwired to</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">//               0x1.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbcfb13c279242a881b130aa74393ceb">  141</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_SELECTED_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52286e9eda43b94c9a74079b02cfcfab">  142</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_SELECTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c8942f449dfd55a4fe9478e7c2f8b7e">  143</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aae3ce917891918118bfca7cb49ca8dd8">  144</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_SELECTED_MSB    _u(0)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf5a96053b4649b34bcdee4bf99649c7">  145</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5bc9f0b2face336901e48bba112788a0">  146</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT0_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT1_CTRL</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a320bb72fd0f43fd9de6da21a46854187">  150</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abbff8cfe895bc5778013505c2efa17bc">  151</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_BITS   _u(0x10131de0)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb8c9836296914439a116ba15ee71410">  152</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_CTRL_ENABLED</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// Description : clock generator is enabled</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a22873b41b10fb7683c4112f465ca0610">  156</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeba7133a8951122e66d017ab859f436c">  157</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf2ac713756002b624314d5b3c967542">  158</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLED_MSB    _u(28)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa82391ff421cdab90b55cf8a7e1301f5">  159</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLED_LSB    _u(28)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd4738700502c3ea31489321aa9fbc28">  160</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_CTRL_NUDGE</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// Description : An edge on this signal shifts the phase of the output by 1</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               cycle of the input clock</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               This can be done at any time</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e40d7b2bb08dbaf7a14eaf6fbe6a4bb">  166</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_NUDGE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a78cf4b4835bd5cb7d5201dfd07eb1df7">  167</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_NUDGE_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aecadbd407634ae993f3a9e4318052b0e">  168</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_NUDGE_MSB    _u(20)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab030694f984aab994870f01d5aefc959">  169</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_NUDGE_LSB    _u(20)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae30bc8d5c4692ff14a29cce9410228f4">  170</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_NUDGE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_CTRL_PHASE</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">// Description : This delays the enable signal by up to 3 cycles of the input</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">//               clock</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">//               This must be set before the clock is enabled to have any effect</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aebb13f0c0777995e04eb0b109407833f">  176</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_PHASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9676a4de19297f83ebdaeddbacd04116">  177</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_PHASE_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac1828b0f3dccb28beeeb3a5f81891674">  178</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_PHASE_MSB    _u(17)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7efdb1f5173ea979417075a79cfe5ca6">  179</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_PHASE_LSB    _u(16)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a59122d86a1e6eed13ffefaf3c82a3e8f">  180</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_PHASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_CTRL_DC50</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">// Description : Enables duty cycle correction for odd divisors, can be changed</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">//               on-the-fly</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acf14993f21064669e70f03f666a1bc25">  185</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_DC50_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76bbcef50ba7bfa47cde22b72e6e5086">  186</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_DC50_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc35056ea2c6af2d30670d72c95d7ae7">  187</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_DC50_MSB    _u(12)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acbe317b8dfc18fa64876807888a1a09f">  188</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_DC50_LSB    _u(12)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7a5ae930fba7d2f1e6a7fe8c7102bc24">  189</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_DC50_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_CTRL_ENABLE</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// Description : Starts and stops the clock generator cleanly</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adaad995d609b08f9510ec24ca6a5756a">  193</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afdbea412612fd2dcd8496c1481eba77d">  194</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6c1d28221c34ff7c55e9f1a00d3a5869">  195</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7e473d429380dfdfa1fdaf5755d4af7a">  196</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLE_LSB    _u(11)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab16e8228fbf8d3baf53ca4819ab4609b">  197</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_CTRL_KILL</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">// Description : Asynchronously kills the clock generator, enable must be set</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">//               low before deasserting kill</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a929b9e61145aced8894943fd929e76e8">  202</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_KILL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a742aa99d97d2e7c4c33308b4e8f9f9b7">  203</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_KILL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0c9509c4c90333dec7c6f72132841148">  204</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_KILL_MSB    _u(10)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5a0a4d13ef2c3ac41fede6f161af27ea">  205</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_KILL_LSB    _u(10)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1cf1f8dc27556c3fc857c1a076ec394">  206</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_KILL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//               0x0 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">//               0x1 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//               0x2 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//               0x3 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">//               0x4 -&gt; clksrc_pll_usb_primary_ref_opcg</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">//               0x5 -&gt; rosc_clksrc</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">//               0x6 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">//               0x7 -&gt; lposc_clksrc</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">//               0x8 -&gt; clk_sys</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">//               0x9 -&gt; clk_usb</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">//               0xa -&gt; clk_adc</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">//               0xb -&gt; clk_ref</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">//               0xc -&gt; clk_peri</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               0xd -&gt; clk_hstx</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">//               0xe -&gt; otp_clk2fc</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36221550784131f1620049d467fee978">  225</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cf8fde5d5dbf46089bc837532167e4a">  226</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_BITS   _u(0x000001e0)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa24e1bd3bda70f6ee5b209ef1dad3d08">  227</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_MSB    _u(8)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9f72c1e135aa4af08881bba29b6ade9b">  228</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad4680daa741ce13eedf559a25f00a894">  229</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa16af705379fe9bf554d2df29ecfbc0f">  230</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x0)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb67e2b25d3285fd19fe62b0daae423e">  231</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x1)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a588d224d360c36243c39a570912953c8">  232</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x2)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6ea501fbec37da42c0f936a5cf0e7f5c">  233</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x3)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a813ae753d5aa3cb739418635c0b6620c">  234</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG _u(0x4)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a57fe82b57eb745135f02e224700ca6d4">  235</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_ROSC_CLKSRC _u(0x5)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d85fd571d7206faccdc08330c58663c">  236</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_XOSC_CLKSRC _u(0x6)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a521f860450e05b24f74720744d74f99f">  237</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC _u(0x7)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa0bedc042fb1da636bf2404a4215da7">  238</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_SYS _u(0x8)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc139f1312309d8049553d45c22dae4a">  239</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_USB _u(0x9)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a497e15ca6271113d7632b915cbb6e00e">  240</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_ADC _u(0xa)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a409dbdb6511acc50ea55f850fd1c6276">  241</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_REF _u(0xb)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a37a826e079ed1ae6b0e8df34998628fe">  242</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_PERI _u(0xc)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0664a40b3e7f4b9687877b75f3f5e9e5">  243</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_CLK_HSTX _u(0xd)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ba612800cda4a5bd41e01373cd72f4e">  244</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_VALUE_OTP_CLK2FC _u(0xe)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT1_DIV</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a65f673e1ec714ee700ebe898e57fbe">  247</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad851274dc1c5ee1a4b2ccd1d76fc9bb">  248</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0f2349c2a9b813b3ce90897400028807">  249</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_DIV_INT</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a775150c31c478305dfeb22be74024444">  254</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_INT_RESET  _u(0x0001)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#accee8d172c41dbf874d57b10df8148e6">  255</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_INT_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d07038b9d5243ca9c2ef094c7138c84">  256</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_INT_MSB    _u(31)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af14175b3f544ee240076e8ee1a761648">  257</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a238992e76224896ed3ccf06f770e4605">  258</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT1_DIV_FRAC</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">// Description : Fractional component of the divisor, can be changed on-the-fly</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0087b84719c2ed94e81ddce1bcde95ed">  262</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_FRAC_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b74ddb9d22d9af8f6c8a186eb0bc223">  263</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_FRAC_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a137df7bb200d79fbcff6a76ecfbeb855">  264</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_FRAC_MSB    _u(15)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed362297a0f1b381f056bb4810d99c15">  265</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_FRAC_LSB    _u(0)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad59ce513bad7dd51c22c3243456ba0a">  266</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_DIV_FRAC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT1_SELECTED</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">//               This slice does not have a glitchless mux (only the AUX_SRC</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">//               field is present, not SRC) so this register is hardwired to</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//               0x1.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a874e5fd26ac8cb962d0625745d097eca">  273</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_SELECTED_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa77d728dc6c7ddeef2d760d0b4d73658">  274</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_SELECTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adc3535bcbab5f512f9baf88bdf54a01e">  275</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeff27adc8a063f3db1d8676fa197fd76">  276</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_SELECTED_MSB    _u(0)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a123390b680a0617460640b59c1f1e9c9">  277</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac714dfbfcb7006a27e04832c9985b990">  278</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT1_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT2_CTRL</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a108e18c48e66512798dcd20940b418db">  282</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e1a8647a2f7adb5495f7b4c95dc236c">  283</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_BITS   _u(0x10131de0)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa537f71d59168a20ebe5a851f8601b71">  284</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_CTRL_ENABLED</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">// Description : clock generator is enabled</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6c19982d9a12e0f0adb9288d05029d09">  288</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4c3b2ab8a34a2cdbc06d33e2a13c894f">  289</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee3f96131f5d68be89bf42e405d70187">  290</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLED_MSB    _u(28)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3578acf354c5dd11c7e483b9e5fc9674">  291</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLED_LSB    _u(28)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af7eb9b577763efeb40ebd6b728336c48">  292</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_CTRL_NUDGE</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">// Description : An edge on this signal shifts the phase of the output by 1</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">//               cycle of the input clock</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">//               This can be done at any time</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7856f97bf986b9769502d5e91b130f1">  298</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_NUDGE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab008726dc82f7e7a3e886a79d54daba7">  299</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_NUDGE_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3940c96075238bab9c1f27a010ba9569">  300</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_NUDGE_MSB    _u(20)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5487fd299508a28b17ba0eee9ec600d0">  301</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_NUDGE_LSB    _u(20)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add944c105af173e57d33c2adf5d9e4ab">  302</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_NUDGE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_CTRL_PHASE</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// Description : This delays the enable signal by up to 3 cycles of the input</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">//               clock</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">//               This must be set before the clock is enabled to have any effect</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea724b5536511b6ef19e1d90a0dbb5fc">  308</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_PHASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a268f73af0a4ec859b961e9822a9eb29c">  309</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_PHASE_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1302a100a9c0d1bb7f33f26af67431d">  310</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_PHASE_MSB    _u(17)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa39c642867fe32e3a41be0714622a257">  311</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_PHASE_LSB    _u(16)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad5665b35b89a5bc3eff3492ede7737a3">  312</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_PHASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_CTRL_DC50</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">// Description : Enables duty cycle correction for odd divisors, can be changed</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">//               on-the-fly</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a764a0580d412b8c76a5aa59b265922e2">  317</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_DC50_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af3905fc937a5de0d0d58d88e55d9863f">  318</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_DC50_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9cb7c3729df20286090988fae0a5f7d">  319</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_DC50_MSB    _u(12)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1a590287054f8a59c0fa0b54e3733475">  320</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_DC50_LSB    _u(12)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d3a9a5dd9b3888274cfdf980eba8f87">  321</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_DC50_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_CTRL_ENABLE</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">// Description : Starts and stops the clock generator cleanly</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aedab4ef9bde2c63221d0e184ff57c9d0">  325</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae2a87deb00acfaf48fe799629868a43f">  326</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed636a9fdbe5fbcba3e906fb30377da3">  327</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04a592ac86e199ac01ddfc7d2bc1b39c">  328</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLE_LSB    _u(11)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8d8beb8c6877a7cc7e648922b03b76b">  329</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_CTRL_KILL</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">// Description : Asynchronously kills the clock generator, enable must be set</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               low before deasserting kill</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a915d68ece123fdd92e2dd461a9ca49f5">  334</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_KILL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaf4d0ea6d6e32e708869d9256692de82">  335</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_KILL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa733979dbae16f04eb5089c932f4c871">  336</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_KILL_MSB    _u(10)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc8899ee387ee303065f2a5b42125c0c">  337</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_KILL_LSB    _u(10)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0e7c3feeb1a7688eebd6f8b4b9b4533">  338</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_KILL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">//               0x0 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">//               0x1 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">//               0x2 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//               0x3 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">//               0x4 -&gt; clksrc_pll_usb_primary_ref_opcg</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//               0x5 -&gt; rosc_clksrc_ph</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">//               0x6 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">//               0x7 -&gt; lposc_clksrc</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">//               0x8 -&gt; clk_sys</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">//               0x9 -&gt; clk_usb</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">//               0xa -&gt; clk_adc</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">//               0xb -&gt; clk_ref</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">//               0xc -&gt; clk_peri</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">//               0xd -&gt; clk_hstx</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">//               0xe -&gt; otp_clk2fc</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa95d1ddc6a690b75840e3ea6bca0c9ef">  357</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab884c42c0c24678867fd3e1ea4c8440">  358</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_BITS   _u(0x000001e0)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a53fd3c6c366c9b42779640d37f6e62bb">  359</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_MSB    _u(8)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad7d8a8dbd35dea686f98db209ae2ef5a">  360</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5fd1d1dc65ad3d602371fd279ea2bfcc">  361</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac228785d025fe37f6ffd537049c8a3d9">  362</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x0)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac35260ffa3a7beef5050ef31fed6874c">  363</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x1)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9a8c5d62b708f1c0a5cf6e1f9e5e32be">  364</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x2)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a650909789fcbb60fb38dea205eaae371">  365</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x3)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a83f2663c284402ac85eb739792e4ea99">  366</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG _u(0x4)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acf366751f5ae9b31fedd4354532d62cb">  367</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH _u(0x5)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a148059cf877a46a6b9cfa89cbe4e4693">  368</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_XOSC_CLKSRC _u(0x6)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98175249f7c73c6664e09ef800b65f31">  369</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC _u(0x7)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c3a66fbdc32866fe0a7374b13380aaa">  370</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_SYS _u(0x8)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac6ccbd140c12a14040d755a037c508ff">  371</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_USB _u(0x9)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac95b5c6eb2ed9614ce4b53c98a025f42">  372</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_ADC _u(0xa)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a30651901f5269cc25d74c1009bc70019">  373</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_REF _u(0xb)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aef31ac4f739b8730aa72ab419b3c45ce">  374</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_PERI _u(0xc)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a335056dada420a71de4a92fbf5ecf851">  375</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_CLK_HSTX _u(0xd)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a13f6cb898fe12d5354e087ae7adfc475">  376</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_VALUE_OTP_CLK2FC _u(0xe)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT2_DIV</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a19d9071bb93484e1f89984c0411ec878">  379</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a795edb7d5b11cc6cab9dd7781a15b5de">  380</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4787401d4135c340ec03512b09aee387">  381</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_DIV_INT</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a072a273aa55ec625ad08cd5989eb597c">  386</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_INT_RESET  _u(0x0001)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8488af818bcc0c5826d642d6676b4665">  387</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_INT_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1f1875ac117399607efe2c7459e101f3">  388</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_INT_MSB    _u(31)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84ef5e0768648afdd58a01906aa44b28">  389</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada61672a379482108a813f29256a0dd3">  390</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT2_DIV_FRAC</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">// Description : Fractional component of the divisor, can be changed on-the-fly</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a532c3d42c55074b063224b8b6a28bebf">  394</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_FRAC_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe61538d861a3e65ebfaa410138fcd19">  395</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_FRAC_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2953f359b7a8bbcfc2dd976d075da3fe">  396</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_FRAC_MSB    _u(15)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2597276e3c3cd690fab237cb894b438">  397</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_FRAC_LSB    _u(0)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5a045820991309bbf99f7fc21c8e2d30">  398</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_DIV_FRAC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT2_SELECTED</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">//               This slice does not have a glitchless mux (only the AUX_SRC</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">//               field is present, not SRC) so this register is hardwired to</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">//               0x1.</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a57766609ebefc24035e67d03a06b0486">  405</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_SELECTED_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a07d27d70a4ed54dd7eb00974b15c9421">  406</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_SELECTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d239bf4e1bb759191ad02fed3147347">  407</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2adf70c9fe617fe55a2448e054112340">  408</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_SELECTED_MSB    _u(0)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af3f259d23dbfdd1960bee8d785fa2fb9">  409</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a022b6c2e454f2f8e74ec3721da433141">  410</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT2_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT3_CTRL</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade109526979fdde125ae444f9ccd6cb8">  414</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c10a5a5cbf2d130009b969f1f884de1">  415</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_BITS   _u(0x10131de0)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6745490fec8ac89dad1d9598fcf3a2c8">  416</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_CTRL_ENABLED</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Description : clock generator is enabled</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd2a802043bba889a046b951921dd23e">  420</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af399db6a0098d192169801b691d12ce7">  421</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac874d6c309bc6229e93be12604353ce2">  422</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLED_MSB    _u(28)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae8ca1ba53717871cb743ebb55ab846db">  423</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLED_LSB    _u(28)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af7134f3332f1557e1d7232b2a557aa5f">  424</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_CTRL_NUDGE</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// Description : An edge on this signal shifts the phase of the output by 1</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">//               cycle of the input clock</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">//               This can be done at any time</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a2a3f4ab21735af28dfdb64f4b7ce84">  430</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_NUDGE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4067b1dae40e2498ae493ee40affbd59">  431</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_NUDGE_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abac2727b55eec84ec65635dd1cc244cb">  432</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_NUDGE_MSB    _u(20)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8e5da6dbedde6f4e917ce759d6991e03">  433</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_NUDGE_LSB    _u(20)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a22e63ec0f7570ef38dd934c4bde57faa">  434</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_NUDGE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_CTRL_PHASE</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">// Description : This delays the enable signal by up to 3 cycles of the input</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">//               clock</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">//               This must be set before the clock is enabled to have any effect</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa6a6de812c2b81d8ebec5fa2b214db98">  440</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_PHASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a642d18aa50c555813262d4fb6f6279c1">  441</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_PHASE_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a166250a1deb6d350cb5fb574157fc1bc">  442</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_PHASE_MSB    _u(17)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6de16b4013a40b267ba5ce627b77ccfc">  443</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_PHASE_LSB    _u(16)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5bf02532922e7b9f4f46ff021e07a472">  444</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_PHASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_CTRL_DC50</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">// Description : Enables duty cycle correction for odd divisors, can be changed</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">//               on-the-fly</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a267e4d6c32631459acf7f2d723ecac19">  449</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_DC50_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d489227b224df5f419ab9479ad73dc2">  450</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_DC50_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4274689d576d4b761fd591e3b3fa7860">  451</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_DC50_MSB    _u(12)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8fae2d372ce7178bbbc7992cbc66b0b6">  452</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_DC50_LSB    _u(12)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af66e7ef24b52e69f62dbea3eb1a2b1c7">  453</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_DC50_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_CTRL_ENABLE</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// Description : Starts and stops the clock generator cleanly</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a259f61dfe804e2949384b64adbd29a51">  457</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3624eaa8e28fca8079ff5d0609d71d07">  458</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e6c3929f2965428a78f68cbde2661c6">  459</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1b1963192acd7d8e381a554c8b9dcb1">  460</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLE_LSB    _u(11)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a941592ab5f548d98dd46104d0ff7ce72">  461</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_CTRL_KILL</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">// Description : Asynchronously kills the clock generator, enable must be set</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">//               low before deasserting kill</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a73b76ba6fe8f80ad12e08f0bae1c3d6c">  466</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_KILL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a324e70fef1900e97660152d0cd9eb79b">  467</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_KILL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a14d73ea26bd56f094b73990da666b89b">  468</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_KILL_MSB    _u(10)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a446c37fa80496108540959b1b07de054">  469</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_KILL_LSB    _u(10)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3d0e3ed6d2dc02e1356e2164a8570e9a">  470</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_KILL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">//               0x0 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">//               0x1 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">//               0x2 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">//               0x3 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">//               0x4 -&gt; clksrc_pll_usb_primary_ref_opcg</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">//               0x5 -&gt; rosc_clksrc_ph</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">//               0x6 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">//               0x7 -&gt; lposc_clksrc</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">//               0x8 -&gt; clk_sys</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//               0x9 -&gt; clk_usb</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">//               0xa -&gt; clk_adc</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//               0xb -&gt; clk_ref</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">//               0xc -&gt; clk_peri</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">//               0xd -&gt; clk_hstx</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">//               0xe -&gt; otp_clk2fc</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a443d0df7057b2fbb1095d371b0fe0e58">  489</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d54b0d5009f65300e14e1d0764a96a9">  490</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_BITS   _u(0x000001e0)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7830b1f6a0943ed1edeadde06fc057ce">  491</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_MSB    _u(8)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae5dc2dc0da1d800a16f49f2eca019447">  492</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f32df597247f8fe82deb9da8eb0675b">  493</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a936b14d15cf54508160715b2f91d6822">  494</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x0)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abc4202dd49f5da8bbf43b938791dfcc7">  495</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x1)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a089a95a194d15b0d970316c2e2282c22">  496</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x2)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81dc8ffa4691268a96c92ae915cd9956">  497</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x3)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afcb72a0b4c6e45910286d5d72d1622e9">  498</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG _u(0x4)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c0c40b59987721cbf1232ad588c5981">  499</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH _u(0x5)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5abe2ce10abb576bda374cef2faa8bb0">  500</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_XOSC_CLKSRC _u(0x6)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0aefc533285c02763eb736f7d2b65853">  501</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_LPOSC_CLKSRC _u(0x7)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa62c5cabde3462a0eda4a42767bff68c">  502</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_SYS _u(0x8)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9473b3bb80a000cb24ee0bf1b86e6dcc">  503</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_USB _u(0x9)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac1f30d49c90604ce7606aee2bce47cc6">  504</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_ADC _u(0xa)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f89b16ad8595b354aeaaa2feb455580">  505</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_REF _u(0xb)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a010690414a2e88df261788936c26a67a">  506</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_PERI _u(0xc)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6171fd24276800e2d010d92bc7404d38">  507</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_CLK_HSTX _u(0xd)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71f3e43b7b5053a22e60e756f76c5d61">  508</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_VALUE_OTP_CLK2FC _u(0xe)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT3_DIV</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea7758b2a997da54627edad4b1a714ee">  511</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ab5c3c878fae20614bfb17eca9be907">  512</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac2cd7d8877098e4ca023171c62c3e5d4">  513</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_DIV_INT</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a88c61dd539200a39b823a75a1551fb71">  518</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_INT_RESET  _u(0x0001)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab6ce3e84ad4b68c59e6d7f876235553">  519</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_INT_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a139babdf22de9003f9ae3b95ae6724ac">  520</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_INT_MSB    _u(31)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae18fccb1f4ed06ac9b4c99045bd19965">  521</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac20fef7b3685e4fd2e2a85f9cfdf1ace">  522</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">// Field       : CLOCKS_CLK_GPOUT3_DIV_FRAC</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">// Description : Fractional component of the divisor, can be changed on-the-fly</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2356bf91edf546a467b5b90661652d5b">  526</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_FRAC_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a499b10143d1103e56001554e2f9c89f5">  527</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_FRAC_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7af27bdc2ddcbfe48bea55cb56d5a1b">  528</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_FRAC_MSB    _u(15)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b70428c0c57ecf7df8a462d30e0fb1a">  529</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_FRAC_LSB    _u(0)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2be4ce365585ec238a57aeab9d778e75">  530</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_DIV_FRAC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">// Register    : CLOCKS_CLK_GPOUT3_SELECTED</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">//               This slice does not have a glitchless mux (only the AUX_SRC</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">//               field is present, not SRC) so this register is hardwired to</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">//               0x1.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeca5cdd6a167626b8ea2784589b51fcc">  537</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_SELECTED_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a53166874bfa38566e5873d3a481db008">  538</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_SELECTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae128dab642dc0ffc1088c833f9f8d7c2">  539</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d523faa6b11c69ded8bc8e6de214695">  540</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_SELECTED_MSB    _u(0)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97d7209f1f744234bb87affc326fe94a">  541</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4f6d438504306d5d762bf1055ac6a575">  542</a></span><span class="preprocessor">#define CLOCKS_CLK_GPOUT3_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">// Register    : CLOCKS_CLK_REF_CTRL</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a311fffe5db4c04a2d4c5815e4688e3eb">  546</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a93cf9543b85c7d49039f3a320f1b6bbc">  547</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_BITS   _u(0x00000063)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a001457817f6a07f1f480435f3893d02f">  548</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// Field       : CLOCKS_CLK_REF_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">//               0x0 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">//               0x1 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">//               0x2 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">//               0x3 -&gt; clksrc_pll_usb_primary_ref_opcg</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a91dfa406c2d4d2998e8e8f7b5fafef00">  556</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa40ffb19b0bc71706c06018adaec90cb">  557</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_BITS   _u(0x00000060)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab428b04f560c2f435ae611e60e9a920f">  558</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_MSB    _u(6)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a159601596b82fce091f0fd582198894c">  559</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5977fe3cb32c64ee0c671de69b8c6a62">  560</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8b8921642bc08c5079c0667438c0a45c">  561</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x0)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a42a1ae9509233558dd977039938d9ac7">  562</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x1)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2eb079fafdb701f6aaa0327d39b3ec90">  563</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x2)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae33d2789f459f199db90cb635daa4415">  564</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB_PRIMARY_REF_OPCG _u(0x3)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">// Field       : CLOCKS_CLK_REF_CTRL_SRC</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">// Description : Selects the clock source glitchlessly, can be changed on-the-</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">//               fly</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">//               0x0 -&gt; rosc_clksrc_ph</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">//               0x1 -&gt; clksrc_clk_ref_aux</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">//               0x2 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">//               0x3 -&gt; lposc_clksrc</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a72bd051f1924e39bd3136c7cf339d40b">  573</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2f66c97b32133b641108e5e1ed108ef0">  574</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a970c80ff3408600c79b9ce6d81185afb">  575</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_MSB    _u(1)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a82205e786134c03586c3905f85d3ec0f">  576</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_LSB    _u(0)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a62e9e1ac85b34b4fc93a29ddfd2d2f01">  577</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9dc8851ccf7e05576246733522195884">  578</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_VALUE_ROSC_CLKSRC_PH _u(0x0)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a739400af8197ed63b97f40610384ce03">  579</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_VALUE_CLKSRC_CLK_REF_AUX _u(0x1)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cce46d84f531bb315438607f1b30ad4">  580</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_VALUE_XOSC_CLKSRC _u(0x2)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf13ce5133c91fbd5762bbdb12adbada">  581</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_CTRL_SRC_VALUE_LPOSC_CLKSRC _u(0x3)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">// Register    : CLOCKS_CLK_REF_DIV</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#affb23c1cf493a3a84cb2b04e85e8e591">  584</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_DIV_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7100fa796517cf3fcc8dfe7204383d04">  585</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_DIV_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa4798e4d9299106a643c5b9468f0089f">  586</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">// Field       : CLOCKS_CLK_REF_DIV_INT</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed5f7f878e7a99719f46649fdd3dea7b">  591</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_DIV_INT_RESET  _u(0x01)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a48d846994802a03cd198e2fe93259707">  592</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_DIV_INT_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a357c74fbd77560a8fd67b3a518d2dcec">  593</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_DIV_INT_MSB    _u(23)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0fce76fba4649b8bdfd98c8f52a80105">  594</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8bbfaa01cfd432a7d053a145e09b9b5">  595</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">// Register    : CLOCKS_CLK_REF_SELECTED</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">//               The glitchless multiplexer does not switch instantaneously (to</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">//               avoid glitches), so software should poll this register to wait</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">//               for the switch to complete. This register contains one decoded</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">//               bit for each of the clock sources enumerated in the CTRL SRC</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">//               field. At most one of these bits will be set at any time,</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">//               indicating that clock is currently present at the output of the</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">//               glitchless mux. Whilst switching is in progress, this register</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">//               may briefly show all-0s.</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1441c951dc981fb654cf2bc764ee652b">  607</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_SELECTED_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23c3ffab1976f06ce452279191b79e31">  608</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_SELECTED_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a149b0bb3493941ea465f39819091f083">  609</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab1003ec8992330f997e715ddf1ee915">  610</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_SELECTED_MSB    _u(3)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6c57abac354e6f305f2a2bbaf5de9e9">  611</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc9c7e458c153723e7f41b62e7c827b8">  612</a></span><span class="preprocessor">#define CLOCKS_CLK_REF_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">// Register    : CLOCKS_CLK_SYS_CTRL</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a710af1c3d303135a146b4fef847c6bc2">  616</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4548ffa75ae699dde6262daf79be1975">  617</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_BITS   _u(0x000000e1)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9f2fa5b8c61a7475cf3168e0c8c320e5">  618</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_RESET  _u(0x00000041)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">// Field       : CLOCKS_CLK_SYS_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">//               0x0 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">//               0x1 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">//               0x2 -&gt; rosc_clksrc</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">//               0x3 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">//               0x4 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">//               0x5 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abbe3c1a7f29dddaf97076318cfcc1db1">  628</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_RESET  _u(0x2)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a792eca1facd985d71813ef27d052c112">  629</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_BITS   _u(0x000000e0)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a326b6441e238ca8794b06b0db3e61641">  630</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_MSB    _u(7)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbaf89cba4731e91c7c4ccd4623327ad">  631</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6e9f0b45bf71609499e4426f6f64ac71">  632</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a37d57047295aaa20019cc52f60611ff7">  633</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x0)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa8521af98ef2be12c866868dd76b889d">  634</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x1)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a546516c0fdd133a2738c7e98e8d5750b">  635</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_ROSC_CLKSRC _u(0x2)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66ccea9d221f35e35a22f3cdbe8bcb22">  636</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_XOSC_CLKSRC _u(0x3)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4034a1223c257e9d932468c3e4b53a8b">  637</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x4)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a85c74fd7dfd3f9e506257f665951921b">  638</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x5)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">// Field       : CLOCKS_CLK_SYS_CTRL_SRC</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">// Description : Selects the clock source glitchlessly, can be changed on-the-</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">//               fly</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">//               0x0 -&gt; clk_ref</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">//               0x1 -&gt; clksrc_clk_sys_aux</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d74555b7ed5ecd4281fe16c44066f52">  645</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_SRC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a15846b796f00739f2232b81b97299c95">  646</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_SRC_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a958a69c6073c9fccc6f292580005d072">  647</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_SRC_MSB    _u(0)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aacb10dda380763493be57b0e4a6bea64">  648</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_SRC_LSB    _u(0)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeaa87e970f807fc1d824aa861d41fee3">  649</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_SRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a87c0388013951f5bf014ce3ce333c5ba">  650</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLK_REF _u(0x0)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a77bf4229f1d1b65ee6bdf72c6841e343">  651</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX _u(0x1)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">// Register    : CLOCKS_CLK_SYS_DIV</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3117ea05bca2f22a4d138c13759b8e24">  654</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f6e8d4fa991bf3fb9b630fbcfa413c5">  655</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aafa34ac56d357a11b15a130cf4c3cdaa">  656</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">// Field       : CLOCKS_CLK_SYS_DIV_INT</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d5b2caa37782e9618f02d9ef5323b0d">  661</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_INT_RESET  _u(0x0001)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad2affad0470e8291ee7936870ea6676f">  662</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_INT_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1dc78d670b46b27de433fd3f9605ae76">  663</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_INT_MSB    _u(31)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1d316e67cb873525b915d6fd8ac0fafd">  664</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80e2d886988c4c02b47ff8a282cc36f3">  665</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">// Field       : CLOCKS_CLK_SYS_DIV_FRAC</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">// Description : Fractional component of the divisor, can be changed on-the-fly</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8f0fe31c6f62729e817fb1ca2c088bc">  669</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_FRAC_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6db82a911da086b58138d23877c747a1">  670</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_FRAC_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af2f6105eef8a8637915796ef30acb2a7">  671</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_FRAC_MSB    _u(15)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a17759452e3926054a080a9fee1cbde43">  672</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_FRAC_LSB    _u(0)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af16002a59f836216b35a6b6a1d04e856">  673</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_DIV_FRAC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">// Register    : CLOCKS_CLK_SYS_SELECTED</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">//               The glitchless multiplexer does not switch instantaneously (to</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">//               avoid glitches), so software should poll this register to wait</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">//               for the switch to complete. This register contains one decoded</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">//               bit for each of the clock sources enumerated in the CTRL SRC</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">//               field. At most one of these bits will be set at any time,</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">//               indicating that clock is currently present at the output of the</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">//               glitchless mux. Whilst switching is in progress, this register</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">//               may briefly show all-0s.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6676968fba0c0184526d983b2ea0005e">  685</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_SELECTED_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fdda9a6e42e1e040a2952aa34c4a0e5">  686</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_SELECTED_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac449357505c11d4e50b34b16e7a0d0c5">  687</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aacbc017ccf7f49a6a4b3c2001f3a64b8">  688</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_SELECTED_MSB    _u(1)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6999460589fbe99c7a2df5beb2d27acb">  689</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abef11d22ff6b15e9df363c57753ceada">  690</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">// Register    : CLOCKS_CLK_PERI_CTRL</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a601debe9f07fc0a6c56c79cb1826765e">  694</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ac312b74fe9c66419184044f0819989">  695</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_BITS   _u(0x10000ce0)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae9d9f139c00721c6259f0e9e6f03a0f4">  696</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">// Field       : CLOCKS_CLK_PERI_CTRL_ENABLED</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">// Description : clock generator is enabled</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a552599949014270e353f6d8fb2bf3041">  700</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab9500b1f73e9991912856f9082d7a327">  701</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a20d8c60be0950d9c4bf22ddc6e0bccc6">  702</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLED_MSB    _u(28)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4778833b1062bfafdfb93d30876c751d">  703</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLED_LSB    _u(28)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a58e3d2082fcc7d5da83334e9441f5cdb">  704</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">// Field       : CLOCKS_CLK_PERI_CTRL_ENABLE</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">// Description : Starts and stops the clock generator cleanly</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a41e46b288958dca6692df3f2cf4919f7">  708</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a801c2ed4baac34cc824ff48b36de6935">  709</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab62830cd439e8aa084dff02f632f2f37">  710</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ace7143ee8ae15b6cb04a843b1e8ee1e1">  711</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLE_LSB    _u(11)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b91225f13ce674acff1732e4c68c5ca">  712</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">// Field       : CLOCKS_CLK_PERI_CTRL_KILL</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">// Description : Asynchronously kills the clock generator, enable must be set</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">//               low before deasserting kill</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac7405ed7302fe68a6fc19f3e31e69ad5">  717</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_KILL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52a653f688d47caf54a248a6c5316e99">  718</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_KILL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ef5534550a4a4338bc83d366a038b4d">  719</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_KILL_MSB    _u(10)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac01d2e29a8b7e0b8ed40b3ef58103fda">  720</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_KILL_LSB    _u(10)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a48056bbecbd1323c468293489dbaf3c5">  721</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_KILL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">// Field       : CLOCKS_CLK_PERI_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">//               0x0 -&gt; clk_sys</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">//               0x1 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">//               0x2 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">//               0x3 -&gt; rosc_clksrc_ph</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">//               0x4 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">//               0x5 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">//               0x6 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2fd31b3091e949b1d80c04419a65097b">  732</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6bf884df231a4424b8ac994616f1d0e1">  733</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_BITS   _u(0x000000e0)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d2990ff4bc73ee98bd1471993b5a7be">  734</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_MSB    _u(7)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afac38941e6ad568bf381845c27a950f6">  735</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af76f11c556ca3ae68bce43d880893441">  736</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7251cce0927763ba8bacbdfd1e440e62">  737</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS _u(0x0)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abadd35b9d8bb3822f0c7315133b995fe">  738</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x1)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23baf979be029a25dc810509439f5678">  739</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x2)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8f75dc688ea845e21c18fc20b6eab974">  740</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH _u(0x3)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1c1a2391efd6774aff931b55c5ca6f5">  741</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_XOSC_CLKSRC _u(0x4)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9bdd4ffdca863c8e6b04d6a7a6114a83">  742</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x5)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81121a70522b54aaf6e9e7a8a71f5ad2">  743</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x6)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">// Register    : CLOCKS_CLK_PERI_DIV</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad0bb2e3c794fba22c54bcc8b37c7e26">  746</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_DIV_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb1991a15fcc71af498b377be64a744a">  747</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_DIV_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa716c186380a271ab1b95dc01d27a11d">  748</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">// Field       : CLOCKS_CLK_PERI_DIV_INT</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad565c0114b2b54a4776c971b047e07e8">  753</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_DIV_INT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a697d2b1b81bf352ec9d8b896f84f1378">  754</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_DIV_INT_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a13e490d33bfcc40df4112d74c22611ed">  755</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_DIV_INT_MSB    _u(17)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5e8ebd41674effad610e5b1abb199a03">  756</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf70cf9b917dbdb0f860481165186f21">  757</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">// Register    : CLOCKS_CLK_PERI_SELECTED</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">//               This slice does not have a glitchless mux (only the AUX_SRC</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">//               field is present, not SRC) so this register is hardwired to</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">//               0x1.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab2f2797e174e34b4c9894796025509d9">  764</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_SELECTED_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5325d8d7b07174315d26933c33acbaa5">  765</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_SELECTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa24df4b64acb4190547b19e3baec17d2">  766</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acf598189cea6cefd63508ec30b3a3bc7">  767</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_SELECTED_MSB    _u(0)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa518ae06971ee1b4804f148cd4794829">  768</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd27aa1ff063a18082be3ac717446e4b">  769</a></span><span class="preprocessor">#define CLOCKS_CLK_PERI_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">// Register    : CLOCKS_CLK_HSTX_CTRL</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a410017660394372a086b91e0111dfdd4">  773</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4285df68a26c1999c4a2cc6cce488d23">  774</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_BITS   _u(0x10130ce0)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#addb600f3ce506df939720f10be134a03">  775</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">// Field       : CLOCKS_CLK_HSTX_CTRL_ENABLED</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">// Description : clock generator is enabled</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae05b12df19b4ac7e11d43c0e018cda50">  779</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6213bbac9063b977c73a160bb9fe4707">  780</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a170a1993bf03e30b766f88f5d760173e">  781</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLED_MSB    _u(28)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7443adddf55eef1d3d1e7dfc026019cd">  782</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLED_LSB    _u(28)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04c64c2313a349234d57f164e64b7a1c">  783</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">// Field       : CLOCKS_CLK_HSTX_CTRL_NUDGE</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">// Description : An edge on this signal shifts the phase of the output by 1</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">//               cycle of the input clock</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">//               This can be done at any time</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a62e7d88ff5f5221ceee93241662a92a5">  789</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_NUDGE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2239aeb4e524efb2f7c89ffd19fcced4">  790</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_NUDGE_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a921d457bac32b9cf62255b880387b7bb">  791</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_NUDGE_MSB    _u(20)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adcae60f97ae4f434f246b167002c786b">  792</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_NUDGE_LSB    _u(20)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6998d8c4307b0ad66206a00b0808578">  793</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_NUDGE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">// Field       : CLOCKS_CLK_HSTX_CTRL_PHASE</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">// Description : This delays the enable signal by up to 3 cycles of the input</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">//               clock</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">//               This must be set before the clock is enabled to have any effect</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d6b8697ab0f9e6d54f83c1acf0abada">  799</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_PHASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae15cbcabcedae23f5cf9a5e59af9bca1">  800</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_PHASE_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc877565b3603bca00532f324da4e2f1">  801</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_PHASE_MSB    _u(17)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d69c3b29956448b53b0eb231f15c4e9">  802</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_PHASE_LSB    _u(16)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79e07b94d88cddba1f203c7fc396d03c">  803</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_PHASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">// Field       : CLOCKS_CLK_HSTX_CTRL_ENABLE</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">// Description : Starts and stops the clock generator cleanly</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfb3840736264f5e99255440f26a25e6">  807</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f743758a86ac9895abfbc36ad0c792d">  808</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#affe02b9c87a59d7cddf8fad88df8f741">  809</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab25c2433446dbede6b1f87c7fcfd6403">  810</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLE_LSB    _u(11)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad6276f8c585315783f87e6e0e4940a6a">  811</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">// Field       : CLOCKS_CLK_HSTX_CTRL_KILL</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">// Description : Asynchronously kills the clock generator, enable must be set</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">//               low before deasserting kill</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a64389d5e6c4b867215bb453eb62ae7ae">  816</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_KILL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9aba38982f25955b1f1aea68eddb59a1">  817</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_KILL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a770b1b8d15b2d8291e898e8265992bab">  818</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_KILL_MSB    _u(10)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad7386114bfca0dfa71b76ce94ba7eaa7">  819</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_KILL_LSB    _u(10)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aacc5d0b8bff4892efb35f616532db290">  820</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_KILL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">// Field       : CLOCKS_CLK_HSTX_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">//               0x0 -&gt; clk_sys</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">//               0x1 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">//               0x2 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">//               0x3 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">//               0x4 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fc2d514947a388796e73524503c7ba4">  829</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1e65bde99b8e4314e079ea4b1f6603c">  830</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_BITS   _u(0x000000e0)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acd76993952054a43a7d97a312205a054">  831</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_MSB    _u(7)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d94d185ca039312149e3e818c076bf4">  832</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aac2ca8ef417169dcaac1d3ea28a205a9">  833</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5af79b1fb2d0ba9dbd45eda35de8ad6b">  834</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLK_SYS _u(0x0)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0ea75b420cf12fc5fde5c5e73a51dfca">  835</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x1)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4892521b461b05f0ffa55d52f2c72f56">  836</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x2)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c9a2ee0cf903c0892481441a301b9f9">  837</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x3)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a00a4378a509500e54007eddf5bb52c3c">  838</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x4)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">// Register    : CLOCKS_CLK_HSTX_DIV</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae1dddd734c6f7037236634e2eb03fc92">  841</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_DIV_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95ecee9d0aaee53d7eac7ef9fdc31827">  842</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_DIV_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7894f3703fcfbb18ed27e8ee8f98f6b6">  843</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">// Field       : CLOCKS_CLK_HSTX_DIV_INT</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab63dece6d21c8def99d472cd7ac9c5d9">  848</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_DIV_INT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af9c58c94b2f69e48cfe76056e9696dd0">  849</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_DIV_INT_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a67736d3759d7a7d5abf36cfe1f5ba08a">  850</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_DIV_INT_MSB    _u(17)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a30181e2d09779bcb692a6b6c009463ec">  851</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0970bda0946f9ff519717dee52eddd91">  852</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">// Register    : CLOCKS_CLK_HSTX_SELECTED</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">//               This slice does not have a glitchless mux (only the AUX_SRC</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">//               field is present, not SRC) so this register is hardwired to</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">//               0x1.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0b8c7eab1be7cefe1b5d17d4594a9568">  859</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_SELECTED_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad8d94e609df98f33894494226a1e7bbb">  860</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_SELECTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e5fe44ab994265010f215cd3a656ebb">  861</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a599c855bfe3b4a223e31a104a1dafcb3">  862</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_SELECTED_MSB    _u(0)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aac96081e96dc1191abc3ebd2a7509e99">  863</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adfbe610a307aa264b312d915fe3230d2">  864</a></span><span class="preprocessor">#define CLOCKS_CLK_HSTX_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">// Register    : CLOCKS_CLK_USB_CTRL</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2f91c809f39c1a7211b7e5faded42f41">  868</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81c2ddfa02135219404f1b767ee8edf3">  869</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_BITS   _u(0x10130ce0)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7086052494a6c14cb91951173419143f">  870</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">// Field       : CLOCKS_CLK_USB_CTRL_ENABLED</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">// Description : clock generator is enabled</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a827b8a0242a2c7fdd1281f2e7422f770">  874</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac045d4090a9295d0d15db0562677b68f">  875</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8aee3f8ecd9ac758ddb8aab03cd2434a">  876</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLED_MSB    _u(28)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a60064e51cb932041a60187672df58c2b">  877</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLED_LSB    _u(28)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adfbf960c8160c09171fcb9c4f391dcfe">  878</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">// Field       : CLOCKS_CLK_USB_CTRL_NUDGE</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">// Description : An edge on this signal shifts the phase of the output by 1</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">//               cycle of the input clock</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">//               This can be done at any time</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e3b59d29a4efc03db1dab8435277ecc">  884</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_NUDGE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8fe043316368320e76b5130cdbdc109c">  885</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_NUDGE_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd1ad92bc7414a05403c308802bdfa82">  886</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_NUDGE_MSB    _u(20)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af15c534cc88fc993e474543565003969">  887</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_NUDGE_LSB    _u(20)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac05c0f72484e639cb4f78610f4a1983b">  888</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_NUDGE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">// Field       : CLOCKS_CLK_USB_CTRL_PHASE</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">// Description : This delays the enable signal by up to 3 cycles of the input</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">//               clock</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">//               This must be set before the clock is enabled to have any effect</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0dad37b06acf1c2e72ee3bdb0174afe4">  894</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_PHASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a954aa17a37be5ba8fdab31959cdbfd18">  895</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_PHASE_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac7402066deb9a75a7e97bcca89528fec">  896</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_PHASE_MSB    _u(17)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6aed5ea6b1d9a2f1c983569aa6f4b03d">  897</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_PHASE_LSB    _u(16)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a825963703c544e2f3ec9af06ac58f8d9">  898</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_PHASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">// Field       : CLOCKS_CLK_USB_CTRL_ENABLE</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">// Description : Starts and stops the clock generator cleanly</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae09d3d7eb330118a49a21ae36360d291">  902</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97309fcc2b677a618fafead1b9fee31b">  903</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed231950990ca8482fb59cf2713fa360">  904</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa61476e1b17eb35bba4d94d48a372250">  905</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLE_LSB    _u(11)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae66e4f12f163cb913b17f12b619f1afa">  906</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">// Field       : CLOCKS_CLK_USB_CTRL_KILL</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">// Description : Asynchronously kills the clock generator, enable must be set</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">//               low before deasserting kill</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a070eec854d5a3cc0b6a5f0647891a339">  911</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_KILL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a42943b9f1b447c8eb46268f0e6e6761f">  912</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_KILL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a49b4912f9012a8928788c41673ae7f47">  913</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_KILL_MSB    _u(10)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd7ff86b88dc373baacae904094f4f0a">  914</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_KILL_LSB    _u(10)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a88e69f1326549a0248c3ff759faab27e">  915</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_KILL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">// Field       : CLOCKS_CLK_USB_CTRL_AUXSRC</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">//               0x0 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">//               0x1 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">//               0x2 -&gt; rosc_clksrc_ph</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">//               0x3 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">//               0x4 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">//               0x5 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e49af485e1429bdff82a56657b054df">  925</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97ee82cfb869ce33b421ccd1774b99a1">  926</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_BITS   _u(0x000000e0)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac9de8daf2781360070aeade10947f50b">  927</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_MSB    _u(7)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5fa1f094b21f6aaee82f8ba3d15410c9">  928</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6237c877fda4fa5e371632d2f85e2d55">  929</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8674fdcea625e5a39b77de92accdd280">  930</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x0)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b38cefe16a255376b8ac214794037fc">  931</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x1)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6a0a11dd111967aff19860f5ce626160">  932</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH _u(0x2)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a77420d9f70de528d8a32efa8029b3748">  933</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_XOSC_CLKSRC _u(0x3)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acd6b08a2afe0b6f2136173ffd72035f6">  934</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x4)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6b4f392210b3589d22ff33ac25129226">  935</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x5)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">// Register    : CLOCKS_CLK_USB_DIV</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3e573536e6aa1c6ea813304764166298">  938</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_DIV_OFFSET _u(0x00000064)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9bc006e74906ee4b71b8891b3c19080c">  939</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_DIV_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a673ead1485c495835972741109695d5d">  940</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">// Field       : CLOCKS_CLK_USB_DIV_INT</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8f7c0652a042cb35342531b75573f15b">  945</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_DIV_INT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e832533a8b854f9bc9044e251e2ec07">  946</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_DIV_INT_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aedacc19d0394136ede121dc3ea7c0dc1">  947</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_DIV_INT_MSB    _u(19)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acbd3678fea83ddd9728b32550bd594f3">  948</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a88d3ed0673ccd18726532aaafa5371e2">  949</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">// Register    : CLOCKS_CLK_USB_SELECTED</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">//               This slice does not have a glitchless mux (only the AUX_SRC</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">//               field is present, not SRC) so this register is hardwired to</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">//               0x1.</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a67e98ce57349f74dc7b2cb15292be55b">  956</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_SELECTED_OFFSET _u(0x00000068)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afec6f845f5c1643615cf49b786b06ce9">  957</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_SELECTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa8c62871b3f10c20d4cfe3fca2b4b1d6">  958</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfee063fc56a527e5a4fae8c1900c839">  959</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_SELECTED_MSB    _u(0)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a419e162165dcb9fc052ecb9e243b129d">  960</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8d74090d8b8389c7f749feb63780045d">  961</a></span><span class="preprocessor">#define CLOCKS_CLK_USB_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">// Register    : CLOCKS_CLK_ADC_CTRL</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">// Description : Clock control, can be changed on-the-fly (except for auxsrc)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4ae681dd7a1eaa09e99c5c893bf89aee">  965</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_OFFSET _u(0x0000006c)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f7b972187522dd18e46df48105e4928">  966</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_BITS   _u(0x10130ce0)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa47971ed2a6ff0b7a6c54dad399a53a">  967</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">// Field       : CLOCKS_CLK_ADC_CTRL_ENABLED</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">// Description : clock generator is enabled</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab51ca7e2b312854808b7f5ed832a5f8f">  971</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d8f318ddf21d3ef09ac6069dc5a379d">  972</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a54f5f2473ebee7be801699931448796b">  973</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLED_MSB    _u(28)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc8edd8e4827571f63bd3407ce9f0cbb">  974</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLED_LSB    _u(28)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4bba1b5f14fe586f65cd1d2d97081b8b">  975</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">// Field       : CLOCKS_CLK_ADC_CTRL_NUDGE</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">// Description : An edge on this signal shifts the phase of the output by 1</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">//               cycle of the input clock</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">//               This can be done at any time</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a65304d89ec4a07ad493d36e4e6af13b8">  981</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_NUDGE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0b9ef4c35fa756c1763c0878ff747f99">  982</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_NUDGE_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0a9b64e77c4f8bdba2f57587711a935">  983</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_NUDGE_MSB    _u(20)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2acd1e8582abff38da7266ef92801415">  984</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_NUDGE_LSB    _u(20)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a396469775ec40918be61ee6f5937998d">  985</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_NUDGE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">// Field       : CLOCKS_CLK_ADC_CTRL_PHASE</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">// Description : This delays the enable signal by up to 3 cycles of the input</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">//               clock</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">//               This must be set before the clock is enabled to have any effect</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada2d2ebac6d6fd147de20df7ce6686a1">  991</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_PHASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4510d1060d39bb0e9666359443167a88">  992</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_PHASE_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1294bbfd77a114955273ed7328adc619">  993</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_PHASE_MSB    _u(17)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a409aea6a365915da453df30c4cbe917e">  994</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_PHASE_LSB    _u(16)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a85f0be20f689086738730fa9e0deb101">  995</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_PHASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">// Field       : CLOCKS_CLK_ADC_CTRL_ENABLE</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">// Description : Starts and stops the clock generator cleanly</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a960c5791c77e078fdf72cb174c63683e">  999</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada99a45add8f0450dd98a7a70f55e9bd"> 1000</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLE_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad274da08d82b24a6529429d63250d5ab"> 1001</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5148ab80c009419720a3bc8048f10ec3"> 1002</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLE_LSB    _u(11)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9a093760fb200d660083fa7842c38c88"> 1003</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">// Field       : CLOCKS_CLK_ADC_CTRL_KILL</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">// Description : Asynchronously kills the clock generator, enable must be set</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">//               low before deasserting kill</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa443f29e6bc33c7314018b26a664b633"> 1008</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_KILL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3d0e576c8190cc1c2cee824018d7e7ab"> 1009</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_KILL_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc0262bdcba80014999032f40db0762e"> 1010</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_KILL_MSB    _u(10)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ae41ed28e97b2f41a95ac48f0dea061"> 1011</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_KILL_LSB    _u(10)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3cee1fe51fbde62704fa0f846f5aa21"> 1012</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_KILL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">// Field       : CLOCKS_CLK_ADC_CTRL_AUXSRC</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">// Description : Selects the auxiliary clock source, will glitch when switching</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">//               0x0 -&gt; clksrc_pll_usb</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">//               0x1 -&gt; clksrc_pll_sys</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">//               0x2 -&gt; rosc_clksrc_ph</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">//               0x3 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">//               0x4 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">//               0x5 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0fb3a0aa76c6964fd221ff4ea387c73"> 1022</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a039c4007ea632f92784c6be60b3f5918"> 1023</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_BITS   _u(0x000000e0)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a49d493ebf784b0d0b34efee4ab5a0482"> 1024</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_MSB    _u(7)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a22ec581eb729d6de13257b5ea36a224f"> 1025</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_LSB    _u(5)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5302a8afc647b6b8916293b29d01cf58"> 1026</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a014433fec54ad1cd839576e8e5dd8efc"> 1027</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB _u(0x0)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a02353c8be8efe032070840d0fc53f9d4"> 1028</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS _u(0x1)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb4b3836834c20262bb8e670854fabc4"> 1029</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_ROSC_CLKSRC_PH _u(0x2)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae9b57b3ae898c81133e180ba19f6f0cb"> 1030</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_XOSC_CLKSRC _u(0x3)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1363f78a4d6c12738896d7ccce0e4b17"> 1031</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_GPIN0 _u(0x4)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0914e423b1419da1c536d29a53cb6d2f"> 1032</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CLKSRC_GPIN1 _u(0x5)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">// Register    : CLOCKS_CLK_ADC_DIV</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac42fc7e5d084cb99df4fc0396dbefd83"> 1035</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_DIV_OFFSET _u(0x00000070)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaf93bb8a16533d7d4bcb4e09c90d8f02"> 1036</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_DIV_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a00feee878f663491097392f9caed17d8"> 1037</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_DIV_RESET  _u(0x00010000)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">// Field       : CLOCKS_CLK_ADC_DIV_INT</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">// Description : Integer part of clock divisor, 0 -&gt; max+1, can be changed on-</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">//               the-fly</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afaf9745749fa022414b136673e30b81f"> 1042</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_DIV_INT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad557355428f6469264874055534d8a17"> 1043</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_DIV_INT_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af6275fdbe45098a65363b0115e60792e"> 1044</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_DIV_INT_MSB    _u(19)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79392d9c289818386137e48ca80fba91"> 1045</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_DIV_INT_LSB    _u(16)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1e8a22776d498e92e1bb1a7c225de8d"> 1046</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_DIV_INT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">// Register    : CLOCKS_CLK_ADC_SELECTED</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">// Description : Indicates which src is currently selected (one-hot)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">//               This slice does not have a glitchless mux (only the AUX_SRC</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">//               field is present, not SRC) so this register is hardwired to</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">//               0x1.</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7cb2c84dc823804c1dd1b3ab025106e7"> 1053</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_SELECTED_OFFSET _u(0x00000074)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae4963b94de2c19afd88dd88996b275da"> 1054</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_SELECTED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af9de8be9f138c924d68ddc3b9a863c51"> 1055</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_SELECTED_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52d0aef7cef0da90db2e6b300ff6bc57"> 1056</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_SELECTED_MSB    _u(0)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2a2dec008db302df82e5a24cda4b52dc"> 1057</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_SELECTED_LSB    _u(0)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a57080d3c1c0e65d3de5d2897da1c9d2d"> 1058</a></span><span class="preprocessor">#define CLOCKS_CLK_ADC_SELECTED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">// Register    : CLOCKS_DFTCLK_XOSC_CTRL</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a91f8dcad2cffde087969a3c11ba98e0a"> 1061</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_OFFSET _u(0x00000078)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a3599dd546e208beba5f90f31f1e2e8"> 1062</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a12dc82f5dcb35c731dde800aebdba505"> 1063</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">// Field       : CLOCKS_DFTCLK_XOSC_CTRL_SRC</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">//               0x0 -&gt; NULL</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">//               0x1 -&gt; clksrc_pll_usb_primary</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">//               0x2 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a24537f23e3bf33e95e59f1f349f91f7f"> 1069</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_SRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95d716d3fcfdf3b0603bcc978d7cb90e"> 1070</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_SRC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab18478305a23aaad4360a7ea63f265dd"> 1071</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_SRC_MSB    _u(1)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8322b3f2bb39391a75da4937e476815a"> 1072</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_SRC_LSB    _u(0)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f85095f1e92f2f201929d60b5598127"> 1073</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_SRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac973cee18ed05a737179deee25e3ca59"> 1074</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_NULL _u(0x0)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79fb2838243d8a1f40d3ad38c96687d7"> 1075</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_CLKSRC_PLL_USB_PRIMARY _u(0x1)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a565ea3f2c8ee6e17de1434fa90b29b39"> 1076</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_XOSC_CTRL_SRC_VALUE_CLKSRC_GPIN0 _u(0x2)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">// Register    : CLOCKS_DFTCLK_ROSC_CTRL</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9eb4014ff68728ffdb96f6ef5a4ed3c3"> 1079</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_OFFSET _u(0x0000007c)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a534292d08bec2b0ab3b8430a35cc8faa"> 1080</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a3491cac1c43fd2ae31fbeacfd9b4a0"> 1081</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">// Field       : CLOCKS_DFTCLK_ROSC_CTRL_SRC</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">//               0x0 -&gt; NULL</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">//               0x1 -&gt; clksrc_pll_sys_primary_rosc</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">//               0x2 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad8f909ca7ffbd52087495a824d870c56"> 1087</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_SRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae77ca08f5d034cceaf9177f601faa50b"> 1088</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_SRC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5ffc3c1e5ee857abfed5e9be72eedd2"> 1089</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_SRC_MSB    _u(1)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a524af04179f731b709c75055a8166420"> 1090</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_SRC_LSB    _u(0)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a92e9b1f7ca3b1a6f801ced920d562ceb"> 1091</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_SRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a75be671aff41c8d25b8a3943251281f9"> 1092</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_NULL _u(0x0)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab58614749402734a1b1a6deb3999ac09"> 1093</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_CLKSRC_PLL_SYS_PRIMARY_ROSC _u(0x1)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a635cd6fe0416c3f6699ef369e04b226d"> 1094</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_ROSC_CTRL_SRC_VALUE_CLKSRC_GPIN1 _u(0x2)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">// Register    : CLOCKS_DFTCLK_LPOSC_CTRL</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76b4ed56230ce7b5615465d89a40c9c6"> 1097</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_OFFSET _u(0x00000080)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7fee15cc9c23a39689ff1eaf3fee4873"> 1098</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac6e86c2a053c2c0587774d227e4d6b69"> 1099</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">// Field       : CLOCKS_DFTCLK_LPOSC_CTRL_SRC</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">//               0x0 -&gt; NULL</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">//               0x1 -&gt; clksrc_pll_usb_primary_lposc</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">//               0x2 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5540cd48e2a321f91811b7d09424a75f"> 1105</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_SRC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9c4d80c5ceb4faf99a7687bd1a36545e"> 1106</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_SRC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2785709c9fcab41dac0e3b39c7636be"> 1107</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_SRC_MSB    _u(1)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b411abf751f6b87610128f898383319"> 1108</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_SRC_LSB    _u(0)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe353e5eb2bc37dcc1996ab642a53ec1"> 1109</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_SRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af9600035e01da083487d4eb50a4713ff"> 1110</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_NULL _u(0x0)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af424404f59a15334e3da808bebf30f3d"> 1111</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_CLKSRC_PLL_USB_PRIMARY_LPOSC _u(0x1)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d6dbba92b3d855938a306a3722fdb5d"> 1112</a></span><span class="preprocessor">#define CLOCKS_DFTCLK_LPOSC_CTRL_SRC_VALUE_CLKSRC_GPIN1 _u(0x2)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">// Register    : CLOCKS_CLK_SYS_RESUS_CTRL</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad61c166f3aca67d71ac04429463ad851"> 1115</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_OFFSET _u(0x00000084)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a93de092918086c1f96faac2552e5e035"> 1116</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_BITS   _u(0x000111ff)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8573ea44ff44c6eee96e4695dd6104a"> 1117</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_RESET  _u(0x000000ff)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment">// Field       : CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment">// Description : For clearing the resus after the fault that triggered it has</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">//               been corrected</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66f182abaf40e1706986ea9ef9ceaa67"> 1122</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1d61fdd59535b402ecf83f1de0feae6c"> 1123</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a262c771d04e4143566f85965f3155307"> 1124</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_MSB    _u(16)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a11084fb9b26d3b09cb9350b2c7c1ed55"> 1125</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_LSB    _u(16)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a43ab17f1a414ee13815ae17e06b15b2d"> 1126</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_CLEAR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">// Field       : CLOCKS_CLK_SYS_RESUS_CTRL_FRCE</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">// Description : Force a resus, for test purposes only</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a29efe1f4e8aea706354409ebeca81260"> 1130</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8277d1f2ba0a067d0f1fd314605f456e"> 1131</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9aca6055b2df30aee734b2332b80582e"> 1132</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_MSB    _u(12)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1e3416c86cb70f207e06e0764357405"> 1133</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_LSB    _u(12)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a921be5c18e84e8106e77c5e9787a9b14"> 1134</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_FRCE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">// Field       : CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">// Description : Enable resus</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6fa378031a5ba6d4fd2d5bd2b97e39ed"> 1138</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab34a086e3c38ccd438d7ced46af34dc4"> 1139</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8cf159912c26bd4eb247f921895429ea"> 1140</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_MSB    _u(8)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a942a13fe55259ea196e23cdcfc36f40e"> 1141</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_LSB    _u(8)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a766a53cb08862e3b1554065b3ad9b03d"> 1142</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">// Field       : CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">// Description : This is expressed as a number of clk_ref cycles</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">//               and must be &gt;= 2x clk_ref_freq/min_clk_tst_freq</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a0173c1ef5d0618884d5bf249a62d26"> 1147</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_RESET  _u(0xff)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a459eaba72e0b879de347ac66d277d8ed"> 1148</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0eb08e359f4525052407880fde862f0"> 1149</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_MSB    _u(7)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb70050da53f9b5b590c9d7686b1c2c5"> 1150</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_LSB    _u(0)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa9efd7db5277a5c3f5c30b58f215d499"> 1151</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_CTRL_TIMEOUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">// Register    : CLOCKS_CLK_SYS_RESUS_STATUS</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab51f7f509ca90049d8b664e7d4698756"> 1154</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_STATUS_OFFSET _u(0x00000088)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7a15512a8498b12df9765f83aa72f3d5"> 1155</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_STATUS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3be50756ac13de66729d0b88877d820"> 1156</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">// Field       : CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">// Description : Clock has been resuscitated, correct the error then send</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">//               ctrl_clear=1</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a45181a8e160537e1eebff50d09423c0b"> 1161</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1f6221723f4a307c03fd0011c4474f50"> 1162</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a085f06030db09cda93d54837a5d58463"> 1163</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_MSB    _u(0)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab13a8b57f09a64bdc9787697c76365ab"> 1164</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_LSB    _u(0)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8eaf9b060dd4bb0bf84713d2b9a9bfe7"> 1165</a></span><span class="preprocessor">#define CLOCKS_CLK_SYS_RESUS_STATUS_RESUSSED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">// Register    : CLOCKS_FC0_REF_KHZ</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">// Description : Reference clock frequency in kHz</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3547957171f931a1554b18b18d6f87dd"> 1169</a></span><span class="preprocessor">#define CLOCKS_FC0_REF_KHZ_OFFSET _u(0x0000008c)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8c5feebf41287aafe5f5888906c58da"> 1170</a></span><span class="preprocessor">#define CLOCKS_FC0_REF_KHZ_BITS   _u(0x000fffff)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a17ba7ea3ecf996bc2aa7fe337056494c"> 1171</a></span><span class="preprocessor">#define CLOCKS_FC0_REF_KHZ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc13afa18209d72124b0dc55ab8ce010"> 1172</a></span><span class="preprocessor">#define CLOCKS_FC0_REF_KHZ_MSB    _u(19)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea77a49177c430c6af6615efaeac8a55"> 1173</a></span><span class="preprocessor">#define CLOCKS_FC0_REF_KHZ_LSB    _u(0)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10f83f3a986f60482447ad981f8e4181"> 1174</a></span><span class="preprocessor">#define CLOCKS_FC0_REF_KHZ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">// Register    : CLOCKS_FC0_MIN_KHZ</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">// Description : Minimum pass frequency in kHz. This is optional. Set to 0 if</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">//               you are not using the pass/fail flags</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cbe4528e56e6ccb7e6d93075f66a673"> 1179</a></span><span class="preprocessor">#define CLOCKS_FC0_MIN_KHZ_OFFSET _u(0x00000090)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a37dbfb22f0943344a2103e62a9fe05aa"> 1180</a></span><span class="preprocessor">#define CLOCKS_FC0_MIN_KHZ_BITS   _u(0x01ffffff)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aff17c103849d306b17b5a12c05592d8b"> 1181</a></span><span class="preprocessor">#define CLOCKS_FC0_MIN_KHZ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0bcd0c2a698673a92e404ed4526bb1e"> 1182</a></span><span class="preprocessor">#define CLOCKS_FC0_MIN_KHZ_MSB    _u(24)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a89a577e0a92862d93b44f67bd04d7f51"> 1183</a></span><span class="preprocessor">#define CLOCKS_FC0_MIN_KHZ_LSB    _u(0)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a33b952a5b1f84024781a73d9d4288e78"> 1184</a></span><span class="preprocessor">#define CLOCKS_FC0_MIN_KHZ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">// Register    : CLOCKS_FC0_MAX_KHZ</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">// Description : Maximum pass frequency in kHz. This is optional. Set to</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">//               0x1ffffff if you are not using the pass/fail flags</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af3481e7b83002b35af95ade69d17a1aa"> 1189</a></span><span class="preprocessor">#define CLOCKS_FC0_MAX_KHZ_OFFSET _u(0x00000094)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0cb2380094b468f5301dd2af0573043"> 1190</a></span><span class="preprocessor">#define CLOCKS_FC0_MAX_KHZ_BITS   _u(0x01ffffff)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a963a2c0289e4f705a044052a8e0ba843"> 1191</a></span><span class="preprocessor">#define CLOCKS_FC0_MAX_KHZ_RESET  _u(0x01ffffff)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af60c63f325b4128fb3dfa0d2aa42b014"> 1192</a></span><span class="preprocessor">#define CLOCKS_FC0_MAX_KHZ_MSB    _u(24)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8eddbab9af53d2a8512b5c55bf3565a"> 1193</a></span><span class="preprocessor">#define CLOCKS_FC0_MAX_KHZ_LSB    _u(0)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0ae3c52d614118679ef6faa9da92206c"> 1194</a></span><span class="preprocessor">#define CLOCKS_FC0_MAX_KHZ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">// Register    : CLOCKS_FC0_DELAY</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">// Description : Delays the start of frequency counting to allow the mux to</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">//               settle</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">//               Delay is measured in multiples of the reference clock period</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a426bd1f6f947753fabb98bbbfdf94235"> 1200</a></span><span class="preprocessor">#define CLOCKS_FC0_DELAY_OFFSET _u(0x00000098)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a698c5789282644eacff02118eb4d3fe2"> 1201</a></span><span class="preprocessor">#define CLOCKS_FC0_DELAY_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af611a1d5d45597f8ae721bb64a5e549c"> 1202</a></span><span class="preprocessor">#define CLOCKS_FC0_DELAY_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aebc37f30fbdcbe0e4077644b896f3de1"> 1203</a></span><span class="preprocessor">#define CLOCKS_FC0_DELAY_MSB    _u(2)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2091c4cf595f3e62fbda7dca1cff7f75"> 1204</a></span><span class="preprocessor">#define CLOCKS_FC0_DELAY_LSB    _u(0)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad01f5905cb28fe882687a69e47ea0bb1"> 1205</a></span><span class="preprocessor">#define CLOCKS_FC0_DELAY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">// Register    : CLOCKS_FC0_INTERVAL</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">// Description : The test interval is 0.98us * 2**interval, but let&#39;s call it</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">//               1us * 2**interval</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">//               The default gives a test interval of 250us</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa3430015efd0a303497363435b657d47"> 1211</a></span><span class="preprocessor">#define CLOCKS_FC0_INTERVAL_OFFSET _u(0x0000009c)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac4a27ea6f35638241a483e7635324bbe"> 1212</a></span><span class="preprocessor">#define CLOCKS_FC0_INTERVAL_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4d834d2624fa55cc32f29f1907f13c79"> 1213</a></span><span class="preprocessor">#define CLOCKS_FC0_INTERVAL_RESET  _u(0x00000008)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a61302c91ce3fd14e39b22576b0a48a5b"> 1214</a></span><span class="preprocessor">#define CLOCKS_FC0_INTERVAL_MSB    _u(3)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a986086219f2130cbeaafad95946af204"> 1215</a></span><span class="preprocessor">#define CLOCKS_FC0_INTERVAL_LSB    _u(0)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5012dee87ba2f93f9ff8db1b1882ccd8"> 1216</a></span><span class="preprocessor">#define CLOCKS_FC0_INTERVAL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">// Register    : CLOCKS_FC0_SRC</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">// Description : Clock sent to frequency counter, set to 0 when not required</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">//               Writing to this register initiates the frequency count</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">//               0x00 -&gt; NULL</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">//               0x01 -&gt; pll_sys_clksrc_primary</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">//               0x02 -&gt; pll_usb_clksrc_primary</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">//               0x03 -&gt; rosc_clksrc</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">//               0x04 -&gt; rosc_clksrc_ph</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">//               0x05 -&gt; xosc_clksrc</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">//               0x06 -&gt; clksrc_gpin0</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">//               0x07 -&gt; clksrc_gpin1</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">//               0x08 -&gt; clk_ref</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">//               0x09 -&gt; clk_sys</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment">//               0x0a -&gt; clk_peri</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">//               0x0b -&gt; clk_usb</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">//               0x0c -&gt; clk_adc</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">//               0x0d -&gt; clk_hstx</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">//               0x0e -&gt; lposc_clksrc</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">//               0x0f -&gt; otp_clk2fc</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">//               0x10 -&gt; pll_usb_clksrc_primary_dft</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0dd90eb028d111d9da55823699537e9"> 1238</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_OFFSET _u(0x000000a0)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aff811eca971ae932648d7f5d132d3be8"> 1239</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab8a71270c23b8e93e1192d54b6b05557"> 1240</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b90df5349a3ab553e728cdf19da0c0e"> 1241</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_MSB    _u(7)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a96030d2569ccce201714776912953386"> 1242</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_LSB    _u(0)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a83bd9447831b6726136b50c8f744651b"> 1243</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acad9145f31c4668fee4820507eba4691"> 1244</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_NULL _u(0x00)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a91bcb2ca44698354e96fa3ee5b01d3b0"> 1245</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_PLL_SYS_CLKSRC_PRIMARY _u(0x01)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa4701548570384643e71b2b9bb686438"> 1246</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_PLL_USB_CLKSRC_PRIMARY _u(0x02)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a05446e1e53bb150d828d47c4fa1c4949"> 1247</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_ROSC_CLKSRC _u(0x03)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae99f3c3e1c26f792db2ec6b4c61ba3c9"> 1248</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_ROSC_CLKSRC_PH _u(0x04)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac1d2bb29cba69381de6689a3427d1022"> 1249</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_XOSC_CLKSRC _u(0x05)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a434b60b9162123bc921632d4ed3e9c56"> 1250</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_CLKSRC_GPIN0 _u(0x06)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b35aa1f58c673efa2c7c9e4c4154c4f"> 1251</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_CLKSRC_GPIN1 _u(0x07)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10dcb18490a608be05d2fa62ee17c64e"> 1252</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_CLK_REF _u(0x08)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac373437ba470e72810c5ba21b0765538"> 1253</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_CLK_SYS _u(0x09)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acecf2c31fbe632c2c660466df860478d"> 1254</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_CLK_PERI _u(0x0a)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa0fbcdba32b7e16c83f2c98d61de045d"> 1255</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_CLK_USB _u(0x0b)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af7ba1a9158ca874fdf23f4ef43994bf9"> 1256</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_CLK_ADC _u(0x0c)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae54a4a573746e5ab438603f2046ef2bf"> 1257</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_CLK_HSTX _u(0x0d)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad050efc58b8ab2431421daedb9d25774"> 1258</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_LPOSC_CLKSRC _u(0x0e)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd09af42d3b0b6c98b5baa9d5b269f97"> 1259</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_OTP_CLK2FC _u(0x0f)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3aa9c385e3bfd57e9f1b20a328822cfc"> 1260</a></span><span class="preprocessor">#define CLOCKS_FC0_SRC_VALUE_PLL_USB_CLKSRC_PRIMARY_DFT _u(0x10)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">// Register    : CLOCKS_FC0_STATUS</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">// Description : Frequency counter status</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae441f453feba4dd3b98e870e19cb6658"> 1264</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_OFFSET _u(0x000000a4)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6fc0e72658a884abd9ec10997f722c00"> 1265</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_BITS   _u(0x11111111)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3029579560d2352a790ea9015ccdc02e"> 1266</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">// Field       : CLOCKS_FC0_STATUS_DIED</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">// Description : Test clock stopped during test</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae25f2836eb799c468cbc977d38d87042"> 1270</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DIED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abea5f2780b07dac0ab8c2d33642faa72"> 1271</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DIED_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeb5ee7857c67654bff1add2b16ef031b"> 1272</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DIED_MSB    _u(28)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6de9cec413222d870ae5a98255fbe6e2"> 1273</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DIED_LSB    _u(28)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6fc02119b440e6a3f3c1907f8d968e6"> 1274</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DIED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">// Field       : CLOCKS_FC0_STATUS_FAST</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">// Description : Test clock faster than expected, only valid when status_done=1</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5a61641d7f9a8c14667f13a0c7ecf10d"> 1278</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a807a7cb2ce298ea06cecd144a56cd9eb"> 1279</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAST_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5675fee5d300755f171ca1aa8f2fd71b"> 1280</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAST_MSB    _u(24)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a33568d0e3b6cd73713342be4a041be6d"> 1281</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAST_LSB    _u(24)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a64816e5e1075bc7c3371f6ae85272c"> 1282</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAST_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">// Field       : CLOCKS_FC0_STATUS_SLOW</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment">// Description : Test clock slower than expected, only valid when status_done=1</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80c3c8106fcb4d5b2d61ebff593c2a97"> 1286</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_SLOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf749aa4215a7bc97521d232a6fe000d"> 1287</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_SLOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeaebb73084475411002c176cbe46acc0"> 1288</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_SLOW_MSB    _u(20)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab072060cc06787bb8099ce12eceb5e40"> 1289</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_SLOW_LSB    _u(20)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fda3ab908503389f137da4972a5693f"> 1290</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_SLOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">// Field       : CLOCKS_FC0_STATUS_FAIL</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">// Description : Test failed</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf8c30cbfdb62fa08a15bced32d8bfcf"> 1294</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abdd1facfb46b3160a0dec2e400f7e9c5"> 1295</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAIL_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb66fa8b99b5c0676620fc1289aa193b"> 1296</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAIL_MSB    _u(16)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ee1fe63139267b5fdc880f48485cb4f"> 1297</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAIL_LSB    _u(16)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4a1ae9fe3813a3c96b048c0043dab492"> 1298</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_FAIL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">// Field       : CLOCKS_FC0_STATUS_WAITING</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">// Description : Waiting for test clock to start</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade52ccd63f118ce4c3ad339564d3c8a0"> 1302</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_WAITING_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a134d31e10f10f265b8eb54a19c847278"> 1303</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_WAITING_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a163a2ab1465a6897fa7fb6da92025f"> 1304</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_WAITING_MSB    _u(12)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4c54e9a2cb6c26d4f4733ada383238ab"> 1305</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_WAITING_LSB    _u(12)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a59fb7231ba794842ed488234e9ee08d6"> 1306</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_WAITING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">// Field       : CLOCKS_FC0_STATUS_RUNNING</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">// Description : Test running</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7c4e4b94f36f07c1684cb342122272e"> 1310</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_RUNNING_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a50d5e9c9046595e523506bd0d7f89ca3"> 1311</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_RUNNING_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a94977598eebadae7d342c3536ac323cd"> 1312</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_RUNNING_MSB    _u(8)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a279c44b04b3cba9d47ca3ba59f8310ce"> 1313</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_RUNNING_LSB    _u(8)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7e848073e732b50bf5e708b03001388"> 1314</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_RUNNING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">// Field       : CLOCKS_FC0_STATUS_DONE</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment">// Description : Test complete</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a933361552d8eff52341921cc19eb0a6f"> 1318</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DONE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ca8caf8c0f74d02635d82d87f7bbcf2"> 1319</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DONE_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade1f452de760ed3ce3524981b4a04e62"> 1320</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DONE_MSB    _u(4)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa7f5eebf0c8a281d35183d5e6c6f0657"> 1321</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DONE_LSB    _u(4)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a17941c0305a3d28203220c7c16b7ba2c"> 1322</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_DONE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">// Field       : CLOCKS_FC0_STATUS_PASS</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">// Description : Test passed</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5059c1425f6816b08a0c2b0e83fc21b9"> 1326</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_PASS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a86a4748e99017387418c3b495e8e4701"> 1327</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_PASS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adcba738e5ecd49f0bacfe948bbe5a546"> 1328</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_PASS_MSB    _u(0)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a60610f5510556c78db9d9cf2d1cde78e"> 1329</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_PASS_LSB    _u(0)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad4df96b076594edaeb70befe7fdc36e"> 1330</a></span><span class="preprocessor">#define CLOCKS_FC0_STATUS_PASS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">// Register    : CLOCKS_FC0_RESULT</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">// Description : Result of frequency measurement, only valid when status_done=1</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac78b8a8ca7e8beb6d7c5b579a59af7c2"> 1334</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_OFFSET _u(0x000000a8)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a676dba675f27a09283e8ba27787d0981"> 1335</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_BITS   _u(0x3fffffff)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a14005875e896b03097ffe7bd22454d4c"> 1336</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">// Field       : CLOCKS_FC0_RESULT_KHZ</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5be2ee5f324c19433943613bcabbd23b"> 1339</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_KHZ_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a02c37c6dc808ac5d0054ffc27a9a76a6"> 1340</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_KHZ_BITS   _u(0x3fffffe0)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae62a4eb30c7cd03b315dad07326539f3"> 1341</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_KHZ_MSB    _u(29)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a636cb0b7acbffb660630bd89fc5e862a"> 1342</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_KHZ_LSB    _u(5)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2cbf3cb5d2867222d93a0131041ea73e"> 1343</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_KHZ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment">// Field       : CLOCKS_FC0_RESULT_FRAC</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a34d92862293c19c21b647b85c975e8c5"> 1346</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_FRAC_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a55515981c9942691d5a285d74d4cc0d5"> 1347</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_FRAC_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac0b5e7896889f6455876653d187d50c1"> 1348</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_FRAC_MSB    _u(4)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a40685324efdfbd12c15655aa53983f94"> 1349</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_FRAC_LSB    _u(0)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad47e7ca37c45d5010c06e78a8441cda7"> 1350</a></span><span class="preprocessor">#define CLOCKS_FC0_RESULT_FRAC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">// Register    : CLOCKS_WAKE_EN0</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">// Description : enable clock in wake mode</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9680ef15aca55d52c1968db3003fa762"> 1354</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_OFFSET _u(0x000000ac)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7cd135bf21185a077e3a0bd074b7161a"> 1355</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af514eeca0fa720e451447d556eed442d"> 1356</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_RESET  _u(0xffffffff)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_SIO</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a845fb66c73752283f6ce2f7c886936ab"> 1359</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SIO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e2d3761e9df40084f9d79b8b37db770"> 1360</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SIO_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4045c3b7daea3a33cbda231e961b2dc2"> 1361</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SIO_MSB    _u(31)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4ed97ad1d3cfa28a47ae104a36701ea5"> 1362</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SIO_LSB    _u(31)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a968ca5327344591e34da6cc4974be70f"> 1363</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SIO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_SHA256</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd3d186ee4859db66110e6e32b5ed96f"> 1366</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SHA256_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0950e82cd8e38d7b05c025064682cd83"> 1367</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SHA256_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a454947d5bdc4f9b9942e6fa041f68137"> 1368</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SHA256_MSB    _u(30)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab0dc24a0ca518b88441ed339fc6e210"> 1369</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SHA256_LSB    _u(30)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a96c77881be0fabbb0faf66416cbf8bce"> 1370</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_SHA256_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_PSM</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2cf9557b42f3d256b640048cbc49f2d5"> 1373</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PSM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a398c0cdc9d0d1cd98afe8d634596fa07"> 1374</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PSM_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe487bd488bb19691d886614b8668a02"> 1375</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PSM_MSB    _u(29)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad87fa17f7350e99b283a4e567d03b324"> 1376</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PSM_LSB    _u(29)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a972e7126972f928881cb9e9c5a1b0889"> 1377</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PSM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_ROSC</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a82e33a9dce1ed2c44ce9d4d93a49b410"> 1380</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROSC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa701e7d6175dd29663e861c2b372b86f"> 1381</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROSC_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab27c4a4922580b28b1b3e0b6c82fd42"> 1382</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROSC_MSB    _u(28)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0f8e1ab6b75e0005f649860d21305c31"> 1383</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROSC_LSB    _u(28)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ace3a684e58ec17cc2ff7fa377a4fe201"> 1384</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_ROM</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f70ee328bf41cfa42eaa219f41f591f"> 1387</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a65e6b78369bf720ebd75e559e42550f4"> 1388</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROM_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad349817aee71e099a862c77c757732d"> 1389</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROM_MSB    _u(27)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1725723143b9d3233af5cd618abefd43"> 1390</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROM_LSB    _u(27)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a295831646f6f62b012b08e01473d67c0"> 1391</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ROM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_RESETS</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a14add4d68f1c8c8dfa70efe493ca069f"> 1394</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_RESETS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aafc51c5941a151eb715ab42510823bcb"> 1395</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_RESETS_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aed650b4db6e2bdc330e39a845237d7eb"> 1396</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_RESETS_MSB    _u(26)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84be96c01e7e9bee90da90edf3578cf2"> 1397</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_RESETS_LSB    _u(26)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a726248896766aa3ced37b56389a8a24d"> 1398</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_RESETS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_PWM</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04b410acc9f1d8f852ee551b808d463c"> 1401</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PWM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b830dced5029e11c5ec6aee3ca93d29"> 1402</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PWM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8196ae53478c431de154336dccf0a02d"> 1403</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PWM_MSB    _u(25)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1b3ab67e5c5d01808a3f5ec1e1d26d17"> 1404</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PWM_LSB    _u(25)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a245dcce1f092b53c8716c02ff0a8a1f7"> 1405</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PWM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_POWMAN</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb00922f95fd6cdb0453b3ce77b6a8db"> 1408</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad12c55709815e97035fe7c303e2a2921"> 1409</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab22be60960f710f40205e8e32e23999e"> 1410</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_MSB    _u(24)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a86834c02406164e3bac36e8e78fbaed8"> 1411</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_LSB    _u(24)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4c1a868bf6e8a21d20822a8978312d9c"> 1412</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_POWMAN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_REF_POWMAN</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad6d22e0ba40a166f76aab367f9ffb2e3"> 1415</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_POWMAN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d9bed6e4e7a0b06944fef0e5a41b6eb"> 1416</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_POWMAN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab80cfee11b7a006f519f083cff8f6e2e"> 1417</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_POWMAN_MSB    _u(23)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cb2555796e84ecfcb37c7abc0d0fa0f"> 1418</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_POWMAN_LSB    _u(23)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7681b90e5d2212856c026764b8168a78"> 1419</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_POWMAN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab4789c1670c03ac2699c47ace2556fe9"> 1422</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab44e58541236308fe2f52b45d2243dab"> 1423</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad10ea56c9818763e82aa78c93557e95a"> 1424</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_MSB    _u(22)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a62640375ece0fa0b01470369fbcc65a7"> 1425</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_LSB    _u(22)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a85449685cad52cc0b6d4041bf3bfea50"> 1426</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_USB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e6853df084a6dc3f88d5a7c45fce7a5"> 1429</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9dd4adf55819fd3356b300ee4044ab53"> 1430</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeab51c895ea4a083bb2e7c2444c1ff04"> 1431</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_MSB    _u(21)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a660d20a6e668ea5356ec6ed664ec2044"> 1432</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_LSB    _u(21)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0270bd267e97fa601592e34c12fbea14"> 1433</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PLL_SYS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_PIO2</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade4f565714d801fbd21fa0989ac4fc26"> 1436</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO2_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a922eccbe794e9d1f930d2e45ef9e8fb3"> 1437</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO2_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b627124cdf4cd9642aae642d72a85aa"> 1438</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO2_MSB    _u(20)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5aadddc302d32319c6165f5697ec1aa"> 1439</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO2_LSB    _u(20)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa040d2c18724e14d1f4cdfa42d234bd8"> 1440</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_PIO1</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1117dc230c86844cf751e53ef279c1f6"> 1443</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae8273071326f678599d3f46d318ec128"> 1444</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO1_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2701e5dfc4e0cd256d2a067422a0b696"> 1445</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO1_MSB    _u(19)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a472c9a9bfcf64cbbbb2dc74d0e7c5eca"> 1446</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO1_LSB    _u(19)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10421cdc84a8f7246ee312e3ca2ad637"> 1447</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_PIO0</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1251c9db443636fa6f6af3c1c0c7721a"> 1450</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af595ab68bc0d7885902636865c4df0a4"> 1451</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO0_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a30bc59c7f44a29d4e9365114ff387d0f"> 1452</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO0_MSB    _u(18)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3b3e16b10112044da580dcb8d61340c7"> 1453</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO0_LSB    _u(18)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf04d5e089badee930621dab51464d37"> 1454</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PIO0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_PADS</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d88a25b75b910b092b9de379e14dd38"> 1457</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PADS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a51def3b95591e68799613577407e1803"> 1458</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PADS_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2a273bd20d11c4a97566ae45c686cb2"> 1459</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PADS_MSB    _u(17)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9fac123664fdeba6152d738a49987a9f"> 1460</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PADS_LSB    _u(17)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5cf1bf2556e0ea26d345dbdc2912f480"> 1461</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_PADS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_OTP</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47025516d3f15de29c43ac6697247da4"> 1464</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_OTP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8122caa425e347e7682146eef9e9543d"> 1465</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_OTP_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5f86730f1c10e6bf8177a1d1e88b964"> 1466</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_OTP_MSB    _u(16)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a985ce214f0557759929dd20a35087fb5"> 1467</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_OTP_LSB    _u(16)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d0f2c82753961cdbc73cd309f74c21a"> 1468</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_OTP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_REF_OTP</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd596779caacd7026ae9b07ad93d00a4"> 1471</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_OTP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5e6932f6a0db1c21a09b89ee090480f"> 1472</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_OTP_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a09dd900b3ebad18adf3d3e37ffcaefdb"> 1473</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_OTP_MSB    _u(15)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95f38268db438b574cfa8f987f57afb0"> 1474</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_OTP_LSB    _u(15)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa21dd336f9beb91082f3801f0ede5824"> 1475</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_REF_OTP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_JTAG</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b1443a273a02e8fde049ed7257b0135"> 1478</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_JTAG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a06e65438b3ed10c5625bad2a2328a22d"> 1479</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_JTAG_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a015fca3df198be0d708bbc548d41590a"> 1480</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_JTAG_MSB    _u(14)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ed6420e3d765b0bfd9edc6794d1d710"> 1481</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_JTAG_LSB    _u(14)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a941f263890e36de8122cc7afa6d18fcf"> 1482</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_JTAG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_IO</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a21ecf80624a9ae5e763456029939f789"> 1485</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_IO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac3a0f41e7d600a63b6f363b8a8a4a774"> 1486</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_IO_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af2762d4140a141c135c4fbc725f14cee"> 1487</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_IO_MSB    _u(13)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aec2742d663432a667901723415c19f34"> 1488</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_IO_LSB    _u(13)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79834320f65dea7ee82c38f91594200b"> 1489</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_IO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_I2C1</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a387c6617edcbc5e1ae7ef852988ce706"> 1492</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95787a99c657db681d9029a9f8e668ff"> 1493</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C1_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a87444d4a44cdf6cf6f183dd0f0c155f5"> 1494</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C1_MSB    _u(12)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a68c1e71dd091c1a45cf7bc22a1acc140"> 1495</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C1_LSB    _u(12)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f115da925373d7f6ba383b18ef04187"> 1496</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_I2C0</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a17b66a42223e512c79171dbe64bba58b"> 1499</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af650834c4d5c592c9446520f0cab6d51"> 1500</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C0_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a330e12369cbacfb8a6eecbaa39bb9677"> 1501</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C0_MSB    _u(11)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aef9133dbadbe3c95e69a17ba62e497ea"> 1502</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C0_LSB    _u(11)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a64c0bff5154ac7dda2873ef87e210b24"> 1503</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_I2C0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_HSTX</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7832a2f95b10bcbc630735f135db071f"> 1506</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_HSTX_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae2719ddf7a258e27bfc6e4fcac5e1d30"> 1507</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_HSTX_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5ac50a6778f64c2c605450f4d44d60b"> 1508</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_HSTX_MSB    _u(10)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af3118cb1b3bcf223ffc6b5a07ec9415f"> 1509</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_HSTX_LSB    _u(10)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a63955e8ca12d6433761221e9972adaa2"> 1510</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_HSTX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_HSTX</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a18c5462a3317c5019072118c3dc0a421"> 1513</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_HSTX_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ba17cf12d384c0814dfdedd72b4a2ce"> 1514</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_HSTX_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa254e53ade8b5a90cb2c5fae078bb024"> 1515</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_HSTX_MSB    _u(9)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad4964e2d19d38aec4698164385a5858c"> 1516</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_HSTX_LSB    _u(9)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac3ff645685cc00729ff63d84d751cdc0"> 1517</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_HSTX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a65551281d1efb6691b8f129a36c60e9a"> 1520</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aef715ea0dcbd1aed9bb5675e647deeab"> 1521</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afe4d0ddeaffc2888c781fa000cefe589"> 1522</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_MSB    _u(8)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81c68f8e79adf3c4095e2a00747a64ef"> 1523</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_LSB    _u(8)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adcfff2b08546d781e368c49d5c966d6b"> 1524</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_GLITCH_DETECTOR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_DMA</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66f4e2d68ad8edc640d22cc2a4fb3086"> 1527</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ceaf04994894bd137fc998ffd2e28f8"> 1528</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_DMA_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a847b3714ef5584ed632562beca33ae41"> 1529</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_DMA_MSB    _u(7)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa42a7a82f3616564bc23fa1257deae09"> 1530</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_DMA_LSB    _u(7)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98519e45bb0c927a89e3e0c6529592e7"> 1531</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ab9a625e0d163f74f36f9f875ebd8ee"> 1534</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf08c949ebd1811550be1afe150861ff"> 1535</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5c752d4d84c181ff055da133ce3f6d05"> 1536</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_MSB    _u(6)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a89ccfc08b834f27972d4825c801dfcf5"> 1537</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_LSB    _u(6)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a339866010d6b7bf282ddfc79c28aec4e"> 1538</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSFABRIC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a25e614b2540287c6e654571b6a009012"> 1541</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0571a47e867a48c717dfa5e6e0d1a760"> 1542</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a676472e3016829fe7b491fdf7dd6491f"> 1543</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_MSB    _u(5)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5a366acb73a97a0cafdd1e1fb832cef7"> 1544</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_LSB    _u(5)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3e8cf61433ddf049cb02d7d022b438c"> 1545</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BUSCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a72ea8238b6bb270ddc834284f8e106eb"> 1548</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31458cdaa3544185a4dddc9e3eaa7870"> 1549</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c3d9311e58aa696bb5722c06d6727c0"> 1550</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_MSB    _u(4)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a278f14233fa1679057bb0f3a71ecaad9"> 1551</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_LSB    _u(4)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0b5561215f1be0692bd06ffe3aa0f2a0"> 1552</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_BOOTRAM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_ADC</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f34ce1296aabe36937fd65dde5a2439"> 1555</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ADC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6e6a8dd06983446daf0420d0aabe78c8"> 1556</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ADC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3c0897dda614670d970bc689e9e1579d"> 1557</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ADC_MSB    _u(3)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abffc6c4ce651a279e6f26792e72384bf"> 1558</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ADC_LSB    _u(3)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a716a57962da9b1b882f73e62f3d57356"> 1559</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ADC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_ADC</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7e11455a5e172c5675e8587b35e1007f"> 1562</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_ADC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a570ddfd4e34b02b9efe4b1acce69d493"> 1563</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_ADC_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a55fd028a0615f4d57dd289f05d2e7c77"> 1564</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_ADC_MSB    _u(2)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a35bfe24df7ca9aa81944af2d3c2ab2ed"> 1565</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_ADC_LSB    _u(2)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add1a50f4fe139c915b0e66027696afe1"> 1566</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_ADC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a69dcf9a00ad765aeb51aaf6a357752c7"> 1569</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aad6a4533991779d35227b4727e07263d"> 1570</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac9e3530a4331e7a3ab5607e979947e46"> 1571</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_MSB    _u(1)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aadf80c166b031a64217930a290be99f1"> 1572</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_LSB    _u(1)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e2c953451f6b24b66e0613bd53f1809"> 1573</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_ACCESSCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">// Field       : CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e3e809521336f12d4a4d1f19e8c612d"> 1576</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5e265004a6953f707c0893ffac0eb4e5"> 1577</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a903b8760176ab04aeb12f8224e091c06"> 1578</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_MSB    _u(0)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c5e0ec49b61968d0d5f74d742d3ae30"> 1579</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_LSB    _u(0)</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8674460cb7eea63d094f44c7f9feab83"> 1580</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN0_CLK_SYS_CLOCKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">// Register    : CLOCKS_WAKE_EN1</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">// Description : enable clock in wake mode</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af4ff42f44aa8fb07dee85e3794a0546b"> 1584</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_OFFSET _u(0x000000b0)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9aab9c8c04cd83ad088daaf356b0e889"> 1585</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_BITS   _u(0x7fffffff)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a41ad0cc48b99099dbb9462a395bc7eff"> 1586</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_RESET  _u(0x7fffffff)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_XOSC</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81b3007d49b84a8873dff5e650c78138"> 1589</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XOSC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa7c54c8328c22e3299d966747c25cc4e"> 1590</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XOSC_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0ca24501275aa38baaa4fd41dd3da60d"> 1591</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XOSC_MSB    _u(30)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa633f65c8e486e801de56ba7ba028061"> 1592</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XOSC_LSB    _u(30)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ce5b3147494086e66adcf1627d734f0"> 1593</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XOSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_XIP</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab4fa4571c27069dc9dff0888eaecf952"> 1596</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XIP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af6b99632f8a358bbb6812a7b1d287ecf"> 1597</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XIP_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52f1c3105fdef13df4f894030bc4376c"> 1598</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XIP_MSB    _u(29)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af8dcad1198a44396f58eb324d218617b"> 1599</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XIP_LSB    _u(29)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa0fef125b4e00d7510a317ab25273cbf"> 1600</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_XIP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a78e13bc2cc80ea00e8e4dd056830e8a1"> 1603</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abda76d06b7dc853b2d951c4d821fbbac"> 1604</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a327bcc6f4427fd7e897cac0482eacf37"> 1605</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_MSB    _u(28)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd43c03e51dde1dad169782af573a249"> 1606</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_LSB    _u(28)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab09348cda2869be265d6ae6110ac001e"> 1607</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_WATCHDOG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_USB</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0594c9549a22db2fd82436420f03eebd"> 1610</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_USB_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2a7166a14b4d7e4d243e637f0cd39593"> 1611</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_USB_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af774bd09c651936fe5c8994fe37abe28"> 1612</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_USB_MSB    _u(27)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa1300d434011bb057cfd238238f62956"> 1613</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_USB_LSB    _u(27)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac2677510a2e0d4808f94e6af6093a094"> 1614</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_USB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7bbe612a6f1884fdb214a5efa56e7d08"> 1617</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9eb2505a369aa420af16dc1cd05c0989"> 1618</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaef0a7461555add1b0a950fcc8d44aee"> 1619</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_MSB    _u(26)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7bb4971d492b2a7b234399d9e916f3ab"> 1620</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_LSB    _u(26)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10796ce2e742e749cdcab240cebdf81d"> 1621</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_USBCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_UART1</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5391a693542201500fbeb47642c54966"> 1624</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5c217282617a941b11c6dfc3528a8eb9"> 1625</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART1_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a181e77e57107ba2602bddd37231a18b8"> 1626</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART1_MSB    _u(25)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ecb13f9dea81f7a4e857be47447e838"> 1627</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART1_LSB    _u(25)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81f26822c9c2d2ea65137326b7926a48"> 1628</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_PERI_UART1</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4f5776af55aebfb7575307e71c8dc51b"> 1631</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae4b8bcb032103636d88cf08e8ce66940"> 1632</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab3bf83372cf5a956dbf56017d72a89c"> 1633</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART1_MSB    _u(24)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfec8236e1a7ce50202470cc5410af59"> 1634</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART1_LSB    _u(24)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a19d79d2e93d7be31820916c43b6fbbdf"> 1635</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_UART0</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a843a2579bea8b1c3e5d37bf963f383f1"> 1638</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af42bd05fd692bb23f84b55dc0d58319a"> 1639</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aedd5cb590a9219a32e7351ed24ab6d91"> 1640</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART0_MSB    _u(23)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf89cfca0fe3c17778e2854797aaba30"> 1641</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART0_LSB    _u(23)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a239bd20adb3491ff08364b7c89bee9de"> 1642</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_UART0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_PERI_UART0</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a40bc8538b4de684511df41393e5f224d"> 1645</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9f9f12006a576ca375925573a47dd5f3"> 1646</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART0_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0438725254ac5029e49cb7f7267a526f"> 1647</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART0_MSB    _u(22)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7cbaa8c68c88c7a8b990db18baef2e90"> 1648</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART0_LSB    _u(22)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad008c6d0f564a1beba2366f31a95efbc"> 1649</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_UART0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_TRNG</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae67c316d3b533f77f94e57b5e3732b52"> 1652</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TRNG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0f487b7da0313692234f44dbd297d98"> 1653</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TRNG_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b1e030ccd51c7055553d288ebebd32b"> 1654</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TRNG_MSB    _u(21)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9b0e1d17fbd83d7c602a851b65bffd3"> 1655</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TRNG_LSB    _u(21)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3efbc9eff6c9495bed82baa208714510"> 1656</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TRNG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_TIMER1</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b6cfca2840ab999ca5eee81cc2d5ef7"> 1659</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0a735e0b52b50f4a118e9fc5cc512e2"> 1660</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af166c16b269b04c0505fe1f33d3a5a73"> 1661</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_MSB    _u(20)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeb1440e22437e5f9aef8b44bfc7df078"> 1662</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_LSB    _u(20)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3436badc819ff9e2534cfb748eb49bc6"> 1663</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_TIMER0</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0de8a455e798585fe1e48968857acaf0"> 1666</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2efad7a73cff75867725652cb5ce8277"> 1667</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a86dd2ad7695971e47adbebf216523501"> 1668</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_MSB    _u(19)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a43423ed257088efd5b16f36838c6dd98"> 1669</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_LSB    _u(19)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af77ef789b62b49cf0b88a37ae924d9f7"> 1670</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TIMER0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_TICKS</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a086638aee3dfc8c223e2bf17d9160c85"> 1673</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TICKS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a30887975ebdbf9a9242be22f08d34575"> 1674</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TICKS_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1db59a116c89018be4deace930b35fc"> 1675</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TICKS_MSB    _u(18)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a24d97a97d7426e5257a69d0b74c755af"> 1676</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TICKS_LSB    _u(18)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd3f1afade2f9e18e01c1da46656b945"> 1677</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TICKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_REF_TICKS</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa0d0684e4028d4d86321863af464c1b"> 1680</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_REF_TICKS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a56eb4e7fae485eff22b7714f9cd2a950"> 1681</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_REF_TICKS_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac63bd6331ae852245416e7ca510433ed"> 1682</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_REF_TICKS_MSB    _u(17)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aabe1af448e77608e18912066fd29a430"> 1683</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_REF_TICKS_LSB    _u(17)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1e3eed44653ab2133efd650764cd9d2d"> 1684</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_REF_TICKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_TBMAN</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a442ce05bd7fc2e44688a22525ef4ff35"> 1687</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3531dad57b8338dd737b0c719b36b5a0"> 1688</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6ae1f8e9ca287cf3bbf3b68d6290c199"> 1689</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_MSB    _u(16)</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae26d12c40b391cbe79e198a34cd67623"> 1690</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_LSB    _u(16)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9c731c823f9260bce06734d06a05ec97"> 1691</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_TBMAN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1f6d3cf083605d96fcfa7e65991f4068"> 1694</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6e94dfa2855f92e07362c0ac7fe6839b"> 1695</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1d71568eaedbb6e7602bb6acf3ad5f80"> 1696</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_MSB    _u(15)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a90cc742ab64ac0265f997f1bd1b172b4"> 1697</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_LSB    _u(15)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa4073986ec879d622883a42004684584"> 1698</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSINFO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad5f7022e7937d0a2c91079ad35189612"> 1701</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afe559802e89bdd5bde9823e84bb54977"> 1702</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47780c7cc89c10fed64bd7fa8a647efe"> 1703</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_MSB    _u(14)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a49389a5746eec780c6628eacc4484650"> 1704</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_LSB    _u(14)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2c73d319f8818433e1e6abc08acda5fb"> 1705</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SYSCFG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM9</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4a13d21608a17da6da70a398177e9565"> 1708</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada6fb9c6b7a95bc7918d98b1542062fe"> 1709</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abb30faf6cb3743c0f4fc1d90aff22b7e"> 1710</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_MSB    _u(13)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a956e8f16e0290c967aa5b2d31e5d0602"> 1711</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_LSB    _u(13)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1ebf10a0bcd91c1aafac54536f628d50"> 1712</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM9_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM8</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31660b7f6ee464ec396f1c7119e1de6f"> 1715</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9fef6fafef941e020a77ec0a7c108b18"> 1716</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0aeea3896bc141fe1baa1273c845a1f2"> 1717</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_MSB    _u(12)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd538f986ffff603dea880e21d052e41"> 1718</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_LSB    _u(12)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad257ee4b13a80bd812ca3def902e8a15"> 1719</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM8_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM7</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab9ea0fd06a25a4997268a794e6a2053f"> 1722</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afdbd5b16c557c29e7638dadafb143868"> 1723</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa829bb4dadf68dbd96aed2960ce1092c"> 1724</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_MSB    _u(11)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ad2d4bdf7760e2be456fa2fa41df2a2"> 1725</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_LSB    _u(11)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66554ad92786464e84fa782ae9bcad9a"> 1726</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM6</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa49dd6fb64d6fcb19db928847c0984c"> 1729</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a40dff54a4f9d0f1e9a6af09cb1caa1c1"> 1730</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad59b894ad73d72bda75d37c175cb8ea3"> 1731</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_MSB    _u(10)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0947793ae225eab440acaaae031c35ef"> 1732</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_LSB    _u(10)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7a43afb8cd095ba59165383d1963162c"> 1733</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM5</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3e4370abfc440adbf1f86872321ac494"> 1736</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a841c1c8514bcfbb8208e5d8991cdb6f8"> 1737</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a59d36ed2ec5271336df2e63f4e134554"> 1738</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_MSB    _u(9)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae1c82b093ccc7da94be534cb2c185033"> 1739</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_LSB    _u(9)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af9971ae8f97eda988a9bf01e08835f1e"> 1740</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM4</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1b6c9f45d59e6270383f4b2226c663c2"> 1743</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31f6d3616f2424351b4872cd527d6052"> 1744</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9e06432d2eed75b8138b9c0b17eae4e6"> 1745</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_MSB    _u(8)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac282929b0dbea4119a8114edaea07215"> 1746</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_LSB    _u(8)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1684c673e425327d63a0665dc325eb2"> 1747</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM3</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23411ecf5c3979eaffb6122d782a660a"> 1750</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a468cd064132aef62556290daf0a364be"> 1751</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8726d51b47b8f0dffab6d1781eb208f3"> 1752</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_MSB    _u(7)</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0e8c277d5bb89439a822f92ed089fc08"> 1753</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_LSB    _u(7)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a63ad9999f819d71e48301310520b14fd"> 1754</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM2</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a06ed75a5e86639d846d3bf0fd91d74cb"> 1757</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4a738ae33160cd16b30953d323edb305"> 1758</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad2bc0401b6bbaa4b1e5992242ad51729"> 1759</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_MSB    _u(6)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab38a43c2b45e64d3625eadf0091bcb8d"> 1760</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_LSB    _u(6)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aba50efa7fef13a704cb7de4e027d3180"> 1761</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM1</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea559ff8622417e24558982cceb5c6e3"> 1764</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3e8fcb857e8149869e5e3dfd53e2a61e"> 1765</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0cfba79e855e7f3b0a52c40b4ac100e1"> 1766</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_MSB    _u(5)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad7a8257195c53c3a235e7f4111975039"> 1767</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_LSB    _u(5)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae7016f914ba9c74ca43bd43f9c41eb83"> 1768</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SRAM0</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9299dbcfea0857b73b4a5b3b4a504d84"> 1771</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a214a046e653ad8f218aa43f6c432e428"> 1772</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8c10f7edcc290a83d4092579c774c62"> 1773</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_MSB    _u(4)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad085299f668ae5b68e1b1938460cb48f"> 1774</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_LSB    _u(4)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a85d3b1f74aa24f21206ed203d4ff97ee"> 1775</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SRAM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SPI1</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6537cbf801c58a12fea25d932e3f155c"> 1778</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a061aff5e919106a507ee88ae218e8b4b"> 1779</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI1_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7f0b022e001b237b543cdbb154f255cd"> 1780</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI1_MSB    _u(3)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a599af119c8fcd918335f26de9a8dee74"> 1781</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI1_LSB    _u(3)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac53cd1a3f593da0b89d6f60fb1dd134a"> 1782</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_PERI_SPI1</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6ce402e16e4a014a944bea3bfd700444"> 1785</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9caf28420d3a86a000c26a12837928c2"> 1786</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a16af93182e3104ac05404aee31356150"> 1787</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI1_MSB    _u(2)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1cb0467640184d09953dc60fb741b827"> 1788</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI1_LSB    _u(2)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a9034902e28cd4455a90b73c8e89376"> 1789</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_SYS_SPI0</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04f5af0d7f31739c91dd77ebe096dcaf"> 1792</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac4c412b9fe7e90c1e78644248fc4b3c8"> 1793</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI0_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47c1682c761fae306c25b7fab1c8ac5c"> 1794</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI0_MSB    _u(1)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad4df9fd60c77f3adb0ebc35145b09ee9"> 1795</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI0_LSB    _u(1)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fd730c566ace7c9fb3194f69f96c1ea"> 1796</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_SYS_SPI0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment">// Field       : CLOCKS_WAKE_EN1_CLK_PERI_SPI0</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8dfb6bd0ca3a3d81c142548d413f7e1d"> 1799</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae58fd32930e2e122d652af4c2bda35f2"> 1800</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae33ab38a177dcb77cd72bcb78b1304d9"> 1801</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI0_MSB    _u(0)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aef6740f32be0b3fa25aa2bdeb93ac175"> 1802</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI0_LSB    _u(0)</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af30686afc0bddf14153520a171f5d9a5"> 1803</a></span><span class="preprocessor">#define CLOCKS_WAKE_EN1_CLK_PERI_SPI0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment">// Register    : CLOCKS_SLEEP_EN0</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">// Description : enable clock in sleep mode</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8365f6d5be8c0c79cf1c85e26506b034"> 1807</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_OFFSET _u(0x000000b4)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2b7de6087a03ec7844d59a00d055c920"> 1808</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a888bab8179ab16a9567029a87c1af5df"> 1809</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_RESET  _u(0xffffffff)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_SIO</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4df4038d2820ca6f8d1817f771f604ca"> 1812</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SIO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36ab7c2d81767464016bc2e738b25ae3"> 1813</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SIO_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a20c1b62701ae5ca73f4341e466473628"> 1814</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SIO_MSB    _u(31)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6aa1cb483188834480399978d69ac252"> 1815</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SIO_LSB    _u(31)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8ea6d99cfc7764fea11f48e25b0987f"> 1816</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SIO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_SHA256</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8aab19c067c0bcdd56fe8e93050e7e0f"> 1819</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abbe91fd3af5a90ed81606120bf4e87a4"> 1820</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a617f2e3f01ee858cd4f909d1e5659dce"> 1821</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_MSB    _u(30)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae94e42b59a13de2d8b5829f8766285a3"> 1822</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_LSB    _u(30)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac0d020461ace08341ffa8acccbd5cf0d"> 1823</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_SHA256_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_PSM</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5233bed63b42c5ddb82caf3d1da265d3"> 1826</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PSM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a989125746570faf00a9128e745af4883"> 1827</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PSM_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b576c8f67c18a6a8f312fd52bc2bf76"> 1828</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PSM_MSB    _u(29)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a151237b2144b0e41d4a687b636d45f68"> 1829</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PSM_LSB    _u(29)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acdd890ab7a6f626128f18409fadada25"> 1830</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PSM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_ROSC</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0fef5453820c4f558390b55ea7c18c3"> 1833</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a34e608464341424259e2d83101262a47"> 1834</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ad52faabe8e7e04d92f944dbb247755"> 1835</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_MSB    _u(28)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6c03498a24618f52c3b0102c38914cbd"> 1836</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_LSB    _u(28)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac6d7429636d87435df430cb3556138b6"> 1837</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_ROM</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a69dc42802e7f2b3602347c5c78c9c6af"> 1840</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a105df7b563068a4b68e15fb8041a6697"> 1841</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROM_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52cf514df0649677f2cd33757cc17e26"> 1842</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROM_MSB    _u(27)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2c21bfa6291ebc02790ee86c975ce3be"> 1843</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROM_LSB    _u(27)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1ff57b51adf80cbdf31c0f95c6feb654"> 1844</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ROM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_RESETS</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae661e8fbf4911c7068c839bb29d8a402"> 1847</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a163eaa769ee1803a42e0f5c478db6939"> 1848</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98d925232d5d129f56cc5dce8cc2fc32"> 1849</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_MSB    _u(26)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4cd4df90c81f468f42234beb36183fbd"> 1850</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_LSB    _u(26)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac9b8deca37d2681bd4ea4528ce816774"> 1851</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_RESETS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_PWM</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a857b7a7de89b9eb63055a2017f2d3b"> 1854</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PWM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8af197f7a13d165a894071cb65ebd1b2"> 1855</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PWM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa385cb67e822ac9860725828af2489d2"> 1856</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PWM_MSB    _u(25)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaa606860332c698b083ea2738202c1b5"> 1857</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PWM_LSB    _u(25)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a51c10799aeac56fb896a9c0e7fd864b4"> 1858</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PWM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af09d929ca03e034b476545de0e64f16c"> 1861</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a674cd8419cdb119eea16b0caa4df6611"> 1862</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3ac252578cab65969cd572d482e6f37c"> 1863</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_MSB    _u(24)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a73a0db7569d6b7a9064e87b232a94b09"> 1864</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_LSB    _u(24)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ee7e50ae47321c4906294da2e9615ad"> 1865</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_POWMAN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_REF_POWMAN</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2a8ffbf2c0f4b2da8f37d9728575e29"> 1868</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a901b77aaa34371e790f743e4d5517c"> 1869</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbba638b8e2f4fb7055b974163c3f711"> 1870</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_MSB    _u(23)</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6d9b6f901e0472d5ab06b484178b8cae"> 1871</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_LSB    _u(23)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4b43871f42008ae3e459910cdec17841"> 1872</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_POWMAN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84503b1439e57f37e61f24495f7e5052"> 1875</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a08f9d2a5cec6aed1e30340deb68c70e7"> 1876</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa0add24d6338581b074cf28f56d42b0d"> 1877</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_MSB    _u(22)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af2702db14b0f65dcf0e17527f6af2811"> 1878</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_LSB    _u(22)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a627165d8b6cd258707d586f10e23ea53"> 1879</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_USB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a67d71ba4e6d01f73121d7f95bd0dd9b1"> 1882</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acbde9412cea95b7285f1303608121e6c"> 1883</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9bf4215429d1a138843fc5f7fbf4133"> 1884</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_MSB    _u(21)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2fec1c90eda8240ea84e3db0ecd70594"> 1885</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_LSB    _u(21)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6e2255b62d97a636671a527b2d2d9c6c"> 1886</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PLL_SYS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_PIO2</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad24f347788985c19561deecd4b44d851"> 1889</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae7a8b723b054fa707c1946316744a841"> 1890</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfab45c7ac090308300fa37368a3957a"> 1891</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_MSB    _u(20)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1d4dfbd86177342dc1ac12fce7d7bed5"> 1892</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_LSB    _u(20)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7e19d069d73b2df3d2d18dc31fa218e7"> 1893</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_PIO1</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9901559c76fe77c86ed9e7bd72659165"> 1896</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4746fa4fbc304c984d528c7f11146723"> 1897</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abb6ae3a553afbc3e0512398d5058d260"> 1898</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_MSB    _u(19)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8daa7108ce8395a6d898b0284e1be191"> 1899</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_LSB    _u(19)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af764a3cc93056c34b96abb0a81de135d"> 1900</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_PIO0</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5adaf101fb2d9dc165726423cf4ff67a"> 1903</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeee49c00f8976d9ba4f84ca311d49de1"> 1904</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47e72d8fb8478a7883695acd52199c91"> 1905</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_MSB    _u(18)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0d61a0b0ccb5ed8c21332a7a6826907"> 1906</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_LSB    _u(18)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a61685f35e57a902370de69808fb62f2b"> 1907</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PIO0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_PADS</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e7ce10d8a6c2172b2f10e48c57ddbd7"> 1910</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PADS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a64aa2923d96fe821c46eba0e15538283"> 1911</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PADS_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a49eaa821decb7ab3fc83d8d26410c19f"> 1912</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PADS_MSB    _u(17)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acdb7f0b8f2740bfdd04ea4f22e5228c2"> 1913</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PADS_LSB    _u(17)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad312d829465c238b01d57a5642c5784e"> 1914</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_PADS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_OTP</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a67ba4a08750e34fa0f5a91f06769e4a8"> 1917</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_OTP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af5be538c25a6ec13715a651718eefd74"> 1918</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_OTP_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a718646d07f6221b554ab466dc19ea739"> 1919</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_OTP_MSB    _u(16)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52eac1794e2eb09e89e0d82beb21a428"> 1920</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_OTP_LSB    _u(16)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8f5683e19a77efbbadcf784ec9593078"> 1921</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_OTP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_REF_OTP</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3fb4f0eb1f09d743fb682016fbeb86d9"> 1924</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_OTP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0c786764bab6fa37ec5f40cc8b3173ab"> 1925</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_OTP_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc46e8fb6cad58763a6486b895c70d70"> 1926</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_OTP_MSB    _u(15)</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a45304841753ad9166bd625625828d742"> 1927</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_OTP_LSB    _u(15)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad5d37e519bfc30501f06357bf8e64b92"> 1928</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_REF_OTP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_JTAG</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d9a72666d3973deab67be675873bf82"> 1931</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f3daf1e5d6f956dcb07e041b5596aa0"> 1932</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6b563250e4f2fbaa30b43436e994c68c"> 1933</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_MSB    _u(14)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9a8db87f7e16adffae0420282ce4cfbd"> 1934</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_LSB    _u(14)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa6bc8a87ac3347b20ffa5c553db22ce5"> 1935</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_JTAG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_IO</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a07c2c3fc7822a8b86eb14311230c3579"> 1938</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_IO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9cb70ae73bc9673699c2b355cae8aa5d"> 1939</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_IO_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5ddf57dda2d03a470be2f7d8953e4f7"> 1940</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_IO_MSB    _u(13)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a289c4bc70ab08830825e52bbba7a119e"> 1941</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_IO_LSB    _u(13)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a634302e1e19371780ac136ad99171681"> 1942</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_IO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_I2C1</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23cf51c1cf2ca8d427bfd20f3ad2d9c1"> 1945</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71f3ea6f7c2304c51dd8b8e5f3d757ed"> 1946</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae8be7d9d6cd945fc2334e6488ab08746"> 1947</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_MSB    _u(12)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a864103c071bb3f5eeed8ad5d9136a418"> 1948</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_LSB    _u(12)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af243d0bb8049c2afd6e756dcc690b219"> 1949</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_I2C0</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a144b4efd58b5a83947c82d4d67428fee"> 1952</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2cbb146a46c034583172a8859bb2e5b5"> 1953</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a96cb2f03099a6d144f6a315ed8d1445c"> 1954</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_MSB    _u(11)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae620623f195a1be8d3a168dad5632e50"> 1955</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_LSB    _u(11)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa19a34aabdb5b87ede9480887c21ae04"> 1956</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_I2C0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_HSTX</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abcbc234a6db23f0bf7e5fa94d2bb10c8"> 1959</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2c835e61d87479af49c3abe202ccb46e"> 1960</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#accdacd560f0637e861b40b07ac0e4405"> 1961</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_MSB    _u(10)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a39c0a7a7cbaa3461f3d7e5c2f5563b27"> 1962</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_LSB    _u(10)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afafb2210858c830172a9447cae581370"> 1963</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_HSTX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_HSTX</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a13c272253b6d72f80698086921a195b7"> 1966</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_HSTX_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a25fe0f24b53fbfce185e4df387045596"> 1967</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_HSTX_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9cef67ca41c539fd96d5e2d94c602e9c"> 1968</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_HSTX_MSB    _u(9)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8f68e8947753ffaa162761895925beba"> 1969</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_HSTX_LSB    _u(9)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab9f4900bd09a2e116166b9c27e99f8a5"> 1970</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_HSTX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a57ecbffce28a054117773a3573462431"> 1973</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae80bbe90c468609205b96698ddd85161"> 1974</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2a14ab8ef75759055a0788bfed727489"> 1975</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_MSB    _u(8)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a136d8e354faff9ed0e15233c1087087e"> 1976</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_LSB    _u(8)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a02b2ddc50037fa04bfc3cb9b9f4ba3c0"> 1977</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_GLITCH_DETECTOR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_DMA</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8223d027e88d933e30992b5c9172e4f5"> 1980</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_DMA_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a948a49a344afff2e4a4a64340ce14934"> 1981</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_DMA_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afcff607422a14a94991a2f6e9905642b"> 1982</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_DMA_MSB    _u(7)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a74df86edfa7cc1d611b188476e661233"> 1983</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_DMA_LSB    _u(7)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a79e8985b7db57385faf35b17f6dcd2c3"> 1984</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_DMA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ef7e25fd52d1cc652542cd1f3318bfe"> 1987</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf6683e39a4e8b009475c195f4d3e5b1"> 1988</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a12023ae7db4964938c15f8cf272cde92"> 1989</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_MSB    _u(6)</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b1f6c2b86194815435dd16c5c41e04c"> 1990</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_LSB    _u(6)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf943b19d3eaa4281784accb2e5a1c02"> 1991</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSFABRIC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a373a2f6bd19224f869d8286c13a3e6b6"> 1994</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af901a292eb9e7dc20cac44a4e5b71168"> 1995</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a569fd8f877c232b8f8fe2913e77337db"> 1996</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_MSB    _u(5)</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab81aa260ec3445d0d5f911e4af2eddb5"> 1997</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_LSB    _u(5)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6ba86b2db63d37c0e567e8497c17696c"> 1998</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BUSCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7860cde00a3763b94fef19db5e9e1815"> 2001</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afbfbcae18f25cf590e7946e3a3d7cbe3"> 2002</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1f9f4aafb484b6231d93a28bc18a8230"> 2003</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_MSB    _u(4)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac2235a89805a2cc2c2538ad19c09a9bb"> 2004</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_LSB    _u(4)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5eb80051ba5357cff4f3e031846251b3"> 2005</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_BOOTRAM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_ADC</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a818f92cdb6c5173dc3a66dbecf641a19"> 2008</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ADC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adc6e2670950f469cf00446ac54ddc38c"> 2009</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ADC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab7f7d5af1054197b7030303bd76b347b"> 2010</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ADC_MSB    _u(3)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a11134951debb9f4a0e0e051d3cf9987c"> 2011</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ADC_LSB    _u(3)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5013a62468a99679f088d7b7dda42277"> 2012</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ADC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_ADC</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4775afcb7ff5cc8d7bc5385f9f49586b"> 2015</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_ADC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3ef44fb2355b188a9c0d945f5897171"> 2016</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_ADC_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a45dd881e3ac00924b357edf051a59c97"> 2017</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_ADC_MSB    _u(2)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a02471976316d25d6cb658d5d8913b5eb"> 2018</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_ADC_LSB    _u(2)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad7372e8215a45958c2735d0eb4431f71"> 2019</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_ADC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a705e74faa9f4a776a6cd8a6024c7b891"> 2022</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeb8c0d7da9210930d34383c49f553f5f"> 2023</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa87df441fd44dcff22b5f9b5609bea35"> 2024</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_MSB    _u(1)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5eb7bf4a07aa66a066ca8cff16dede9"> 2025</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_LSB    _u(1)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaf1adbdcf4a221e3be486f1dafc711c8"> 2026</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_ACCESSCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment">// Field       : CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4e79a1c06c1f047091f756080b3eeb82"> 2029</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2f3997d5fc255de8e3a12d5f6ff85bed"> 2030</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeb4583dce369c06d7d9867f9c6df4177"> 2031</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_MSB    _u(0)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aafb1b43049229a5dbc7fc455f985369d"> 2032</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_LSB    _u(0)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a458a0ed4ef961766461e554982abcd0e"> 2033</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN0_CLK_SYS_CLOCKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment">// Register    : CLOCKS_SLEEP_EN1</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment">// Description : enable clock in sleep mode</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5204ef7029e0af348f6b6c58b740c4f"> 2037</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_OFFSET _u(0x000000b8)</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8739c95a886e029b4775e7a3d96a1fdb"> 2038</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_BITS   _u(0x7fffffff)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a28ad9f57ef66692eb49dc55af588a96c"> 2039</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_RESET  _u(0x7fffffff)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_XOSC</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aedae7a6a262e1dbcb3145808aee6e136"> 2042</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac823fea5ed73a87f596b880a7433a1eb"> 2043</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4746c0fc8b270c622d6594081725cb98"> 2044</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_MSB    _u(30)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a052c29efbe130ed59b3eba356c1696f7"> 2045</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_LSB    _u(30)</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af2e7e46b6a7210a38a2e46ecc3448ce0"> 2046</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XOSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_XIP</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ace34060480a7fc6ddf4eaf41878d5c75"> 2049</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XIP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a92eab4c645ee95efdc641fe8f4836651"> 2050</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XIP_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aab2193039db783cedab13300ebaa1c75"> 2051</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XIP_MSB    _u(29)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adcf83023f8efd23dbc15abc19a1b668c"> 2052</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XIP_LSB    _u(29)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a270052ec08e15d23357eeea02ef1e664"> 2053</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_XIP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0131d7d122ce3f76ac2a98bc4b7e2c5"> 2056</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd8dfcc904ff9d1e2df9aa7d24f54604"> 2057</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbf03bf4db1f92f701d143612ac6684a"> 2058</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_MSB    _u(28)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa298420141b78c2da255f510f47bd22"> 2059</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_LSB    _u(28)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5fcbdf8df5f4afda144f26a4d8907124"> 2060</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_WATCHDOG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_USB</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a850453b832a163bfa50d6349f459db28"> 2063</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_USB_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a959221a6e49d9deaec4350dfc15cdfe0"> 2064</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_USB_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7aee4ea5ba961bea6bfc89df3f153455"> 2065</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_USB_MSB    _u(27)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a373dc002d17101ba73ca4cd97f436ba3"> 2066</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_USB_LSB    _u(27)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80191816b0f43305d8273068121d4ffc"> 2067</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_USB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa3d39d6c03987d943d2dfe4132bf8849"> 2070</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a93d30ee0c4522c6f61ea35086dbbcee3"> 2071</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a20ad0c6e154ed887241d4b42ec968463"> 2072</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_MSB    _u(26)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6a2851fecb8e4144c4e550361b2f7665"> 2073</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_LSB    _u(26)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1b08369d41309398f94992f1edb6803a"> 2074</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_USBCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_UART1</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad462b0e6c4029c80f0fe60899347d2c8"> 2077</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a58be44ac48948e74c454b4e3470b114d"> 2078</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART1_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a09078af9f8f4777bdfbde3a8efd161ba"> 2079</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART1_MSB    _u(25)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6290b3f5ca64bc71df13b6300e798c67"> 2080</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART1_LSB    _u(25)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f344b1d2e6c380e5b0a730b48355501"> 2081</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_PERI_UART1</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a326a5ac2d7552fc873a83b3f9aec533b"> 2084</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa72917e9187c90fea129949c575b57c1"> 2085</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac4cc13466796bf8190b41792f04aa243"> 2086</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART1_MSB    _u(24)</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a307d800ea154b7e4d52f28f6d41ecb7a"> 2087</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART1_LSB    _u(24)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa01c7263fa6dd720fc62085a75b3865a"> 2088</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_UART0</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a01e9a480d5a1185496a3e5c44a4c72c4"> 2091</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a727a6ab672e901b66051291e5cd90489"> 2092</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a846c656a409c3ba03c0a360a512c9cbc"> 2093</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART0_MSB    _u(23)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb818a205e8036fd8af93448d131e2b9"> 2094</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART0_LSB    _u(23)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4ba36674326b8f5400a6ea6559dc97c4"> 2095</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_UART0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_PERI_UART0</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afe6bcb6c432baf504e457ba904478416"> 2098</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1906b30a3060c72f9172031d0484e9ec"> 2099</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART0_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a098eb1212f56062f3055316dbebc300d"> 2100</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART0_MSB    _u(22)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a54e8ea298833411db4a83610eda50da2"> 2101</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART0_LSB    _u(22)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aca3748389f810c75c6dd4ca11777ae12"> 2102</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_UART0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_TRNG</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a094b83434306077433c02f825bbdc1d9"> 2105</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0619767384118e027decfb5e9b83a99b"> 2106</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac7d397a8e4821dfffd6d642beb2d1859"> 2107</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_MSB    _u(21)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4a217f2a2f7b528632b1c15f5cafb276"> 2108</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_LSB    _u(21)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d845ffcfcad01e8c537a86a3fdb0a27"> 2109</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TRNG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaa0e41a51c056bc1996241a83dc5c82f"> 2112</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5de158ac72dba58b39698b05611ce7b0"> 2113</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a90f9cfbaa3aedc45dbb32a9423c4c4d3"> 2114</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_MSB    _u(20)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a84d91690efdb2abcfd0c859cdbb8168e"> 2115</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_LSB    _u(20)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a83038cce2b448187be881ddc32884405"> 2116</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9591b0013bc75acefefbcfbbdcd59490"> 2119</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa258f44770400dcd5978c90d2e75d771"> 2120</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97d4da12a3ba7026d32af15d76a792b0"> 2121</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_MSB    _u(19)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2080381c44bb3759ba852d697761c050"> 2122</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_LSB    _u(19)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d3631abe80c7281e248b04edd52dc04"> 2123</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TIMER0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_TICKS</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d108381e3cfbfe3cf4155f1d7acb90a"> 2126</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a68f2782ebdee671ca89227d15ba947dc"> 2127</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a25626e050d858f0f98640649fb28502d"> 2128</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_MSB    _u(18)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aebd5e68a05390524faa72f80993b797e"> 2129</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_LSB    _u(18)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0c811c06b9a20f94484f7e604071336"> 2130</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TICKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_REF_TICKS</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7f6f38ed1ace01ace6ab637d9f9a0970"> 2133</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_REF_TICKS_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a669a15c729c035e61e14067b2650cedf"> 2134</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_REF_TICKS_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ada7b5c67703ed79d06401670774a9743"> 2135</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_REF_TICKS_MSB    _u(17)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8a9ce9ebde0a24efcb555a7edf2897c8"> 2136</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_REF_TICKS_LSB    _u(17)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a91c3cbccf52c58fccf63854e844c460c"> 2137</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_REF_TICKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad49fd9e8404dd1b54fc2d939d96165db"> 2140</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a391a9beed9ff1dbe73a6d557403b9c8e"> 2141</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1a3c3ba4109c5f6f621cc98451282f59"> 2142</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_MSB    _u(16)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a931c07bb769e4b0c0b079d53db3a0603"> 2143</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_LSB    _u(16)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a32413c7404920a3b40918b2c46bada10"> 2144</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_TBMAN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adbb3fea699302486cde4000b114a358f"> 2147</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7dce15abc2dfd91fea9f8cfb384dac8f"> 2148</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae9b66acd83ccdbbb97336f5086451ba8"> 2149</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_MSB    _u(15)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb80418420472b1f6005844d81639587"> 2150</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_LSB    _u(15)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac05c9ce7ff440fc6ff71452ef2267f98"> 2151</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSINFO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adfc1b296b8e393dd1f8799f066af1c58"> 2154</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10304243855d9e609485215151b7ef67"> 2155</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adec46258368a3674cf08dd66721f765f"> 2156</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_MSB    _u(14)</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1e6dc915836eef8b46a541879fe87d30"> 2157</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_LSB    _u(14)</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5de28423c2f24d6241255af58ed2e188"> 2158</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SYSCFG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ede9b3a4e3d16c5bbbd59c98db548b6"> 2161</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af626ffb57b0be10c04b712a0a98e5abb"> 2162</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1765660ca162aa11e0a8318d8ad27d67"> 2163</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_MSB    _u(13)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a42f32f93c7e9dfa77ff3e072f4acaa43"> 2164</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_LSB    _u(13)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5af029a1e632bc996b0383b6adb339a7"> 2165</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM9_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb0ba430a0e54066111e8ec4785ba307"> 2168</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2902f818e9f00f39e06787e3bf3ca745"> 2169</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad8ac357be455cb7a5347a4302e99a349"> 2170</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_MSB    _u(12)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a66a95f377f396da5da0b5582cde98ae9"> 2171</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_LSB    _u(12)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c09dac3dc0570fc123118017d4dbe42"> 2172</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM8_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abaedef12af486d2a443a481dd11b01cc"> 2175</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a24fcb5d68a1e3e70b37a4a8f4e5fddd5"> 2176</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf121739efb53e31b9c62d8f85f87aa6"> 2177</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_MSB    _u(11)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7f028a9c1c425a46bae8c8f256841d2f"> 2178</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_LSB    _u(11)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3f1097cfbf3367254085c0177928f23d"> 2179</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acdb9eb8385490e625c718c8106c3b6cb"> 2182</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0d9aab05f508c707c09cb791447c8de6"> 2183</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a941e14636cf47f9574861e247bfa12e8"> 2184</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_MSB    _u(10)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad89fcc100e33ff5a90634eb3e5f9c790"> 2185</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_LSB    _u(10)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aac342ff0b85c3b1403779e0f47393605"> 2186</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aec5bbc382e2bd56269b36f6f19b59baa"> 2189</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b6757a08b9a1ff6c2590c617a333902"> 2190</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31b929179e0a5494fb3552c2a987b7b9"> 2191</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_MSB    _u(9)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab2b20af6218f378b7b37c3d2ae1bc998"> 2192</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_LSB    _u(9)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a61f5a4054ecc887b9ef131116a098bed"> 2193</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71bec9de58a4fa5efc773b4a05047f7f"> 2196</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab1afad0673a8aa6c6329b034cb787549"> 2197</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6cd37d1295b6d93184ec1c85ce1a5036"> 2198</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_MSB    _u(8)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb176052dde4b762042d8460456e03c1"> 2199</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_LSB    _u(8)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a7359dff99551621316d5a550b59bd0"> 2200</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a828fa137fad0e0f017e9a4515ff2c5c0"> 2203</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0313deaf80839ecb6e51034f56e0f17c"> 2204</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afa480b181a8eed4c3688e9d301381347"> 2205</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_MSB    _u(7)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a34fae2d37f5bc436469f8553894a67d6"> 2206</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_LSB    _u(7)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af624c7d1c9bb52e15b6fb449ebb1ced9"> 2207</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac023835a38bf1cd525b58f8372c7311f"> 2210</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc105c3793c8c4cd5cfd9655aa26e6b8"> 2211</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4463a49c21ca5edf78b494c55978a4bc"> 2212</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_MSB    _u(6)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d99213e894473d84f8d17bd7a596e5d"> 2213</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_LSB    _u(6)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a71ef4a6e0b2f373d78f1c19fdec7185c"> 2214</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0d11602c6ecb378b0aa75a03f966330"> 2217</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe5750d1cb420a9adbd9845fb1c5b4d9"> 2218</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a38a236768118baf3c520a6ad2ada3841"> 2219</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_MSB    _u(5)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3ada6895a65b90cca46eaa491a3e30d7"> 2220</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_LSB    _u(5)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6aad68e29f2bf2e488d5a3ebbbf2a716"> 2221</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a01502cd00e6976dcf6fc26c1e113f168"> 2224</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac9473984aeef070d023f286f897c4a76"> 2225</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52f8c6215832bcfc23750eaaa9eb726e"> 2226</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_MSB    _u(4)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8fbc212b453bf3bdb7023b03cd0a785d"> 2227</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_LSB    _u(4)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a301e4d97b5cf376b6575262cfb752710"> 2228</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SRAM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SPI1</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad93e3b5c7fa70c03db47c96d8f0cd882"> 2231</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afaf78f3f90cd621f21dcb7d1f107736f"> 2232</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae00c4bbed9dfadc0a354f87eb09b1195"> 2233</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_MSB    _u(3)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee39525372c5a7de98c542e7dc025f67"> 2234</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_LSB    _u(3)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ee8fdd243cd53aec1fa3990b9b73d5c"> 2235</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_PERI_SPI1</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5cee02ad7c567ea38b87f017bacf5a4b"> 2238</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab758f2164812f8ecfa92aca668df84da"> 2239</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#affabec35497c32946ffef50cd02b2ddd"> 2240</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_MSB    _u(2)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aeedbb7f8e4f24df824a95a9a8291567d"> 2241</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_LSB    _u(2)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae9841a991cda6d3f262b36e77e512aa0"> 2242</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_SYS_SPI0</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae4670f423395c3b08a0737f4cbb5248c"> 2245</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0d22b83b726c80595301afb496aaf2e"> 2246</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a60d39f1aa15696d5f51452bcc6a88b33"> 2247</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_MSB    _u(1)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a899724513ad5891cf40367347dcc2e58"> 2248</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_LSB    _u(1)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af516fab63ba5bdd30190ac0a259f8fa8"> 2249</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_SYS_SPI0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment">// Field       : CLOCKS_SLEEP_EN1_CLK_PERI_SPI0</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a858fbc4d2ede754251582e532bb1b237"> 2252</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a83a53f307c8b2e4679645bae4199dc4e"> 2253</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7896ee12df99de69938f4647fddf818d"> 2254</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_MSB    _u(0)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8519e49bb5290a83ef93b58089ab0681"> 2255</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_LSB    _u(0)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a813dca2ac7af7733562d1be84ef35206"> 2256</a></span><span class="preprocessor">#define CLOCKS_SLEEP_EN1_CLK_PERI_SPI0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">// Register    : CLOCKS_ENABLED0</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment">// Description : indicates the state of the clock enable</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0f475e9680d24ac37644daf2875187d"> 2260</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_OFFSET _u(0x000000bc)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac331f275f4127299ea6141d928c8efe5"> 2261</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afaa56bc6f53b55d483ea6b66659d4a40"> 2262</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_SIO</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acefb3081dc8ca6757a28b9528cf80479"> 2265</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SIO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a976bf2e92d877973b0b56783940814a5"> 2266</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SIO_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa6ca3009f1f045165f0b0d05a8da4bf2"> 2267</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SIO_MSB    _u(31)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5de94089dfc3aea6d8d371ecd6e642b9"> 2268</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SIO_LSB    _u(31)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af63c9968b7c7c7a63201f8219bf61c56"> 2269</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SIO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_SHA256</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a46cee72c5a30b0942a35858207bdf40b"> 2272</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SHA256_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0db16150d28ae71599ef898fc4637e2"> 2273</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SHA256_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a12f1aaa37294cc2b616614256d1a33ef"> 2274</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SHA256_MSB    _u(30)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a492bd4e3098bf09e15fa917790ac4dc1"> 2275</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SHA256_LSB    _u(30)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acdb8194a4533060f60b73fae01ec49bb"> 2276</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_SHA256_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_PSM</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acbd1e82cc8f2f34165e678ab64e75482"> 2279</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PSM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abf759a238ebab7e56d69e35dc3e76a50"> 2280</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PSM_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa50c11b97930f59a52a4f1648b329693"> 2281</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PSM_MSB    _u(29)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a087a28924efc9a0b85c9d6ad3039ea03"> 2282</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PSM_LSB    _u(29)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9a952a2171b107f38fc3e2953d07afd5"> 2283</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PSM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_ROSC</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0836381abe3562f1e579eb01d54de435"> 2286</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aae191f3db95de83d3f86d2d6b9959551"> 2287</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROSC_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a776c80be6273f69047c8df27174741c3"> 2288</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROSC_MSB    _u(28)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac013a8d4c7d98b6dc2d70469e9218551"> 2289</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROSC_LSB    _u(28)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac543dd75222ec3c382a5802dc5b8577a"> 2290</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROSC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_ROM</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80b00ff30db15ca06af732f81b3b1472"> 2293</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaae0926ef61b876f5bb260279738ea51"> 2294</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROM_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a28df016f327abebd7c262d37b541f138"> 2295</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROM_MSB    _u(27)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a81ec8090cf34ab36372aeb85861ff3aa"> 2296</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROM_LSB    _u(27)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1527906595ce8b66b22af8c6a56ae3ac"> 2297</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ROM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_RESETS</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aae0206ae126755a888e1d3d97100ca6b"> 2300</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_RESETS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2a967ef14867d619e4f4a58e095a195c"> 2301</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_RESETS_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af64439abf59065ae4ab7d6d68bc2e8af"> 2302</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_RESETS_MSB    _u(26)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a82283bd3df5fc333143808479f66767f"> 2303</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_RESETS_LSB    _u(26)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7ebccdab40ffa44ab101e4fb265f1b3d"> 2304</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_RESETS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_PWM</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7fd7361aa3787e0df64511ec3b0d24b1"> 2307</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PWM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a04cc3e545bdd458e6b0cb7256f5388a2"> 2308</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PWM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af419e798e99f93e36e82f3afe36f675e"> 2309</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PWM_MSB    _u(25)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad872826e5ed2a6a5c6bc930bae159dbc"> 2310</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PWM_LSB    _u(25)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abb09ab61cb76be1ca76a5149f419a459"> 2311</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PWM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_POWMAN</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad29d4e12deccd0a1c938e19e675f5a73"> 2314</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_POWMAN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab12be81ea7738cf00a12024c1e926d7b"> 2315</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_POWMAN_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7b5e98cb726421305266e15fa1b480c4"> 2316</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_POWMAN_MSB    _u(24)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae49fb327f9cd8d64f21117109cc37bb5"> 2317</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_POWMAN_LSB    _u(24)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adc1d217a90cfaaa20deef5d4197da2b5"> 2318</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_POWMAN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_REF_POWMAN</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9d5fa49aa4b35801f3e66c5ee2a4f3c"> 2321</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_POWMAN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a75f90e7e9460e63d4e7e4657c7c2be4d"> 2322</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_POWMAN_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af29b3700ac3ff386538a2ab10da8c461"> 2323</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_POWMAN_MSB    _u(23)</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6845f29341612aa37aaca101ac5d93f3"> 2324</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_POWMAN_LSB    _u(23)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98fefb87ead33d8e8bb03614875d7528"> 2325</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_POWMAN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_PLL_USB</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af8095cfaf3e5d696af485f8b434346d7"> 2328</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_USB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36acce0a7f2a3334900142c55f913f84"> 2329</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_USB_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a95c264c28f1db19001a6d2f73065663f"> 2330</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_USB_MSB    _u(22)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa7e435de6deedc498ad49db63b8520ef"> 2331</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_USB_LSB    _u(22)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac94ac76a4cfdd2682ecd9dd3fc0645ca"> 2332</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_USB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_PLL_SYS</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af339b3759a85c99b10546912be86f436"> 2335</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a34f7e90485e8dc90e4b3b29027a14466"> 2336</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a443e12725e7d70cdfc261322ddec9c84"> 2337</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_MSB    _u(21)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af25ed91320c65ee5dbbee0ee79bd07d1"> 2338</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_LSB    _u(21)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a31c44ca8eb67a551d782aa20ba6eebd2"> 2339</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PLL_SYS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_PIO2</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f88a38a91ff250f693717e64d6447d6"> 2342</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a06a5591de9ba1ec0a642c65a324b4a62"> 2343</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO2_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2e44a3b43d9d568b401d7b1d9a7e29dd"> 2344</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO2_MSB    _u(20)</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab29e36fd7d9b4b387ca09db13d4d6aca"> 2345</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO2_LSB    _u(20)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add533eb61e829ded626c493302c8619f"> 2346</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_PIO1</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa519a51d8c93b1f51a74e453de07f503"> 2349</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac0a733ebfa9f8d51834b217de766d921"> 2350</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO1_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a01d91d771bd269383a4828db14a85371"> 2351</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO1_MSB    _u(19)</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad76855bc109603a59a57e94de5726422"> 2352</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO1_LSB    _u(19)</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a74b22830cb13f85ccd4c5c73460f351e"> 2353</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_PIO0</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abade2005e9e3d1469a793657abca1137"> 2356</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae5cd3a53aa025efec1e39751844c5d59"> 2357</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO0_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4754ace862e69a4d085784ac09913842"> 2358</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO0_MSB    _u(18)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8ead0d9c82784f1aeb3b025535909987"> 2359</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO0_LSB    _u(18)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad80707e2d0e0779deb453c1e4f4050af"> 2360</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PIO0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_PADS</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6962388165891670c54b293d7f007670"> 2363</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PADS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3aa3f03d2ff91b4e021c6d7769539560"> 2364</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PADS_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1565f3e619b42c32decc117791ffeda2"> 2365</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PADS_MSB    _u(17)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4f13666e03eb920265226935e160fd27"> 2366</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PADS_LSB    _u(17)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae5e277b7db6d9b92d15f4b4990a283e3"> 2367</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_PADS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_OTP</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3a52a798b424090b4ba2114b194a0411"> 2370</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_OTP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2f29fa9c50e1828ca47f397d221c1d3a"> 2371</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_OTP_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad530dd2dcbb571248f7072a53e97163c"> 2372</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_OTP_MSB    _u(16)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa463471613392c92d838b0700ba426fd"> 2373</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_OTP_LSB    _u(16)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2611c570659bae1ba6f47465aafed3c1"> 2374</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_OTP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_REF_OTP</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4cd77d62aa772f05e63b68150f6e35f1"> 2377</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_OTP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa1fbc92440e1e02d2adbd917e843ceaa"> 2378</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_OTP_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a05092234c06ffdf150fb6c4a2376ebf0"> 2379</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_OTP_MSB    _u(15)</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1b166ceff3711d9a9fb700048731eb40"> 2380</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_OTP_LSB    _u(15)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d7cf68a585ce1d9459916fb51bd730a"> 2381</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_REF_OTP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_JTAG</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab5b81ce009006e5615df9018913d7692"> 2384</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_JTAG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ade29245b9b32bda53b3e6f59787dca74"> 2385</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_JTAG_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae59cd48e471de6bee825ea681cba86d1"> 2386</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_JTAG_MSB    _u(14)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc13a54cd920eec388f6668109e66526"> 2387</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_JTAG_LSB    _u(14)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#affdc41c753823983d7c404697bfdadf9"> 2388</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_JTAG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_IO</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa3e12586cef8a362ba46b56a93a8f59c"> 2391</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_IO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afd8dc6a846ebb3eba8dca638546f4b2b"> 2392</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_IO_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a6abe5adbcd2ac4aaadeb0a03582e52"> 2393</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_IO_MSB    _u(13)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a13448ac829d8b403344b0997db1e7e18"> 2394</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_IO_LSB    _u(13)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4d269611a70c4f8aa55f996027bfb1b1"> 2395</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_IO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_I2C1</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad03dda24276d49d0b4226a9084dfa31f"> 2398</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a597bef9ed0e5e75237e13230dd30e641"> 2399</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C1_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7014504992ca10e6a8479deef858a3c9"> 2400</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C1_MSB    _u(12)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af528f6875af9bf841fdd3b75002c4cc5"> 2401</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C1_LSB    _u(12)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3e7480d2a6f45ac0af49827739841aa9"> 2402</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_I2C0</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a323c2c9ec6367006ba875fcabf6959c6"> 2405</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6bbe82e66e281f0bd8e928423f1cc496"> 2406</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C0_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3155337bdb36cc16a6698dde6d7f3711"> 2407</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C0_MSB    _u(11)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abbe621c0f55e736f5670ae68f1195e2a"> 2408</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C0_LSB    _u(11)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36da37cabb06775237698dc67330ac41"> 2409</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_I2C0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_HSTX</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4b3fa6072f689482115422c6ba5e3804"> 2412</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_HSTX_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3ac9a5f29f9a8ba9c45658b9d28a330"> 2413</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_HSTX_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0f19cd8b1223cffc38d8d25e1135cde8"> 2414</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_HSTX_MSB    _u(10)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af4467aa6ef537873827fdbee63b73b97"> 2415</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_HSTX_LSB    _u(10)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a05e7ba1e48d8adf18e96f696857dd38d"> 2416</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_HSTX_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_HSTX</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8bb30a4f1c7b8b491448e9ac10bae8c8"> 2419</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_HSTX_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a23036ec9c04fe0263c2dd8f7aaad4815"> 2420</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_HSTX_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a21b2b9d866f50417f1a3227b7f4dc20b"> 2421</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_HSTX_MSB    _u(9)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab2b83122e37faf1dee99784247b999d3"> 2422</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_HSTX_LSB    _u(9)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abc611af3ca8b448fcf70186ed1525716"> 2423</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_HSTX_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abc5ab743904a2b25d2eb6a8659202b2f"> 2426</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab35f7270ec9bea19772dc8b3398e2f78"> 2427</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1355d7f7041599ba708ac24bce06b2de"> 2428</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_MSB    _u(8)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a11377bef87b95cc962befd62f57c41"> 2429</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_LSB    _u(8)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acfa5942fae01f783ef7242a18c6c53bd"> 2430</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_GLITCH_DETECTOR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_DMA</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2ce639e97b6a74e860357b4701405128"> 2433</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_DMA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9038bc39f833c1a701ad85c97e3577da"> 2434</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_DMA_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac4811eb5e3562907fd90e4ada853e0a8"> 2435</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_DMA_MSB    _u(7)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0ab2a092da1fb4642abedd076b0bab0"> 2436</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_DMA_LSB    _u(7)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4d4448132cdef74cf93dfcd4c2766711"> 2437</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_DMA_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4fd92f1002178bfa0182d951e89f5861"> 2440</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad3da9926dcdf7fe39dcef8823c353be9"> 2441</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a69daaf65f20600246434c8858e492e70"> 2442</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_MSB    _u(6)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a062a3f9aae214c873149200699957964"> 2443</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_LSB    _u(6)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a445c2ebefa2a565ea121bf14782a4961"> 2444</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSFABRIC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_BUSCTRL</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1950336766edbe652e62b3407c8bb49d"> 2447</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a166d7855392dd119dbc18ef80dcceb41"> 2448</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af96d00928e810443248576cdd5984137"> 2449</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_MSB    _u(5)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acb64eb5b17fa7eebed588af648580400"> 2450</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_LSB    _u(5)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a41c2ada866f4e765b06d5e0719377df9"> 2451</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BUSCTRL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_BOOTRAM</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1dbf7cf434ca01ac3f5b9377f4e56802"> 2454</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a348715e38bfff701fc260e136f434f1d"> 2455</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c034f8f8c81532feb4c9de8a1bc8d25"> 2456</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_MSB    _u(4)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2c53297f1693282e2685f06b7c035f93"> 2457</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_LSB    _u(4)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3c57bd9786e8ed275e5095167c652434"> 2458</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_BOOTRAM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_ADC</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a11a24c80d5752b6d51e3e464489e0627"> 2461</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ADC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add3cb9ee087906c4275c3f6880444a0d"> 2462</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ADC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76c6de7f7438f0184984b2b4382af0df"> 2463</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ADC_MSB    _u(3)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a806b5818e107928185b6e72ed0c15d2a"> 2464</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ADC_LSB    _u(3)</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac569b08e5a947259bb981ac84961703a"> 2465</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ADC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_ADC</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af93a2a419490c3e05ecd876a6699e0d6"> 2468</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_ADC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa91a8daf5658eb307f77dd3bdbf8cd2c"> 2469</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_ADC_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a60ee105398d219318e368da2bd4de187"> 2470</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_ADC_MSB    _u(2)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4cf388ab5653bff6e8c5a7502e073db6"> 2471</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_ADC_LSB    _u(2)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a73fe55abb0a9c0d3d7ea22c1093d373c"> 2472</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_ADC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aff138dcc660a300417c464d5e9bb3716"> 2475</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3c4347afb64cdcedb6bc7f6e75f55957"> 2476</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a164a1e42670aa284db3dfee093669c24"> 2477</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_MSB    _u(1)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8b2a3615f3e6e8665b10a430b08c0648"> 2478</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_LSB    _u(1)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a370a6cb37be79b0ec8a87956714c04a0"> 2479</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_ACCESSCTRL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment">// Field       : CLOCKS_ENABLED0_CLK_SYS_CLOCKS</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a906c51d30bd5206021902848170cbc08"> 2482</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_CLOCKS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aabe005791e9684b8bd3860f1b028afb4"> 2483</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_CLOCKS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9a8f635f925920f5d8b5e878854d455"> 2484</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_CLOCKS_MSB    _u(0)</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a089a1ca1f4a7d0dfd8b68f807d9e79d4"> 2485</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_CLOCKS_LSB    _u(0)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a118e8fee105b79c72679f8b8e4b7dec9"> 2486</a></span><span class="preprocessor">#define CLOCKS_ENABLED0_CLK_SYS_CLOCKS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment">// Register    : CLOCKS_ENABLED1</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment">// Description : indicates the state of the clock enable</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad427d13100ee65301db7827c0e9ea795"> 2490</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_OFFSET _u(0x000000c0)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3b418608887be1d8c58f7b5d42ee6e91"> 2491</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_BITS   _u(0x7fffffff)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a97715a1caa4274fc5d72b816e4f11d86"> 2492</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_XOSC</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8e60c9532a25354ea1b5aec29bb12790"> 2495</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XOSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9b05fd7d387427348f9c1b53a35a7724"> 2496</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XOSC_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4cf3db6798788b581346ced6f85fce19"> 2497</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XOSC_MSB    _u(30)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a98e33ddd66860ffabe23ec1849d6dae2"> 2498</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XOSC_LSB    _u(30)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abad7b7716f2d8b6920e25b62b1258e57"> 2499</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XOSC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_XIP</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a54c6d351b9bdb8f01928afc9ea195279"> 2502</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afc8bbe59fad4120d06870ddb4da3a4f4"> 2503</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XIP_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee256f9c11b0b74c0127bb96bdc10239"> 2504</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XIP_MSB    _u(29)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac779344ee3513b7fc5e42638ecfbd057"> 2505</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XIP_LSB    _u(29)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0d623df31e05237738d1ab62deac989"> 2506</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_XIP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_WATCHDOG</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adb1749fefeb269ba47c8f20ed3ad1481"> 2509</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac8b844e84217620602748790946a5d58"> 2510</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7346193fcede70a8742b54f31a43fa7f"> 2511</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_MSB    _u(28)</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0aecb8098a697f465d7d3920c1fdfa3"> 2512</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_LSB    _u(28)</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad736c8eb2ab3a2681f47ee999463949d"> 2513</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_WATCHDOG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_USB</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad93e29d5d6663bde0c27b9ec88453c16"> 2516</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_USB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a273ba1884744de3d70fded72ffc9c145"> 2517</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_USB_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5ce55d9de9d66429085a4fb7f5308a8a"> 2518</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_USB_MSB    _u(27)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae086c9c373c6fea42bedb73cbd353fd2"> 2519</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_USB_LSB    _u(27)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a45d33bc98c463244b9099cd53abb8218"> 2520</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_USB_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_USBCTRL</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3644ce36887131e2e817a3ae31230025"> 2523</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_USBCTRL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2c4337224594ffe034a370dc936a9e3"> 2524</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_USBCTRL_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acc739379a55e0abd4ef3f8a10cbcb46d"> 2525</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_USBCTRL_MSB    _u(26)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0d823e683b1b7641715debb57aaba54"> 2526</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_USBCTRL_LSB    _u(26)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af4689ee950f6be0cde3a2f8900289f2a"> 2527</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_USBCTRL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_UART1</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af89dfea03a69ba03f2d793ae5542d60c"> 2530</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6f8339f14a0a71e04e5e93c5816ecb30"> 2531</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART1_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a41d3da07a76230c4d2ea834b31ceef60"> 2532</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART1_MSB    _u(25)</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2007a9ee3f664ed76e0bbef3484ff43d"> 2533</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART1_LSB    _u(25)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae23ba5c729a52bb56f5b2e03c5b5b34e"> 2534</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_PERI_UART1</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0adb2512ca21f44f2d109e2a944528c"> 2537</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abdfb5c8ca382f3e56428894bf214a4a7"> 2538</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a68dab33a20b8bb331b5d921d3aa06fdd"> 2539</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART1_MSB    _u(24)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aea4adc0e09caf6bee23116cab11544e0"> 2540</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART1_LSB    _u(24)</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a80aed64403d45e5f255355676051e102"> 2541</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_UART0</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4bb65c484642bc4e9006fe3479f55d86"> 2544</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa7df442a31331edb2c76d30322d67961"> 2545</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a87f45aa61d58b9996536a558efbdb5b0"> 2546</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART0_MSB    _u(23)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a135002f3d60c4e008cd1c760a24d3d95"> 2547</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART0_LSB    _u(23)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aaa61a767657be6afbfea7fcd992c8999"> 2548</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_UART0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_PERI_UART0</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afea05241fab77b11ce44a16f29cc580f"> 2551</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abb9e4fde4f22011fd364daab5d75efd9"> 2552</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART0_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab6ad014374ccc63660989460a651ef72"> 2553</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART0_MSB    _u(22)</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4636687f0bd165a9fa5182c2b4fe397e"> 2554</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART0_LSB    _u(22)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af60ef5a2720d94b744dcb88506e270c8"> 2555</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_UART0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_TRNG</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a42f72325c5507a707316142f6bcb3978"> 2558</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TRNG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a32e4b29d31ce0fda878a7fe5f1c300a1"> 2559</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TRNG_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3cdbd7126913013b8c525826694641df"> 2560</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TRNG_MSB    _u(21)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7df76c118cec11fdf1c8aed5b18f9f62"> 2561</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TRNG_LSB    _u(21)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3be82690a39842964a93cadc27247e5"> 2562</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TRNG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_TIMER1</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#addac3350246de3ddc840309ebf8417b1"> 2565</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a52e1763ce336bd1b8c9181b3fd6f124c"> 2566</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER1_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0164e55e3903fe7fb597641f4f91737c"> 2567</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER1_MSB    _u(20)</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add8c22abe0b14c65f43849be93cbc91b"> 2568</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER1_LSB    _u(20)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa17c84741f6bdb6f44b6ebd9d2695084"> 2569</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_TIMER0</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a51025b48675de5ac7b0e4ab4a66b82f9"> 2572</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac64e07f82a9c545021e1da2a85d61295"> 2573</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER0_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d2a75d57b941a87b775b55b8b46a014"> 2574</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER0_MSB    _u(19)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a47a17e3bd7616be21fdaf225cdd10b02"> 2575</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER0_LSB    _u(19)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1a3a96e2da68602d986ac06845bfb2a5"> 2576</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TIMER0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_TICKS</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2120a2efe6a6817cd829981934f9b2e8"> 2579</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TICKS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad110eea1055676404c4ec086b62bc638"> 2580</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TICKS_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adef663e68ce5d371d5e865eb65dffda3"> 2581</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TICKS_MSB    _u(18)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa71057fb783bb877bf43179152b0332a"> 2582</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TICKS_LSB    _u(18)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa4abf47ada9817539d334e1f30cdd47f"> 2583</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TICKS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_REF_TICKS</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#accc4a1fad4428435db8b11c235a41575"> 2586</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_REF_TICKS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab293f81b68c25137a9ffcd030787ca35"> 2587</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_REF_TICKS_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afcc12bb5cb7dc54e3f403f0602780ff8"> 2588</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_REF_TICKS_MSB    _u(17)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9df5b40f04a638dcdc9accf8f5a5e18b"> 2589</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_REF_TICKS_LSB    _u(17)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8e46b07f7e7d07a53ddcf3aeaec1dd63"> 2590</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_REF_TICKS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_TBMAN</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5b1bbeb7043a6c2e458adff7f0ff0593"> 2593</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TBMAN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a726aaa8d63221a8099e1cedef0000f93"> 2594</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TBMAN_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a769180497155a5996008da14aa139835"> 2595</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TBMAN_MSB    _u(16)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adc573020a3268b3c739bd7c0f02fe708"> 2596</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TBMAN_LSB    _u(16)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6705d2d04b89d85b451f16dddfcd1065"> 2597</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_TBMAN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SYSINFO</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0eb1f6b1946f27a27e3d63dad163f514"> 2600</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSINFO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aac5699f8e50331ac56a8197bc2d8ddc1"> 2601</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSINFO_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af12a33b6ec7d672c53de70252ba93874"> 2602</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSINFO_MSB    _u(15)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af80ba24611eda7f7c9691e1c0a6fb9ae"> 2603</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSINFO_LSB    _u(15)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a07f4a58f09fe4bbc9568a63f54e1916b"> 2604</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSINFO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SYSCFG</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adf313ef99f205f07f54fb7c8c8f7cbca"> 2607</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSCFG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5739ef83bc60af016e80707a77e59936"> 2608</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSCFG_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9476c4e5532dcc8550841cfc4770e964"> 2609</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSCFG_MSB    _u(14)</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a906696c5a8b35545f1e695054e5059d9"> 2610</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSCFG_LSB    _u(14)</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a577ba10765ea942aa9a6eed6a1152473"> 2611</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SYSCFG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM9</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0bc208a2d9f9b92d4bf077d4a12af239"> 2614</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM9_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad0799ce090b55274e4b52250c428eb41"> 2615</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM9_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2414881ca7240729b91414ee72e86246"> 2616</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM9_MSB    _u(13)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae14a95158f135eb4802c41656786f6eb"> 2617</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM9_LSB    _u(13)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a804743691be147f9e5f6bd0deb515f15"> 2618</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM9_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM8</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af0ad53103af9e915602b08991d4c6d50"> 2621</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM8_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af460b87e3b05517f5ca3b81b83cf4532"> 2622</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM8_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a325f9ec600f75ad2ec097a38b1096b99"> 2623</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM8_MSB    _u(12)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a045fddd3b98737f001d2b8f9e40d4b4b"> 2624</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM8_LSB    _u(12)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a51a1c21d1a30fa6c3ab87900166ddf31"> 2625</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM8_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM7</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9c6336ba8cdbcf6fef09be9f427063e5"> 2628</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a32a371c95afaf65271368b324955447a"> 2629</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM7_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a10f148fe5088e47c3a41cc68ede6d54c"> 2630</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM7_MSB    _u(11)</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8dccb15bb3cb12bfb8f8cd56c8e8d722"> 2631</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM7_LSB    _u(11)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a82531873fed8e0fa24dfc7af354efd9f"> 2632</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM7_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM6</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8bb6103da25c4f2cbf75adf90805d2ce"> 2635</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0618887d57c9003fabfb1eea240aa189"> 2636</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM6_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afaa3dd94e8e8890a32ee7df77ca89560"> 2637</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM6_MSB    _u(10)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a994a1d87f119d1e5585345dbad92cb87"> 2638</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM6_LSB    _u(10)</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7654a8ce7bd0446790a7bbf366ec7d6c"> 2639</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM6_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM5</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa2b75026d05442515b2531ca15a6a56a"> 2642</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae0159d67599259c7c74b2a8753575cff"> 2643</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM5_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a958c8b96e3b74ea3df734e0938d455d9"> 2644</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM5_MSB    _u(9)</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af148a74aebd397372f5effacff75707e"> 2645</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM5_LSB    _u(9)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7cff36bec21b3c8b7235c7b220f73f3a"> 2646</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM5_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM4</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a37bc4fb0ccde8a4d6dbb02401e741330"> 2649</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8222da60e03630456a2af271f4004680"> 2650</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM4_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a6871040d5bedb360a5bfd436743644cc"> 2651</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM4_MSB    _u(8)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a58b34b776bda22a237cf81adbb50a6e3"> 2652</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM4_LSB    _u(8)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afb1ddc94b553990c431fa4d5aad3eb0f"> 2653</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM4_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM3</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af380bef53008ee6428fc5622911c7c44"> 2656</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0834764e058645df01cd44ab9267c254"> 2657</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac5ee131757b62bb8fc4182e78288211a"> 2658</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM3_MSB    _u(7)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a848bb8623e4c13fb0df7d1e81ba53746"> 2659</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM3_LSB    _u(7)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a893eae870bd20d2ebf3560e5fa38b7d7"> 2660</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM2</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae072604c641b1085d30ae4252be0f769"> 2663</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#afcb8fc2ea5f1de2606817bd7499a1cd8"> 2664</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a36f12b460678cb05913b3749c6a353ae"> 2665</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM2_MSB    _u(6)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2d8e681790ce3797e861bc84512e6551"> 2666</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM2_LSB    _u(6)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa20d89501f718983b5123e62de9b080f"> 2667</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM1</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acba75ca08eb903ceaef26a5ea45536cf"> 2670</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab069cb42828912865d36b15935eafe30"> 2671</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5cbf9d4b5116014859860d2bf04c223a"> 2672</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM1_MSB    _u(5)</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a96d81b81976093b0024dccbd8a1391de"> 2673</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM1_LSB    _u(5)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abcee6b4b8464b5e18c2b301a372c84f6"> 2674</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SRAM0</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0a7bc36e60edae4a1294bc3039c4b170"> 2677</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad1a3b07adcdbfed54290302b4c702cc4"> 2678</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5f8214438f74a2eedc227f85713f0968"> 2679</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM0_MSB    _u(4)</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac3a3f0a5e41a57ad9d8db4a2f3aa4dae"> 2680</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM0_LSB    _u(4)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0dd7c3594df6dda471e18a7a0b255c90"> 2681</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SRAM0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SPI1</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7c84f15188192e2edf996ddd5356b603"> 2684</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abade7bbb6a0698bf5000ff384c769b1d"> 2685</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI1_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5fa4fba16b2ddcb14a11cfe4cb409c94"> 2686</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI1_MSB    _u(3)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae3d5f0dab9cebd5c7f0c7eefa165f0f9"> 2687</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI1_LSB    _u(3)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ac0f2494d694e2afb1d40eabe6595e4bd"> 2688</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_PERI_SPI1</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a50be04f276403b7acf85f04c9c00e128"> 2691</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a1c5cf887b2360579f1cc2fec07549f03"> 2692</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0e2d0467f184b08f767ed6cf67ae7369"> 2693</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI1_MSB    _u(2)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4d7748e4849b1ba375bece0b4753fc59"> 2694</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI1_LSB    _u(2)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d43444784e9b334e0f77562d513198b"> 2695</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_SYS_SPI0</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a76e87cca02eba76e3a4573e9b7add78d"> 2698</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a07a7dad86405f710501fb36287696d70"> 2699</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI0_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a32e4b81c0b424147346a66fe01242c2b"> 2700</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI0_MSB    _u(1)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a514a57a1133f809c109b44a0f3553676"> 2701</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI0_LSB    _u(1)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4387c030f0240522fc559a15fb928a03"> 2702</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_SYS_SPI0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment">// Field       : CLOCKS_ENABLED1_CLK_PERI_SPI0</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a993a858207515d4cfa378cdde08f9c47"> 2705</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abd4c4ad8123034559164584bb04f85d4"> 2706</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a9d3e3708ff22ed2d6162f2a8d59c26dc"> 2707</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI0_MSB    _u(0)</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7e8d652c2fb60cf3e03f54e2298d97a4"> 2708</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI0_LSB    _u(0)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a462857e5e56174440a3748c1d3ead5e8"> 2709</a></span><span class="preprocessor">#define CLOCKS_ENABLED1_CLK_PERI_SPI0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><span class="comment">// Register    : CLOCKS_INTR</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment">// Description : Raw Interrupts</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#af22b29f2842c02b7ffbfdef7b2f7e026"> 2713</a></span><span class="preprocessor">#define CLOCKS_INTR_OFFSET _u(0x000000c4)</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa429fd3c280d019f549c32d7b8b87d7f"> 2714</a></span><span class="preprocessor">#define CLOCKS_INTR_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ae94637003bd813ddc16dc1ae51bfd7a2"> 2715</a></span><span class="preprocessor">#define CLOCKS_INTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="comment">// Field       : CLOCKS_INTR_CLK_SYS_RESUS</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#acf0bc01e75d625668945a02b9082f49f"> 2718</a></span><span class="preprocessor">#define CLOCKS_INTR_CLK_SYS_RESUS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa45e62e449caae5c287d7cdc56c7f2a2"> 2719</a></span><span class="preprocessor">#define CLOCKS_INTR_CLK_SYS_RESUS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a273f9aa747e3d53e3d8c9c5e92bc253e"> 2720</a></span><span class="preprocessor">#define CLOCKS_INTR_CLK_SYS_RESUS_MSB    _u(0)</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a99897f3831c3635bca83a7330517e86c"> 2721</a></span><span class="preprocessor">#define CLOCKS_INTR_CLK_SYS_RESUS_LSB    _u(0)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a217fc7bab1c3fde6d7056b74e5aa9394"> 2722</a></span><span class="preprocessor">#define CLOCKS_INTR_CLK_SYS_RESUS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment">// Register    : CLOCKS_INTE</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment">// Description : Interrupt Enable</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#abe98175958483c7d2f8c0d67d990d20d"> 2726</a></span><span class="preprocessor">#define CLOCKS_INTE_OFFSET _u(0x000000c8)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a94bf93dcf10ae61628c2ee5291b8f3b1"> 2727</a></span><span class="preprocessor">#define CLOCKS_INTE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a3c1319928e61b41e4a7d76f5e2d88144"> 2728</a></span><span class="preprocessor">#define CLOCKS_INTE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment">// Field       : CLOCKS_INTE_CLK_SYS_RESUS</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7d2538e83c903044f11c94930a53bc0c"> 2731</a></span><span class="preprocessor">#define CLOCKS_INTE_CLK_SYS_RESUS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a327cb08259ffa0d376f211d97de8203c"> 2732</a></span><span class="preprocessor">#define CLOCKS_INTE_CLK_SYS_RESUS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ab0de2c89f8fa690a517f277631f35794"> 2733</a></span><span class="preprocessor">#define CLOCKS_INTE_CLK_SYS_RESUS_MSB    _u(0)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad9530586fafd87b4927dcf1f414602da"> 2734</a></span><span class="preprocessor">#define CLOCKS_INTE_CLK_SYS_RESUS_LSB    _u(0)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a01b44b0180edf3b96ff5eb17206920b3"> 2735</a></span><span class="preprocessor">#define CLOCKS_INTE_CLK_SYS_RESUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment">// Register    : CLOCKS_INTF</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment">// Description : Interrupt Force</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#ad18c3225fbe8d45f1d1315993833ec89"> 2739</a></span><span class="preprocessor">#define CLOCKS_INTF_OFFSET _u(0x000000cc)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#add9095b5ee791e4e68a66e027807280b"> 2740</a></span><span class="preprocessor">#define CLOCKS_INTF_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aee0b830e01de9a1ac906d73232fbb295"> 2741</a></span><span class="preprocessor">#define CLOCKS_INTF_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment">// Field       : CLOCKS_INTF_CLK_SYS_RESUS</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a823e074d981cdecbd53fdde82ab12b65"> 2744</a></span><span class="preprocessor">#define CLOCKS_INTF_CLK_SYS_RESUS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a8790475cc8cda881319f360ac813bcc7"> 2745</a></span><span class="preprocessor">#define CLOCKS_INTF_CLK_SYS_RESUS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a09aae74a2501cc7672f9949328b47c0b"> 2746</a></span><span class="preprocessor">#define CLOCKS_INTF_CLK_SYS_RESUS_MSB    _u(0)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a274527bf31b5d7d8b179f1f9b5afb3de"> 2747</a></span><span class="preprocessor">#define CLOCKS_INTF_CLK_SYS_RESUS_LSB    _u(0)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a53b28084cb75dcc0c219efa864eaac9b"> 2748</a></span><span class="preprocessor">#define CLOCKS_INTF_CLK_SYS_RESUS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment">// Register    : CLOCKS_INTS</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="comment">// Description : Interrupt status after masking &amp; forcing</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#aa55cdf26399909969ef28a985b70a0b0"> 2752</a></span><span class="preprocessor">#define CLOCKS_INTS_OFFSET _u(0x000000d0)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a4fff656324d5411a40d557ce961cee11"> 2753</a></span><span class="preprocessor">#define CLOCKS_INTS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a348c06a781c1426a7eeb29730038ab9f"> 2754</a></span><span class="preprocessor">#define CLOCKS_INTS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment">// Field       : CLOCKS_INTS_CLK_SYS_RESUS</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a5d8d6a7595faf29c09e8de814a3a414a"> 2757</a></span><span class="preprocessor">#define CLOCKS_INTS_CLK_SYS_RESUS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a7260abda236fd7175c49624a29fd9dff"> 2758</a></span><span class="preprocessor">#define CLOCKS_INTS_CLK_SYS_RESUS_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#adced71c26dca598cc2427183ef746451"> 2759</a></span><span class="preprocessor">#define CLOCKS_INTS_CLK_SYS_RESUS_MSB    _u(0)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a2795dd74b268d461946d60a0851ac725"> 2760</a></span><span class="preprocessor">#define CLOCKS_INTS_CLK_SYS_RESUS_LSB    _u(0)</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html#a0f80befa1376f3b5b9bee397767702a7"> 2761</a></span><span class="preprocessor">#define CLOCKS_INTS_CLK_SYS_RESUS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_CLOCKS_H</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2clocks_8h.html">clocks.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
