

================================================================
== Vivado HLS Report for 'Loop_Xpose_Row_Outer'
================================================================
* Date:           Wed Apr 26 22:39:31 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |  128|  128|         3|          2|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_6 (3)  [1/1] 1.57ns
newFuncRoot:0  br label %0


 <State 2>: 7.68ns
ST_2: indvar_flatten (5)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader2.i ]

ST_2: j_0_i (6)  [1/1] 0.00ns  loc: resource/lab3/dct.c:37->resource/lab3/dct.c:87
:1  %j_0_i = phi i4 [ 0, %newFuncRoot ], [ %j_0_i_cast8_mid2_v, %.preheader2.i ]

ST_2: i_1_i (7)  [1/1] 0.00ns
:2  %i_1_i = phi i4 [ 0, %newFuncRoot ], [ %i, %.preheader2.i ]

ST_2: exitcond_flatten (8)  [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (9)  [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_12 (10)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader1.i.exitStub, label %.preheader2.i

ST_2: j (12)  [1/1] 0.80ns  loc: resource/lab3/dct.c:37->resource/lab3/dct.c:87
.preheader2.i:0  %j = add i4 1, %j_0_i

ST_2: tmp_s (15)  [1/1] 1.88ns  loc: resource/lab3/dct.c:39->resource/lab3/dct.c:87
.preheader2.i:3  %tmp_s = icmp eq i4 %i_1_i, -8

ST_2: i_1_i_mid2 (16)  [1/1] 1.37ns  loc: resource/lab3/dct.c:39->resource/lab3/dct.c:87
.preheader2.i:4  %i_1_i_mid2 = select i1 %tmp_s, i4 0, i4 %i_1_i

ST_2: j_0_i_cast8_mid2_v (17)  [1/1] 1.37ns  loc: resource/lab3/dct.c:37->resource/lab3/dct.c:87
.preheader2.i:5  %j_0_i_cast8_mid2_v = select i1 %tmp_s, i4 %j, i4 %j_0_i

ST_2: j_0_i_cast8_mid2 (18)  [1/1] 0.00ns  loc: resource/lab3/dct.c:37->resource/lab3/dct.c:87
.preheader2.i:6  %j_0_i_cast8_mid2 = zext i4 %j_0_i_cast8_mid2_v to i32

ST_2: j_0_i_cast8_mid2_cas (19)  [1/1] 0.00ns  loc: resource/lab3/dct.c:37->resource/lab3/dct.c:87
.preheader2.i:7  %j_0_i_cast8_mid2_cas = zext i4 %j_0_i_cast8_mid2_v to i8

ST_2: tmp (20)  [1/1] 0.00ns  loc: resource/lab3/dct.c:39->resource/lab3/dct.c:87
.preheader2.i:8  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_mid2, i3 0)

ST_2: tmp_7_cast (21)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:9  %tmp_7_cast = zext i7 %tmp to i8

ST_2: tmp_8 (22)  [1/1] 1.72ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:10  %tmp_8 = add i8 %tmp_7_cast, %j_0_i_cast8_mid2_cas

ST_2: tmp_8_cast (23)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:11  %tmp_8_cast = zext i8 %tmp_8 to i32

ST_2: row_outbuf_i_addr (24)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:12  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i32 0, i32 %tmp_8_cast

ST_2: row_outbuf_i_load (28)  [2/2] 2.71ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:16  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_2: col_inbuf_addr (29)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:17  %col_inbuf_addr = getelementptr [8 x i128]* %col_inbuf, i32 0, i32 %j_0_i_cast8_mid2

ST_2: tmp_27 (31)  [1/1] 0.00ns  loc: resource/lab3/dct.c:39->resource/lab3/dct.c:87
.preheader2.i:19  %tmp_27 = trunc i4 %i_1_i_mid2 to i3

ST_2: i (58)  [1/1] 0.80ns  loc: resource/lab3/dct.c:39->resource/lab3/dct.c:87
.preheader2.i:46  %i = add i4 1, %i_1_i_mid2


 <State 3>: 5.47ns
ST_3: row_outbuf_i_load (28)  [1/2] 2.71ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:16  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_3: col_inbuf_load (30)  [2/2] 2.71ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:18  %col_inbuf_load = load i128* %col_inbuf_addr, align 8

ST_3: tmp_3 (32)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:20  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_27, i4 0)

ST_3: tmp_4 (33)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:21  %tmp_4 = or i7 %tmp_3, 15

ST_3: tmp_28 (34)  [1/1] 1.97ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:22  %tmp_28 = icmp ugt i7 %tmp_3, %tmp_4

ST_3: tmp_29 (35)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:23  %tmp_29 = zext i7 %tmp_3 to i8

ST_3: tmp_31 (37)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_40)
.preheader2.i:25  %tmp_31 = zext i16 %row_outbuf_i_load to i128

ST_3: tmp_32 (38)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_40)
.preheader2.i:26  %tmp_32 = xor i8 %tmp_29, 127

ST_3: tmp_35 (41)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_40)
.preheader2.i:29  %tmp_35 = select i1 %tmp_28, i8 %tmp_32, i8 %tmp_29

ST_3: tmp_37 (43)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_40)
.preheader2.i:31  %tmp_37 = zext i8 %tmp_35 to i128

ST_3: tmp_40 (46)  [1/1] 2.76ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (out node of the LUT)
.preheader2.i:34  %tmp_40 = shl i128 %tmp_31, %tmp_37


 <State 4>: 6.79ns
ST_4: StgValue_39 (13)  [1/1] 0.00ns
.preheader2.i:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)

ST_4: empty (14)  [1/1] 0.00ns
.preheader2.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: StgValue_41 (25)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:13  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_4: tmp_2 (26)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:14  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6) nounwind

ST_4: StgValue_43 (27)  [1/1] 0.00ns  loc: resource/lab3/dct.c:41->resource/lab3/dct.c:87
.preheader2.i:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: col_inbuf_load (30)  [1/2] 2.71ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:18  %col_inbuf_load = load i128* %col_inbuf_addr, align 8

ST_4: tmp_30 (36)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:24  %tmp_30 = zext i7 %tmp_4 to i8

ST_4: tmp_33 (39)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:27  %tmp_33 = select i1 %tmp_28, i8 %tmp_29, i8 %tmp_30

ST_4: tmp_34 (40)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:28  %tmp_34 = select i1 %tmp_28, i8 %tmp_30, i8 %tmp_29

ST_4: tmp_36 (42)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:30  %tmp_36 = xor i8 %tmp_33, 127

ST_4: tmp_38 (44)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:32  %tmp_38 = zext i8 %tmp_34 to i128

ST_4: tmp_39 (45)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:33  %tmp_39 = zext i8 %tmp_36 to i128

ST_4: tmp_41 (47)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:35  %tmp_41 = call i128 @llvm.part.select.i128(i128 %tmp_40, i32 127, i32 0)

ST_4: tmp_42 (48)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:36  %tmp_42 = select i1 %tmp_28, i128 %tmp_41, i128 %tmp_40

ST_4: tmp_43 (49)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:37  %tmp_43 = shl i128 -1, %tmp_38

ST_4: tmp_44 (50)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node p_demorgan)
.preheader2.i:38  %tmp_44 = lshr i128 -1, %tmp_39

ST_4: p_demorgan (51)  [1/1] 1.37ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (out node of the LUT)
.preheader2.i:39  %p_demorgan = and i128 %tmp_43, %tmp_44

ST_4: tmp_45 (52)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:40  %tmp_45 = xor i128 %p_demorgan, -1

ST_4: tmp_46 (53)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:41  %tmp_46 = and i128 %col_inbuf_load, %tmp_45

ST_4: tmp_47 (54)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (grouped into LUT with out node tmp_48)
.preheader2.i:42  %tmp_47 = and i128 %tmp_42, %p_demorgan

ST_4: tmp_48 (55)  [1/1] 1.37ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87 (out node of the LUT)
.preheader2.i:43  %tmp_48 = or i128 %tmp_46, %tmp_47

ST_4: StgValue_60 (56)  [1/1] 2.71ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:44  store i128 %tmp_48, i128* %col_inbuf_addr, align 8

ST_4: empty_26 (57)  [1/1] 0.00ns  loc: resource/lab3/dct.c:40->resource/lab3/dct.c:87
.preheader2.i:45  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_2) nounwind

ST_4: StgValue_62 (59)  [1/1] 0.00ns
.preheader2.i:47  br label %0


 <State 5>: 0.00ns
ST_5: StgValue_63 (61)  [1/1] 0.00ns
.preheader1.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6           (br               ) [ 011110]
indvar_flatten       (phi              ) [ 001000]
j_0_i                (phi              ) [ 001000]
i_1_i                (phi              ) [ 001000]
exitcond_flatten     (icmp             ) [ 001110]
indvar_flatten_next  (add              ) [ 011110]
StgValue_12          (br               ) [ 000000]
j                    (add              ) [ 000000]
tmp_s                (icmp             ) [ 000000]
i_1_i_mid2           (select           ) [ 000000]
j_0_i_cast8_mid2_v   (select           ) [ 011110]
j_0_i_cast8_mid2     (zext             ) [ 000000]
j_0_i_cast8_mid2_cas (zext             ) [ 000000]
tmp                  (bitconcatenate   ) [ 000000]
tmp_7_cast           (zext             ) [ 000000]
tmp_8                (add              ) [ 000000]
tmp_8_cast           (zext             ) [ 000000]
row_outbuf_i_addr    (getelementptr    ) [ 000100]
col_inbuf_addr       (getelementptr    ) [ 001110]
tmp_27               (trunc            ) [ 000100]
i                    (add              ) [ 011110]
row_outbuf_i_load    (load             ) [ 000000]
tmp_3                (bitconcatenate   ) [ 000000]
tmp_4                (or               ) [ 001010]
tmp_28               (icmp             ) [ 001010]
tmp_29               (zext             ) [ 001010]
tmp_31               (zext             ) [ 000000]
tmp_32               (xor              ) [ 000000]
tmp_35               (select           ) [ 000000]
tmp_37               (zext             ) [ 000000]
tmp_40               (shl              ) [ 001010]
StgValue_39          (specloopname     ) [ 000000]
empty                (speclooptripcount) [ 000000]
StgValue_41          (specloopname     ) [ 000000]
tmp_2                (specregionbegin  ) [ 000000]
StgValue_43          (specpipeline     ) [ 000000]
col_inbuf_load       (load             ) [ 000000]
tmp_30               (zext             ) [ 000000]
tmp_33               (select           ) [ 000000]
tmp_34               (select           ) [ 000000]
tmp_36               (xor              ) [ 000000]
tmp_38               (zext             ) [ 000000]
tmp_39               (zext             ) [ 000000]
tmp_41               (partselect       ) [ 000000]
tmp_42               (select           ) [ 000000]
tmp_43               (shl              ) [ 000000]
tmp_44               (lshr             ) [ 000000]
p_demorgan           (and              ) [ 000000]
tmp_45               (xor              ) [ 000000]
tmp_46               (and              ) [ 000000]
tmp_47               (and              ) [ 000000]
tmp_48               (or               ) [ 000000]
StgValue_60          (store            ) [ 000000]
empty_26             (specregionend    ) [ 000000]
StgValue_62          (br               ) [ 011110]
StgValue_63          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_outbuf_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="row_outbuf_i_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_i_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_i_load/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="col_inbuf_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="1"/>
<pin id="77" dir="0" index="1" bw="128" slack="0"/>
<pin id="78" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_inbuf_load/3 StgValue_60/4 "/>
</bind>
</comp>

<comp id="79" class="1005" name="indvar_flatten_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="1"/>
<pin id="81" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="indvar_flatten_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_0_i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="1"/>
<pin id="92" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_0_i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_1_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="exitcond_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_next_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_1_i_mid2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_i_mid2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_0_i_cast8_mid2_v_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_0_i_cast8_mid2_v/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_0_i_cast8_mid2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_i_cast8_mid2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_0_i_cast8_mid2_cas_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_i_cast8_mid2_cas/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_7_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_8_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_8_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_27_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_28_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_29_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_31_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_32_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_35_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_37_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_40_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_30_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="1"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_33_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="7" slack="1"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_34_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="1"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_36_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_38_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_39_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_41_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="128" slack="0"/>
<pin id="276" dir="0" index="1" bw="128" slack="1"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="1" slack="0"/>
<pin id="279" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_42_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="128" slack="0"/>
<pin id="286" dir="0" index="2" bw="128" slack="1"/>
<pin id="287" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_43_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_44_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_demorgan_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="128" slack="0"/>
<pin id="303" dir="0" index="1" bw="128" slack="0"/>
<pin id="304" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_45_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_46_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="128" slack="0"/>
<pin id="315" dir="0" index="1" bw="128" slack="0"/>
<pin id="316" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_47_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="128" slack="0"/>
<pin id="321" dir="0" index="1" bw="128" slack="0"/>
<pin id="322" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_48_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="128" slack="0"/>
<pin id="327" dir="0" index="1" bw="128" slack="0"/>
<pin id="328" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="exitcond_flatten_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_flatten_next_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="341" class="1005" name="j_0_i_cast8_mid2_v_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_0_i_cast8_mid2_v "/>
</bind>
</comp>

<comp id="346" class="1005" name="row_outbuf_i_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_i_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="col_inbuf_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_27_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="1"/>
<pin id="368" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_28_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_29_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_40_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="128" slack="1"/>
<pin id="386" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="83" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="83" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="94" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="105" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="105" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="130" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="124" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="94" pin="4"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="160"><net_src comp="144" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="136" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="157" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="187"><net_src comp="136" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="136" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="194" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="194" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="63" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="207" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="213" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="217" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="245" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="248" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="254" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="274" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="52" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="266" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="270" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="289" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="75" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="283" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="301" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="313" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="335"><net_src comp="112" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="118" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="344"><net_src comp="144" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="349"><net_src comp="56" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="354"><net_src comp="68" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="359"><net_src comp="184" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="364"><net_src comp="188" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="369"><net_src comp="201" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="374"><net_src comp="207" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="381"><net_src comp="213" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="387"><net_src comp="239" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="283" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_inbuf | {4 }
 - Input state : 
	Port: Loop_Xpose_Row_Outer : row_outbuf_i | {2 3 }
	Port: Loop_Xpose_Row_Outer : col_inbuf | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_12 : 2
		j : 1
		tmp_s : 1
		i_1_i_mid2 : 2
		j_0_i_cast8_mid2_v : 2
		j_0_i_cast8_mid2 : 3
		j_0_i_cast8_mid2_cas : 3
		tmp : 3
		tmp_7_cast : 4
		tmp_8 : 5
		tmp_8_cast : 6
		row_outbuf_i_addr : 7
		row_outbuf_i_load : 8
		col_inbuf_addr : 4
		tmp_27 : 3
		i : 3
	State 3
		tmp_4 : 1
		tmp_28 : 1
		tmp_29 : 1
		tmp_31 : 1
		tmp_32 : 2
		tmp_35 : 2
		tmp_37 : 3
		tmp_40 : 4
	State 4
		tmp_33 : 1
		tmp_34 : 1
		tmp_36 : 2
		tmp_38 : 2
		tmp_39 : 2
		tmp_42 : 1
		tmp_43 : 3
		tmp_44 : 3
		p_demorgan : 4
		tmp_45 : 4
		tmp_46 : 4
		tmp_47 : 4
		tmp_48 : 4
		StgValue_60 : 4
		empty_26 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      p_demorgan_fu_301      |    0    |   188   |
|    and   |        tmp_46_fu_313        |    0    |   188   |
|          |        tmp_47_fu_319        |    0    |   188   |
|----------|-----------------------------|---------|---------|
|          |        tmp_32_fu_221        |    0    |    8    |
|    xor   |        tmp_36_fu_260        |    0    |    8    |
|          |        tmp_45_fu_307        |    0    |   188   |
|----------|-----------------------------|---------|---------|
|    or    |         tmp_4_fu_201        |    0    |    0    |
|          |        tmp_48_fu_325        |    0    |   188   |
|----------|-----------------------------|---------|---------|
|          |      i_1_i_mid2_fu_136      |    0    |    4    |
|          |  j_0_i_cast8_mid2_v_fu_144  |    0    |    4    |
|  select  |        tmp_35_fu_227        |    0    |    8    |
|          |        tmp_33_fu_248        |    0    |    7    |
|          |        tmp_34_fu_254        |    0    |    7    |
|          |        tmp_42_fu_283        |    0    |   128   |
|----------|-----------------------------|---------|---------|
|    shl   |        tmp_40_fu_239        |    0    |    37   |
|          |        tmp_43_fu_289        |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_118 |    0    |    7    |
|    add   |           j_fu_124          |    0    |    4    |
|          |         tmp_8_fu_173        |    0    |    7    |
|          |           i_fu_188          |    0    |    4    |
|----------|-----------------------------|---------|---------|
|   lshr   |        tmp_44_fu_295        |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_112   |    0    |    3    |
|   icmp   |         tmp_s_fu_130        |    0    |    2    |
|          |        tmp_28_fu_207        |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |   j_0_i_cast8_mid2_fu_152   |    0    |    0    |
|          | j_0_i_cast8_mid2_cas_fu_157 |    0    |    0    |
|          |      tmp_7_cast_fu_169      |    0    |    0    |
|          |      tmp_8_cast_fu_179      |    0    |    0    |
|   zext   |        tmp_29_fu_213        |    0    |    0    |
|          |        tmp_31_fu_217        |    0    |    0    |
|          |        tmp_37_fu_235        |    0    |    0    |
|          |        tmp_30_fu_245        |    0    |    0    |
|          |        tmp_38_fu_266        |    0    |    0    |
|          |        tmp_39_fu_270        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          tmp_fu_161         |    0    |    0    |
|          |         tmp_3_fu_194        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        tmp_27_fu_184        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        tmp_41_fu_274        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1203  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   col_inbuf_addr_reg_351  |    3   |
|  exitcond_flatten_reg_332 |    1   |
|       i_1_i_reg_101       |    4   |
|         i_reg_361         |    4   |
|indvar_flatten_next_reg_336|    7   |
|   indvar_flatten_reg_79   |    7   |
| j_0_i_cast8_mid2_v_reg_341|    4   |
|        j_0_i_reg_90       |    4   |
| row_outbuf_i_addr_reg_346 |    6   |
|       tmp_27_reg_356      |    3   |
|       tmp_28_reg_371      |    1   |
|       tmp_29_reg_378      |    8   |
|       tmp_40_reg_384      |   128  |
|       tmp_4_reg_366       |    7   |
+---------------------------+--------+
|           Total           |   187  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.571  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1203  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   187  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   187  |  1209  |
+-----------+--------+--------+--------+
