{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_acl_iface:acl_iface " "Timing-Driven Synthesis is running on partition \"system_acl_iface:acl_iface\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1551232903519 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[5\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 298 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[4\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 298 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[3\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 298 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[2\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 298 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[1\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 298 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[0\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 298 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[37\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 320 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[36\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 320 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[35\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 320 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[34\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 320 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[33\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 320 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[32\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 320 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551232951674 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1551232951674 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1551232951674 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_9:mm_interconnect_9\|altera_avalon_sc_fifo:pcie_txs_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_9:mm_interconnect_9\|altera_avalon_sc_fifo:pcie_txs_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_0_s_nondma_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_0_s_nondma_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:em_pc_1_em_csr_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:em_pc_1_em_csr_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:em_pc_0_em_csr_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:em_pc_0_em_csr_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 608 " "Parameter WIDTH_A set to 608" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 608 " "Parameter WIDTH_B set to 608" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 608 " "Parameter WIDTH_A set to 608" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 608 " "Parameter WIDTH_B set to 608" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 608 " "Parameter WIDTH_A set to 608" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 608 " "Parameter WIDTH_B set to 608" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 597 " "Parameter WIDTH_A set to 597" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 597 " "Parameter WIDTH_B set to 597" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 1 1551232959146 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 1 1551232959146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_9:mm_interconnect_9\|altera_avalon_sc_fifo:pcie_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_9:mm_interconnect_9\|altera_avalon_sc_fifo:pcie_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1551232959483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_9:mm_interconnect_9\|altera_avalon_sc_fifo:pcie_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_9:mm_interconnect_9\|altera_avalon_sc_fifo:pcie_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232959483 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1551232959483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kr1 " "Found entity 1: altsyncram_4kr1" {  } { { "db/altsyncram_4kr1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_4kr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1551232959601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1551232959601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_0_s_nondma_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_0_s_nondma_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1551232960264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_0_s_nondma_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_0_s_nondma_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960264 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1551232960264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjr1 " "Found entity 1: altsyncram_sjr1" {  } { { "db/altsyncram_sjr1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_sjr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1551232960506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1551232960506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:em_pc_1_em_csr_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:em_pc_1_em_csr_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1551232960948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:em_pc_1_em_csr_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:em_pc_1_em_csr_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232960948 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1551232960948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odr1 " "Found entity 1: altsyncram_odr1" {  } { { "db/altsyncram_odr1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_odr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1551232961032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1551232961032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1551232961703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232961703 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1551232961703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enn1 " "Found entity 1: altsyncram_enn1" {  } { { "db/altsyncram_enn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_enn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1551232961958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1551232961958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1551232963106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 608 " "Parameter \"WIDTH_A\" = \"608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 608 " "Parameter \"WIDTH_B\" = \"608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232963107 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1551232963107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnn1 " "Found entity 1: altsyncram_gnn1" {  } { { "db/altsyncram_gnn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_gnn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1551232963391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1551232963391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1551232964448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232964448 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1551232964448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqn1 " "Found entity 1: altsyncram_gqn1" {  } { { "db/altsyncram_gqn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_gqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1551232964696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1551232964696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 1 1551232965945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system_inst\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 597 " "Parameter \"WIDTH_A\" = \"597\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 597 " "Parameter \"WIDTH_B\" = \"597\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 1 1551232965945 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 1 1551232965945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unn1 " "Found entity 1: altsyncram_unn1" {  } { { "db/altsyncram_unn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_unn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 1 1551232966227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 1 1551232966227 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "system_acl_iface:acl_iface " "Starting Logic Optimization and Technology Mapping for Partition system_acl_iface:acl_iface" {  } { { "system/synthesis/system.v" "acl_iface" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 1 1551232980331 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "system/synthesis/submodules/altpciexpav128_tx_cntrl.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altpciexpav128_tx_cntrl.v" 775 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1551232989191 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1551232989192 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|kernel_cra_address\[0\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|kernel_cra_address\[0\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|kernel_cra_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|kernel_cra_address\[1\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|kernel_cra_address\[1\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|kernel_cra_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|kernel_cra_address\[2\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|kernel_cra_address\[2\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|kernel_cra_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|kernel_cra_debugaccess GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|kernel_cra_debugaccess\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|kernel_cra_debugaccess"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[40\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[40\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[41\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[41\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[42\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[42\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[43\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[43\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[44\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[44\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[45\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[45\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[86\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[86\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[86]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[87\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[87\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[87]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[88\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[88\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[88]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[89\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[89\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[89]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[90\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[90\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[90]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[91\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[91\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[91]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[132\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[132\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[132]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[133\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[133\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[133]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[134\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[134\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[134]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[135\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[135\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[135]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[136\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[136\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[136]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[137\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[137\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[137]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[178\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[178\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[178]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[179\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[179\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[179]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[180\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[180\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[180]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[181\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[181\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[181]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[182\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[182\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[182]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[183\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[183\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[183]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[184\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[184\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[184]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[185\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[185\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[185]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[186\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[186\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[186]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[187\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[187\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[187]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[188\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[188\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[188]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[189\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[189\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[189]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[190\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[190\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[190]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[191\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[191\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[191]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[192\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[192\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[192]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[193\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[193\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[193]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[194\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[194\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[194]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[195\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[195\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[195]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[196\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[196\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[196]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[197\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[197\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[197]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[198\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[198\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[198]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[199\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[199\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[199]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[200\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[200\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[200]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[201\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[201\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[201]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[202\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[202\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[202]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[203\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[203\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[203]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[204\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[204\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[204]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[205\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[205\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[205]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[206\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[206\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[206]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[207\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[207\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[207]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[208\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[208\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[208]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[209\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[209\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[209]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[210\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[210\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[210]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[211\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[211\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[211]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[212\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[212\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[212]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[213\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[213\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[213]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[214\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[214\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[214]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[215\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[215\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[215]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[216\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[216\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[216]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[217\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[217\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[217]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[218\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[218\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[218]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[219\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[219\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[219]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[220\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[220\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[220]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[221\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[221\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[221]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[222\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[222\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[222]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[223\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[223\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[223]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[224\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[224\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[224]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[225\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[225\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[225]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[226\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[226\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[226]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[227\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[227\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[227]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[228\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[228\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[228]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[229\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[229\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[229]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[270\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[270\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[270]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[271\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[271\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[271]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[272\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[272\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[272]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[273\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[273\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[273]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[274\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[274\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[274]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[275\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[275\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[275]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[316\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[316\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[316]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[317\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[317\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[317]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[318\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[318\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[318]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[319\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[319\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[319]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[320\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[320\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[320]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[321\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[321\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[321]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[362\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[362\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[362]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[363\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[363\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[363]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[364\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[364\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[364]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[365\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[365\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[365]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[366\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[366\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[366]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[367\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[367\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[367]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[408\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[408\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[408]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[409\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[409\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[409]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[410\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[410\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[410]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[411\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[411\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[411]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[412\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[412\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[412]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[413\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[413\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[413]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[414\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[414\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[414]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[415\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[415\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[415]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[416\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[416\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[416]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[417\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[417\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[417]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[418\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[418\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[418]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[419\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[419\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[419]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[420\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[420\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[420]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[421\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[421\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[421]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[422\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[422\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[422]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[423\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[423\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[423]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[424\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[424\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[424]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[425\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[425\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[425]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[426\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[426\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[426]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[427\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[427\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[427]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[428\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[428\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[428]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[429\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[429\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[429]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[430\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[430\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[430]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[431\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[431\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[431]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[432\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[432\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[432]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[433\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[433\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[433]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[434\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[434\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[434]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[435\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[435\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[435]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[436\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[436\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[436]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[437\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[437\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[437]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[438\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[438\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[438]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[439\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[439\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[439]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[440\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[440\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[440]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[441\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[441\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[441]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[442\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[442\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[442]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[443\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[443\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[443]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[444\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[444\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[444]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[445\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[445\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[445]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[446\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[446\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[446]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[447\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[447\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[447]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[448\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[448\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[448]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[449\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[449\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[449]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[450\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[450\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[450]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[451\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[451\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[451]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[452\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[452\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[452]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[453\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[453\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[453]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[454\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[454\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[454]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[455\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[455\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[455]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[456\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[456\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[456]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[457\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[457\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[457]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[458\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[458\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[458]"} { "Warning" "WMLS_MLS_STUCK_PIN" "system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[459\] GND " "Pin \"system:system_inst\|system_acl_iface:acl_iface\|reconfig_from_xcvr_reconfig_from_xcvr\[459\]\" is stuck at GND" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 1 1551233101596 "|top|system:system_inst|system_acl_iface:acl_iface|reconfig_from_xcvr_reconfig_from_xcvr[459]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 1 1551233101596 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[236\] " "Synthesized away node \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_dma_0:dma_0\|system_acl_iface_dma_0_dma:dma\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_1nn1:auto_generated\|q_b\[236\]\"" {  } { { "db/altsyncram_1nn1.tdf" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/db/altsyncram_1nn1.tdf" 8299 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/fifo_with_byteenables.v" 141 0 0 } } { "system/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/descriptor_buffers.v" 320 0 0 } } { "system/synthesis/submodules/dispatcher.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/dispatcher.v" 280 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0_dma.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0_dma.v" 133 0 0 } } { "system/synthesis/submodules/system_acl_iface_dma_0.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_dma_0.v" 194 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface.v" 1254 0 0 } } { "system/synthesis/system.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/system.v" 250 0 0 } } { "top.v" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1551233162661 "|top|system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|ram_block1a236"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1551233162661 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1551233162661 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[0\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[0\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[10\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[10\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[11\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[11\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[12\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[12\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[13\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[13\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[14\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[14\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[15\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[15\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[1\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[1\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[2\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[2\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[3\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[3\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[4\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[4\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[5\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[5\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[6\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[6\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[7\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[7\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[8\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[8\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[9\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[9\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[0\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[0\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[10\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[10\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[11\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[11\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[12\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[12\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[13\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[13\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[14\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[14\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[15\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[15\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[1\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[1\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[2\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[2\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[3\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[3\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[4\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[4\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[5\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[5\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[6\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[6\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[7\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[7\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[8\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[8\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[9\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|dataout_r\[0\]\[9\]\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 198 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 1 1551233198036 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 1 1551233198036 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10598 " "10598 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 1 1551233201211 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 2140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 2140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 2140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 2140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 2140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 2140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[63\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[63\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[63\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[62\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[62\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[62\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[61\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[61\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[61\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[60\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[60\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[60\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[59\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[59\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[59\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[58\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[58\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[58\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[57\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[57\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[57\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[56\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[56\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[56\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[55\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[55\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[55\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[54\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[54\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[54\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[53\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[53\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[53\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[52\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[52\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[52\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[51\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[51\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[51\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[50\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[50\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[50\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[49\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[49\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[49\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[48\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[48\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[48\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[47\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[47\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[47\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[46\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[46\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[46\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[45\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[45\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[45\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[44\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[44\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[44\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[43\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[43\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[43\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[42\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[42\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[42\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[41\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[41\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[41\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[40\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[40\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[40\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[39\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[39\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[39\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[38\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[38\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[38\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[37\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[37\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[37\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[36\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[36\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[36\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[35\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[35\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[35\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[34\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[34\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[34\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[33\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[33\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[33\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[32\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[32\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[32\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[31\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[31\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[31\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[30\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[30\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[30\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[29\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[29\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[29\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[28\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[28\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[28\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[27\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[27\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[27\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[26\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[26\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[26\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[25\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[25\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[25\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[24\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[24\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[24\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[23\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[23\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[23\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[22\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[22\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[22\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[21\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[21\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[21\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[20\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[20\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[20\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[19\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[19\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[19\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[18\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[18\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[18\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[17\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[17\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[17\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[16\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[16\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[16\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[15\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[15\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[15\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[63\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[63\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[63\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[62\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[62\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[62\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[61\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[61\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[61\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[60\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[60\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[60\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[59\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[59\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[59\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[58\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[58\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[58\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[57\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[57\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[57\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[56\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[56\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[56\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[55\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[55\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[55\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[54\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[54\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[54\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[53\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[53\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[53\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[52\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[52\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[52\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[51\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[51\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[51\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[50\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[50\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[50\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[49\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[49\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[49\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[48\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[48\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[48\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[47\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[47\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[47\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[46\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[46\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[46\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[45\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[45\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[45\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[44\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[44\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[44\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[43\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[43\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[43\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[42\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[42\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[42\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[41\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[41\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[41\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[40\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[40\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[40\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[39\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[39\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[39\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[38\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[38\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[38\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[37\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[37\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[37\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[36\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[36\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[36\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[35\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[35\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[35\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[34\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[34\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[34\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[33\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[33\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[33\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[32\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[32\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[32\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[31\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[31\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[31\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[30\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[30\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[30\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[29\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[29\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[29\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[28\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[28\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[28\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[27\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[27\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[27\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[26\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[26\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[26\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[25\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[25\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[25\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[24\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[24\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[24\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[23\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[23\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[23\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[22\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[22\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[22\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[21\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[21\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[21\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[20\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[20\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[20\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[19\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[19\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[19\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[18\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[18\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[18\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[17\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[17\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[17\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[16\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[16\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[16\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[15\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[15\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[15\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[63\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[63\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[63\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[62\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[62\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[62\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[61\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[61\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[61\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[60\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[60\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[60\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[59\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[59\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[59\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[58\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[58\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[58\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[57\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[57\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[57\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[56\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[56\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[56\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[55\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[55\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[55\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[54\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[54\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[54\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[53\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[53\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[53\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[52\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[52\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[52\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[51\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[51\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[51\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[50\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[50\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[50\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[49\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[49\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[49\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[48\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[48\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[48\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[47\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[47\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[47\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[46\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[46\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[46\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[45\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[45\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[45\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[44\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[44\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[44\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[43\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[43\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[43\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[42\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[42\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[42\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[41\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[41\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[41\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[40\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[40\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[40\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[39\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[39\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[39\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[38\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[38\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[38\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[37\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[37\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[37\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[36\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[36\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[36\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[35\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[35\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[35\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[34\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[34\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[34\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[33\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[33\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[33\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[32\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[32\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[32\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[31\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[31\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[31\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[30\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[30\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[30\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[29\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[29\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[29\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[28\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[28\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[28\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[27\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[27\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[27\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[26\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[26\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[26\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[25\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[25\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[25\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[24\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[24\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[24\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[23\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[23\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[23\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[22\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[22\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[22\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[21\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[21\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[21\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[20\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[20\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[20\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[19\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[19\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[19\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[18\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[18\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[18\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[17\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[17\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[17\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[16\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[16\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[16\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[15\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[15\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[15\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[63\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[63\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[63\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[62\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[62\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[62\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[61\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[61\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[61\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[60\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[60\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[60\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[59\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[59\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[59\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[58\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[58\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[58\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[57\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[57\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[57\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[56\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[56\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[56\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[55\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[55\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[55\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[54\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[54\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[54\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[53\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[53\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[53\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[52\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[52\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[52\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[51\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[51\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[51\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[50\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[50\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[50\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[49\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[49\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[49\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[48\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[48\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[48\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[47\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[47\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[47\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[46\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[46\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[46\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[45\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[45\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[45\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[44\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[44\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[44\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[43\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[43\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[43\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[42\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[42\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[42\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[41\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[41\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[41\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[40\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[40\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[40\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[39\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[39\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[39\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[38\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[38\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[38\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[37\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[37\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[37\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[36\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[36\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[36\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[35\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[35\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[35\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[34\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[34\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[34\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[33\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[33\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[33\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[32\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[32\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[32\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[31\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[31\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[31\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[30\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[30\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[30\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[29\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[29\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[29\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[28\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[28\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[28\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[27\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[27\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[27\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[26\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[26\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[26\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[25\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[25\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[25\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[24\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[24\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[24\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[23\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[23\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[23\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[22\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[22\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[22\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[21\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[21\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[21\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[20\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[20\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[20\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[19\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[19\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[19\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[18\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[18\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[18\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[17\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[17\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[17\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[16\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[16\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[16\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[15\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[15\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[15\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[1\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[1\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[2\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[2\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[3\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[3\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[4\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[4\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[5\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[5\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[6\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[6\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[7\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering\[7\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_p0:p0\|system_acl_iface_ddr3b_p0_memphy:umemphy\|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad:ureset_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucas_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uras_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uwe_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uodt_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucke_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad\|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:oct_ena_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dqs_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[63\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[63\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[63\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[62\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[62\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[62\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[61\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[61\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[61\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[60\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[60\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[60\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[59\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[59\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[59\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[58\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[58\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[58\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[57\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[57\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[57\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[56\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[56\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[56\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[55\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[55\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[55\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[54\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[54\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[54\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[53\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[53\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[53\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[52\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[52\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[52\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[51\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[51\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[51\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[50\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[50\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[50\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[49\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[49\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[49\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[48\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[48\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[48\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[47\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[47\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[47\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[46\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[46\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[46\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[45\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[45\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[45\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[44\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[44\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[44\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[43\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[43\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[43\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[42\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[42\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[42\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[41\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[41\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[41\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[40\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[40\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[40\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[39\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[39\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[39\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[38\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[38\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[38\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[37\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[37\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[37\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[36\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[36\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[36\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[35\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[35\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[35\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[34\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[34\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[34\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[33\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[33\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[33\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[32\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[32\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[32\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[31\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[31\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[31\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[30\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[30\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[30\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[29\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[29\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[29\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[28\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[28\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[28\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[27\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[27\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[27\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[26\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[26\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[26\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[25\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[25\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[25\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[24\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[24\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[24\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[23\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[23\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[23\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[22\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[22\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[22\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[21\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[21\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[21\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[20\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[20\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[20\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[19\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[19\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[19\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[18\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[18\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[18\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[17\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[17\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[17\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[16\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[16\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[16\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[15\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[15\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[15\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[3\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[3\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[63\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[63\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[63\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[62\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[62\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[62\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[61\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[61\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[61\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[60\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[60\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[60\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[59\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[59\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[59\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[58\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[58\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[58\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[57\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[57\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[57\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[56\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[56\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[56\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[55\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[55\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[55\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[54\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[54\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[54\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[53\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[53\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[53\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[52\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[52\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[52\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[51\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[51\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[51\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[50\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[50\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[50\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[49\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[49\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[49\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[48\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[48\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[48\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[47\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[47\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[47\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[46\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[46\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[46\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[45\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[45\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[45\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[44\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[44\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[44\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[43\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[43\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[43\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[42\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[42\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[42\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[41\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[41\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[41\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[40\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[40\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[40\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[39\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[39\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[39\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[38\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[38\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[38\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[37\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[37\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[37\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[36\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[36\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[36\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[35\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[35\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[35\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[34\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[34\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[34\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[33\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[33\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[33\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[32\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[32\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[32\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[31\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[31\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[31\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[30\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[30\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[30\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[29\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[29\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[29\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[28\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[28\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[28\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[27\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[27\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[27\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[26\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[26\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[26\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[25\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[25\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[25\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[24\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[24\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[24\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[23\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[23\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[23\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[22\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[22\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[22\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[21\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[21\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[21\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[20\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[20\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[20\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[19\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[19\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[19\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[18\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[18\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[18\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[17\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[17\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[17\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[16\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[16\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[16\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[15\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[15\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[15\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[2\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[2\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[63\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[63\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[63\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[62\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[62\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[62\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[61\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[61\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[61\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[60\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[60\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[60\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[59\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[59\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[59\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[58\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[58\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[58\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[57\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[57\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[57\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[56\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[56\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[56\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[55\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[55\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[55\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[54\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[54\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[54\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[53\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[53\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[53\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[52\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[52\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[52\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[51\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[51\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[51\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[50\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[50\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[50\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[49\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[49\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[49\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[48\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[48\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[48\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[47\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[47\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[47\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[46\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[46\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[46\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[45\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[45\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[45\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[44\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[44\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[44\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[43\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[43\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[43\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[42\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[42\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[42\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[41\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[41\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[41\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[40\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[40\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[40\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[39\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[39\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[39\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[38\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[38\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[38\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[37\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[37\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[37\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[36\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[36\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[36\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[35\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[35\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[35\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[34\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[34\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[34\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[33\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[33\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[33\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[32\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[32\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[32\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[31\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[31\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[31\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[30\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[30\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[30\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[29\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[29\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[29\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[28\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[28\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[28\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[27\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[27\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[27\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[26\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[26\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[26\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[25\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[25\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[25\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[24\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[24\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[24\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[23\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[23\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[23\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[22\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[22\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[22\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[21\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[21\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[21\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[20\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[20\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[20\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[19\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[19\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[19\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[18\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[18\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[18\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[17\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[17\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[17\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[16\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[16\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[16\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[15\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[15\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[15\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[63\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[63\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[63\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[62\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[62\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[62\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[61\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[61\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[61\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[60\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[60\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[60\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[59\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[59\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[59\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[58\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[58\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[58\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[57\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[57\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[57\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[56\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[56\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[56\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[55\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[55\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[55\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[54\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[54\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[54\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[53\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[53\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[53\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[52\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[52\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[52\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[51\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[51\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[51\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[50\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[50\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[50\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[49\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[49\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[49\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[48\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[48\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[48\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[47\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[47\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[47\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[46\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[46\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[46\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[45\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[45\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[45\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[44\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[44\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[44\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[43\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[43\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[43\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[42\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[42\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[42\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[41\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[41\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[41\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[40\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[40\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[40\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[39\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[39\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[39\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[38\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[38\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[38\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[37\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[37\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[37\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[36\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[36\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[36\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[35\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[35\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[35\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[34\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[34\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[34\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[33\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[33\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[33\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[32\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[32\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[32\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[31\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[31\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[31\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[30\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[30\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[30\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[29\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[29\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[29\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[28\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[28\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[28\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[27\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[27\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[27\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[26\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[26\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[26\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[25\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[25\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[25\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[24\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[24\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[24\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[23\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[23\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[23\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[22\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[22\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[22\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[21\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[21\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[21\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[20\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[20\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[20\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[19\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[19\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[19\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[18\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[18\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[18\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[17\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[17\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[17\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[16\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[16\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[16\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[15\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[15\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[15\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[14\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[14\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[13\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[13\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[12\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[12\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[11\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[11\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[10\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[10\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[9\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[9\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[8\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[8\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[7\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[7\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[6\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[6\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[5\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[5\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[4\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[4\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[3\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[3\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[2\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[2\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads\|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr\|ddio_group\[0\].sig\[1\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[1\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[0\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[1\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[1\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[2\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[2\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[3\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[3\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[4\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[4\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[5\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[5\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[6\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[6\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[7\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering\[7\].read_enable_from_lfifo_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[7\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[6\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[5\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[4\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[3\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[2\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[1\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[0\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[0\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_p0:p0\|system_acl_iface_ddr3a_p0_memphy:umemphy\|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath\|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict\[0\].vfifo_out_qr_to_hr\|ddio_group\[1\].sig\[0\].muxsel_buff\"" {  } { { "system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" "ddio_group\[1\].sig\[0\].muxsel_buff" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv" 177 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_atpgmode " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_atpgmode\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_atpgmode" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 189 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mdio_dis " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mdio_dis\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mdio_dis" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 187 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_scanen " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_scanen\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_scanen" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 190 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[7\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[6\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[5\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[4\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[3\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[2\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3b:ddr3b\|system_acl_iface_ddr3b_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[7\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[7\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[6\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[6\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[5\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[5\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[4\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[4\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[3\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[3\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[2\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[2\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[1\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[1\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\] " "Logic cell \"system:system_inst\|system_acl_iface:acl_iface\|system_acl_iface_ddr3a:ddr3a\|system_acl_iface_ddr3a_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_read_increment_vfifo_fr_combined\[0\]\"" {  } { { "system/synthesis/submodules/sequencer_phy_mgr.sv" "phy_read_increment_vfifo_fr_combined\[0\]" { Text "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/genetic_algorithm/system/synthesis/submodules/sequencer_phy_mgr.sv" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 1 1551233202455 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 1 1551233202455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100956 " "Implemented 100956 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2049 " "Implemented 2049 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 1 1551233206261 ""} { "Info" "ICUT_CUT_TM_OPINS" "1711 " "Implemented 1711 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 1 1551233206261 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "160 " "Implemented 160 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 1 1551233206261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82565 " "Implemented 82565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 1 1551233206261 ""} { "Info" "ICUT_CUT_TM_RAMS" "11391 " "Implemented 11391 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 1 1551233206261 ""} { "Info" "ICUT_CUT_TM_PLLS" "17 " "Implemented 17 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 1 1551233206261 ""} { "Info" "ICUT_CUT_TM_DLLS" "2 " "Implemented 2 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 1 1551233206261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 1 1551233206261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2783 " "Peak virtual memory: 2783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 1 1551233216762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 20:06:56 2019 " "Processing ended: Tue Feb 26 20:06:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 1 1551233216762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:40 " "Elapsed time: 00:07:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 1 1551233216762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:44 " "Total CPU time (on all processors): 00:07:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 1 1551233216762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 1 1551233216762 ""}
