Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 15:30:33 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Debounce_Clear/U_1khz/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Debounce_RunStop/U_1khz/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.463        0.000                      0                  104        0.213        0.000                      0                  104        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.463        0.000                      0                  104        0.213        0.000                      0                  104        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 U_Debounce_Clear/U_1khz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_Clear/U_1khz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.952ns (21.004%)  route 3.581ns (78.996%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  U_Debounce_Clear/U_1khz/counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.405    U_Debounce_Clear/U_1khz/counter_reg_n_0_[13]
    SLICE_X51Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.529 r  U_Debounce_Clear/U_1khz/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.645     7.175    U_Debounce_Clear/U_1khz/counter[16]_i_5__0_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  U_Debounce_Clear/U_1khz/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.665     7.964    U_Debounce_Clear/U_1khz/counter[16]_i_4__0_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.088 r  U_Debounce_Clear/U_1khz/counter[16]_i_2__0/O
                         net (fo=18, routed)          1.413     9.501    U_Debounce_Clear/U_1khz/counter[16]_i_2__0_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.124     9.625 r  U_Debounce_Clear/U_1khz/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.625    U_Debounce_Clear/U_1khz/counter[14]
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.452    14.793    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[14]/C
                         clock pessimism              0.299    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X51Y6          FDCE (Setup_fdce_C_D)        0.031    15.088    U_Debounce_Clear/U_1khz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 U_Debounce_Clear/U_1khz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_Clear/U_1khz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.952ns (21.013%)  route 3.579ns (78.987%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  U_Debounce_Clear/U_1khz/counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.405    U_Debounce_Clear/U_1khz/counter_reg_n_0_[13]
    SLICE_X51Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.529 r  U_Debounce_Clear/U_1khz/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.645     7.175    U_Debounce_Clear/U_1khz/counter[16]_i_5__0_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  U_Debounce_Clear/U_1khz/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.665     7.964    U_Debounce_Clear/U_1khz/counter[16]_i_4__0_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.088 r  U_Debounce_Clear/U_1khz/counter[16]_i_2__0/O
                         net (fo=18, routed)          1.411     9.499    U_Debounce_Clear/U_1khz/counter[16]_i_2__0_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.124     9.623 r  U_Debounce_Clear/U_1khz/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.623    U_Debounce_Clear/U_1khz/counter[13]
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.452    14.793    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[13]/C
                         clock pessimism              0.299    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X51Y6          FDCE (Setup_fdce_C_D)        0.029    15.086    U_Debounce_Clear/U_1khz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 U_Debounce_Clear/U_1khz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_Clear/U_1khz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.980ns (21.489%)  route 3.581ns (78.511%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  U_Debounce_Clear/U_1khz/counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.405    U_Debounce_Clear/U_1khz/counter_reg_n_0_[13]
    SLICE_X51Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.529 r  U_Debounce_Clear/U_1khz/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.645     7.175    U_Debounce_Clear/U_1khz/counter[16]_i_5__0_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  U_Debounce_Clear/U_1khz/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.665     7.964    U_Debounce_Clear/U_1khz/counter[16]_i_4__0_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.088 r  U_Debounce_Clear/U_1khz/counter[16]_i_2__0/O
                         net (fo=18, routed)          1.413     9.501    U_Debounce_Clear/U_1khz/counter[16]_i_2__0_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.653 r  U_Debounce_Clear/U_1khz/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.653    U_Debounce_Clear/U_1khz/counter[16]
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.452    14.793    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[16]/C
                         clock pessimism              0.299    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X51Y6          FDCE (Setup_fdce_C_D)        0.075    15.132    U_Debounce_Clear/U_1khz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 U_Debounce_Clear/U_1khz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_Clear/U_1khz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.980ns (21.498%)  route 3.579ns (78.502%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  U_Debounce_Clear/U_1khz/counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.405    U_Debounce_Clear/U_1khz/counter_reg_n_0_[13]
    SLICE_X51Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.529 r  U_Debounce_Clear/U_1khz/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.645     7.175    U_Debounce_Clear/U_1khz/counter[16]_i_5__0_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  U_Debounce_Clear/U_1khz/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.665     7.964    U_Debounce_Clear/U_1khz/counter[16]_i_4__0_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.088 r  U_Debounce_Clear/U_1khz/counter[16]_i_2__0/O
                         net (fo=18, routed)          1.411     9.499    U_Debounce_Clear/U_1khz/counter[16]_i_2__0_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.651 r  U_Debounce_Clear/U_1khz/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.651    U_Debounce_Clear/U_1khz/counter[15]
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.452    14.793    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[15]/C
                         clock pessimism              0.299    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X51Y6          FDCE (Setup_fdce_C_D)        0.075    15.132    U_Debounce_Clear/U_1khz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.146ns (25.267%)  route 3.390ns (74.733%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X52Y3          FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.478     5.570 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.831     6.401    U_Tick_100hz/r_counter[16]
    SLICE_X52Y4          LUT4 (Prop_lut4_I1_O)        0.296     6.697 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.607     7.304    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.574     8.003    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I4_O)        0.124     8.127 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.377     9.504    U_Tick_100hz/u_clk
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U_Tick_100hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.628    U_Tick_100hz/r_counter_0[14]
    SLICE_X52Y4          FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.452    14.793    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X52Y4          FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y4          FDCE (Setup_fdce_C_D)        0.077    15.109    U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.168ns (25.628%)  route 3.390ns (74.372%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X52Y3          FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.478     5.570 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.831     6.401    U_Tick_100hz/r_counter[16]
    SLICE_X52Y4          LUT4 (Prop_lut4_I1_O)        0.296     6.697 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.607     7.304    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.574     8.003    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I4_O)        0.124     8.127 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.377     9.504    U_Tick_100hz/u_clk
    SLICE_X52Y4          LUT2 (Prop_lut2_I0_O)        0.146     9.650 r  U_Tick_100hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.650    U_Tick_100hz/r_counter_0[17]
    SLICE_X52Y4          FDCE                                         r  U_Tick_100hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.452    14.793    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X52Y4          FDCE                                         r  U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y4          FDCE (Setup_fdce_C_D)        0.118    15.150    U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 1.199ns (27.278%)  route 3.197ns (72.722%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.147     6.658    U_Counter_Tick/Q[12]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.324     6.982 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.192     8.174    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.332     8.506 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.858     9.364    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.488 r  U_Counter_Tick/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.488    U_Counter_Tick/counter_next[2]
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.454    14.795    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y1          FDCE (Setup_fdce_C_D)        0.031    15.064    U_Counter_Tick/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.199ns (27.290%)  route 3.195ns (72.710%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.147     6.658    U_Counter_Tick/Q[12]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.324     6.982 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.192     8.174    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.332     8.506 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.856     9.362    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.486 r  U_Counter_Tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.486    U_Counter_Tick/counter_next[0]
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.454    14.795    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y1          FDCE (Setup_fdce_C_D)        0.029    15.062    U_Counter_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 U_Debounce_Clear/U_1khz/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_Clear/U_1khz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.952ns (21.718%)  route 3.431ns (78.282%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  U_Debounce_Clear/U_1khz/counter_reg[13]/Q
                         net (fo=2, routed)           0.857     6.405    U_Debounce_Clear/U_1khz/counter_reg_n_0_[13]
    SLICE_X51Y6          LUT4 (Prop_lut4_I1_O)        0.124     6.529 r  U_Debounce_Clear/U_1khz/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.645     7.175    U_Debounce_Clear/U_1khz/counter[16]_i_5__0_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  U_Debounce_Clear/U_1khz/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.665     7.964    U_Debounce_Clear/U_1khz/counter[16]_i_4__0_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.088 r  U_Debounce_Clear/U_1khz/counter[16]_i_2__0/O
                         net (fo=18, routed)          1.264     9.352    U_Debounce_Clear/U_1khz/counter[16]_i_2__0_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     9.476 r  U_Debounce_Clear/U_1khz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     9.476    U_Debounce_Clear/U_1khz/counter[11]
    SLICE_X51Y5          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.452    14.793    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X51Y5          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[11]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y5          FDCE (Setup_fdce_C_D)        0.031    15.063    U_Debounce_Clear/U_1khz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.227ns (27.738%)  route 3.197ns (72.262%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     5.092    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X57Y3          FDCE                                         r  U_Counter_Tick/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  U_Counter_Tick/counter_reg_reg[12]/Q
                         net (fo=43, routed)          1.147     6.658    U_Counter_Tick/Q[12]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.324     6.982 r  U_Counter_Tick/counter_reg[13]_i_6/O
                         net (fo=1, routed)           1.192     8.174    U_Counter_Tick/counter_reg[13]_i_6_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.332     8.506 r  U_Counter_Tick/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.858     9.364    U_Counter_Tick/counter_reg[13]_i_3_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.152     9.516 r  U_Counter_Tick/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.516    U_Counter_Tick/counter_next[3]
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.454    14.795    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y1          FDCE (Setup_fdce_C_D)        0.075    15.108    U_Counter_Tick/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    U_Control_unit/clk_IBUF_BUFG
    SLICE_X54Y4          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.088     1.686    U_Control_unit/w_clear
    SLICE_X54Y4          LUT5 (Prop_lut5_I3_O)        0.098     1.784 r  U_Control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    U_Control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X54Y4          FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     1.964    U_Control_unit/clk_IBUF_BUFG
    SLICE_X54Y4          FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y4          FDPE (Hold_fdpe_C_D)         0.121     1.570    U_Control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_Debounce_RunStop/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_RunStop/U_1khz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.717%)  route 0.155ns (42.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.448    U_Debounce_RunStop/U_1khz/clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  U_Debounce_RunStop/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_Debounce_RunStop/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.155     1.767    U_Debounce_RunStop/U_1khz/counter[0]
    SLICE_X54Y8          LUT3 (Prop_lut3_I1_O)        0.048     1.815 r  U_Debounce_RunStop/U_1khz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_Debounce_RunStop/U_1khz/counter_0[7]
    SLICE_X54Y8          FDCE                                         r  U_Debounce_RunStop/U_1khz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     1.963    U_Debounce_RunStop/U_1khz/clk_IBUF_BUFG
    SLICE_X54Y8          FDCE                                         r  U_Debounce_RunStop/U_1khz/counter_reg[7]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.131     1.595    U_Debounce_RunStop/U_1khz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_Debounce_RunStop/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_RunStop/U_1khz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.369%)  route 0.155ns (42.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.448    U_Debounce_RunStop/U_1khz/clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  U_Debounce_RunStop/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_Debounce_RunStop/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.155     1.767    U_Debounce_RunStop/U_1khz/counter[0]
    SLICE_X54Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.812 r  U_Debounce_RunStop/U_1khz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    U_Debounce_RunStop/U_1khz/counter_0[5]
    SLICE_X54Y8          FDCE                                         r  U_Debounce_RunStop/U_1khz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     1.963    U_Debounce_RunStop/U_1khz/clk_IBUF_BUFG
    SLICE_X54Y8          FDCE                                         r  U_Debounce_RunStop/U_1khz/counter_reg[5]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.120     1.584    U_Debounce_RunStop/U_1khz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_Counter_Tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.569     1.452    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDCE (Prop_fdce_C_Q)         0.141     1.593 f  U_Counter_Tick/counter_reg_reg[0]/Q
                         net (fo=13, routed)          0.191     1.784    U_Counter_Tick/Q[0]
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  U_Counter_Tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_Counter_Tick/counter_next[0]
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     1.965    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X57Y1          FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y1          FDCE (Hold_fdce_C_D)         0.091     1.543    U_Counter_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.477    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X62Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.197     1.815    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.860    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X62Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     1.992    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X62Y9          FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y9          FDCE (Hold_fdce_C_D)         0.091     1.568    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.389%)  route 0.177ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    U_Control_unit/clk_IBUF_BUFG
    SLICE_X54Y4          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.177     1.775    U_Control_unit/w_clear
    SLICE_X54Y4          LUT5 (Prop_lut5_I3_O)        0.101     1.876 r  U_Control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    U_Control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X54Y4          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     1.964    U_Control_unit/clk_IBUF_BUFG
    SLICE_X54Y4          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y4          FDCE (Hold_fdce_C_D)         0.131     1.580    U_Control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.567     1.450    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDCE (Prop_fdce_C_Q)         0.164     1.614 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.846    U_Tick_100hz/r_counter[0]
    SLICE_X50Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    U_Tick_100hz/r_counter_0[0]
    SLICE_X50Y0          FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     1.965    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X50Y0          FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y0          FDCE (Hold_fdce_C_D)         0.121     1.571    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    U_Control_unit/clk_IBUF_BUFG
    SLICE_X54Y4          FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.613 r  U_Control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.234     1.847    U_Control_unit/state[0]
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.892 r  U_Control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_Control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X54Y4          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     1.964    U_Control_unit/clk_IBUF_BUFG
    SLICE_X54Y4          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y4          FDCE (Hold_fdce_C_D)         0.120     1.569    U_Control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.534%)  route 0.298ns (64.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    U_Control_unit/clk_IBUF_BUFG
    SLICE_X54Y4          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_Control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.298     1.911    U_Tick_100hz/w_run_stop
    SLICE_X56Y2          FDCE                                         r  U_Tick_100hz/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     1.965    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X56Y2          FDCE                                         r  U_Tick_100hz/state_reg/C
                         clock pessimism             -0.478     1.487    
    SLICE_X56Y2          FDCE (Hold_fdce_C_D)         0.090     1.577    U_Tick_100hz/state_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U_Debounce_Clear/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce_Clear/U_1khz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.682%)  route 0.260ns (58.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.449    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X48Y4          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_Debounce_Clear/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.260     1.850    U_Debounce_Clear/U_1khz/counter_reg_n_0_[0]
    SLICE_X48Y4          LUT3 (Prop_lut3_I1_O)        0.045     1.895 r  U_Debounce_Clear/U_1khz/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    U_Debounce_Clear/U_1khz/counter[7]
    SLICE_X48Y4          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     1.963    U_Debounce_Clear/U_1khz/clk_IBUF_BUFG
    SLICE_X48Y4          FDCE                                         r  U_Debounce_Clear/U_1khz/counter_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y4          FDCE (Hold_fdce_C_D)         0.107     1.556    U_Debounce_Clear/U_1khz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X54Y4    U_Control_unit/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y4    U_Control_unit/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y4    U_Control_unit/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y1    U_Counter_Tick/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y1    U_Counter_Tick/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    U_Counter_Tick/counter_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y2    U_Counter_Tick/counter_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y2    U_Counter_Tick/counter_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    U_Counter_Tick/counter_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    U_Control_unit/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U_Debounce_RunStop/U_1khz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U_Debounce_RunStop/U_1khz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    U_Debounce_Clear/U_1khz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    U_Debounce_Clear/U_1khz/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    U_Debounce_Clear/U_1khz/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    U_Debounce_Clear/U_1khz/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y4    U_Debounce_Clear/U_1khz/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    U_Debounce_Clear/U_1khz/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    U_Debounce_Clear/U_1khz/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    U_Debounce_Clear/U_1khz/r_1khz_reg/C



