***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008300099a
==> Correct value is = 64'h000000008000099a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87930000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc53785a7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h30b50513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00020693

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001de

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ea
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h87930000
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f0
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f0
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc53785a7
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f4
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h639803ff
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h30b50513
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001fc
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001fc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00020693
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000200
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000200
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000200
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001de
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026e
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h87660014
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000274
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000274
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h02000b93
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000278
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000278
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h5c7d59fd
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000027c
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000027c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h06134581
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000280
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000280
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000280
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45250550
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000284
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000284
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000280
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hfdd6879b
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000288
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000288
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000280
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0ff7f793
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000028c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000028c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000280
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00170413
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000290
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000290
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000280
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ef66963
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000294
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000294
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000280
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97d6078a
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000298
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000298
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000280
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97d6439c
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000029c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000029c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000280
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h60f68782
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002a0
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002a0
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h64b66456
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002a4
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002a4
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002a0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c934785
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000458
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000458
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000440
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c934785
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000458
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000458
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000440
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hd263008b
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000045c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000045c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000440
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h398308b7
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000460
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000460
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hda63000b
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000464
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000464
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hf1c1b7dd
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800004e2
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800004e0
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800004e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h000b2983
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800004e4
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800004e4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800004e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h398308b7
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000462
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000460
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hda63000b
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000464
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000464
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60a09
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000468
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000468
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h02d00513
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000046c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000046c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h87cebf49
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000051a
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000518
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000500
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h87cebf49
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000051a
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000518
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000500
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h47298b66
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000051c
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000051c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000500
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c97b37d
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000520
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000520
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000520
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h8c930000
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000524
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000524
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000520
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hf6b38b36
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002ce
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002cc
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002c0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h2b8102e7
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002d0
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002d0
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002c0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h49850050
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002d4
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002d4
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h000b2983
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800004e4
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800004e4
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800004e0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc503bfbd
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800004e8
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800004e8
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800004e0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hdd71000c
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800004ec
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800004ec
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800004e0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hda63000b
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000466
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000464
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60a09
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000468
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000468
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h02d00513
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000046c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000046c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000460
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h87cebf49
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000051a
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000518
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000500
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h47298b66
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000051c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000051c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000500
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c97b37d
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000520
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000520
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000520
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h8c930000
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000524
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000524
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000520
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hf6b38b36
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002ce
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002cc
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h2b8102e7
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002d0
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002d0
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h49850050
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002d4
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002d4
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hf463c036
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002d8
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002d8
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002c0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'haa5500e7
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002dc
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002dc
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hd7b389e6
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002e0
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002e0
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4785bbd9
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000492
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000490
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000480
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4c854981
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000494
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000494
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000480
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'he787c2e3
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000498
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000498
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000480
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h8c33bdad
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000049c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000049c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000480
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h8c33bdad
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000049c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000049c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000480
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h8c33bdad
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000049c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000049c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000480
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'he787c2e3
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000498
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000498
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000480
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h8c33bdad
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000049c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000049c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000480
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800004a0
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800004a0
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h0
==> Correct value is = 2'h1

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800004a0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00000000
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800004a0
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800004a0
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h0
==> Correct value is = 2'h1

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800004a0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hd7b389e6
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002e2
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002e0
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h061102e7
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002e4
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002e4
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00198c9b
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002e8
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002e8
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h02e7f6b3
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002ec
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002ec
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hfed62e23
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002f0
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hfee7f6e3
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002f4
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002f4
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h018cd963
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002f8
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002f8
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h3c7d2c01
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002fc
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002fc
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h855e85a6
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000300
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000300
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hcce39902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000304
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000304
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hcce39902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000304
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000304
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hcce39902
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000304
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000304
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h855e85a6
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000302
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000300
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hcce39902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000304
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000304
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h9793ff8c
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000308
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000308
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h02180029
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000030c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000030c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h3c7d2c01
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800002fe
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800002fc
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800002e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h855e85a6
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000300
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000300
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h9793ff8c
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000030a
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000308
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h02180029
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000030c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000030c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'ha68397ba
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000310
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000310
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h8b9bf007
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000314
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000314
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0b8afff9
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000318
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000318
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4c259b8a
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000031c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000031c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000300
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'ha683a029
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000320
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000320
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h19fd000b
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000324
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000324
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h05131bf1
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000032a
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000328
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h74630300
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000032c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000032c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h051300dc
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000330
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000330
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60570
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000334
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000334
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60570
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000336
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000334
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h99029d35
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000338
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000338
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0009879b
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000033c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000033c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hfef041e3
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000340
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000340
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0513b70d
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000344
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000344
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60300
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000348
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000348
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ea
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h87930000
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f0
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f0
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc53785a7
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f4
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f4
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h639803ff
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001f8
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001f8
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h30b50513
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001fc
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001fc
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00020693
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000200
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000200
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000200
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001de
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0009879b
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000033c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000033c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hfef041e3
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000340
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000340
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0513b70d
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000344
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000344
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60300
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000348
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000348
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'ha683a029
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000322
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000320
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h19fd000b
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000324
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000324
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h05131bf1
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000328
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000328
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h74630300
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000032c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000032c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h051300dc
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000330
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000330
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60570
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000334
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000334
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60570
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000336
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000334
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h99029d35
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000338
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000338
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0009879b
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000033c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000033c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hfef041e3
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000340
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000340
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0513b70d
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000344
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000344
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'ha683a029
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000322
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000320
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h19fd000b
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000324
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000324
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h05131bf1
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000328
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000328
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h26033020
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c2
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c0
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h07930402
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c4
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c4
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h97b20002
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001c8
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001c8
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0016059b
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001cc
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001cc
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h00a78023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d0
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d0
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04b22023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d4
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d4
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h086347a9
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001d8
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h079300f5
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001dc
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001dc
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001c0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h86630400
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e0
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e0
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h450100f5
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e4
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e4
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h51638082
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001e8
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001e8
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h179704b0
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h00000000800001ec
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b00000000800001ec
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h000000800001e0
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0009879b
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000033c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000033c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hfef041e3
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000340
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000340
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0513b70d
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000344
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000344
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'ha683a029
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000322
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000320
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h19fd000b
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000324
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000324
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h05131bf1
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000328
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000328
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h74630300
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000032c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000032c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h051300dc
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000330
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000330
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60570
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000334
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000334
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60570
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000336
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000334
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000320
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0513b70d
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000344
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000344
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h85a60300
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000348
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000348
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000340
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000266
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h1ae30004
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000268
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000268
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h4683ff45
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000026c
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000026c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h0c930014
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000270
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000270
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'hc131a029
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000025e
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000025c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000240
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h040585a6
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000260
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000260
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87660014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000274

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000274

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h02000b93

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000278

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000278

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h5c7d59fd

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000027c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000027c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h06134581

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h45250550

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000284

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000284

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfdd6879b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000288

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000288

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0ff7f793

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000028c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000028c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00170413

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000290

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000290

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ef66963

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000294

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000294

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97d6078a

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000298

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000298

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97d6439c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000029c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000029c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000280

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h60f68782

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h64b66456

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c934785

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000458

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000458

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000440

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c934785

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000458

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000458

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000440

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hd263008b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000045c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000045c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000440

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h398308b7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hda63000b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000464

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000464

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hf1c1b7dd

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800004e2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800004e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800004e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h000b2983

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800004e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800004e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800004e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h398308b7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000462

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hda63000b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000464

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000464

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60a09

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000468

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000468

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h02d00513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000046c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000046c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87cebf49

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000051a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000518

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000500

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87cebf49

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000051a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000518

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000500

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47298b66

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000051c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000051c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000500

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c97b37d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000520

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000520

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000520

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h8c930000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000524

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000524

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000520

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hf6b38b36

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002ce

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h2b8102e7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h49850050

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h000b2983

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800004e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800004e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800004e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc503bfbd

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800004e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800004e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800004e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hdd71000c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800004ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800004ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800004e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hda63000b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000466

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000464

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60a09

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000468

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000468

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h02d00513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000046c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000046c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000460

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87cebf49

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000051a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000518

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000500

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h47298b66

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000051c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000051c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000500

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c97b37d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000520

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000520

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000520

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h8c930000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000524

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000524

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000520

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hf6b38b36

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002ce

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h2b8102e7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h49850050

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hf463c036

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'haa5500e7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hd7b389e6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4785bbd9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000492

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000490

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000480

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4c854981

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000494

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000494

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000480

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'he787c2e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000498

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000498

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000480

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h8c33bdad

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000049c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000049c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000480

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h8c33bdad

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000049c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000049c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000480

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h8c33bdad

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000049c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000049c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000480

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'he787c2e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000498

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000498

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000480

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h8c33bdad

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000049c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000049c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000480

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800004a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800004a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800004a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800004a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800004a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800004a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hd7b389e6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002e2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h061102e7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00198c9b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h02e7f6b3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfed62e23

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfee7f6e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h018cd963

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h3c7d2c01

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h855e85a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hcce39902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000304

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000304

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hcce39902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000304

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000304

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hcce39902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000304

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000304

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h855e85a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000302

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hcce39902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000304

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000304

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h9793ff8c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000308

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000308

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h02180029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000030c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000030c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h3c7d2c01

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800002fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800002fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800002e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h855e85a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h9793ff8c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000030a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000308

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h02180029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000030c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000030c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'ha68397ba

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000310

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000310

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h8b9bf007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000314

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000314

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0b8afff9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000318

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000318

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4c259b8a

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000031c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000031c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000300

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'ha683a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h19fd000b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000324

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000324

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h05131bf1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000328

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h74630300

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000032c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000032c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h051300dc

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000330

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000330

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60570

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60570

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000336

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h99029d35

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000338

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000338

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009879b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef041e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0513b70d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60300

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000348

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000348

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h87930000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc53785a7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h30b50513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00020693

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001de

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009879b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef041e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0513b70d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60300

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000348

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000348

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'ha683a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000322

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h19fd000b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000324

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000324

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h05131bf1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000328

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000328

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h74630300

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000032c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000032c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h051300dc

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000330

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000330

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60570

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60570

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000336

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h99029d35

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000338

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000338

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009879b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef041e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0513b70d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'ha683a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000322

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h19fd000b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000324

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000324

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h05131bf1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000328

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000328

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0009879b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hfef041e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0513b70d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'ha683a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000322

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h19fd000b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000324

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000324

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h05131bf1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000328

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000328

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h74630300

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000032c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000032c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h051300dc

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000330

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000330

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60570

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60570

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000336

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000334

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000320

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0513b70d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000344

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h85a60300

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000348

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000348

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000340

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000260
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h45039902
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h0000000080000264
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b0000000080000264
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80824501

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'heaa2710d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000000

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000000

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000004

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000004

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000008

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000008

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000010

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000010

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h60f68782

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002a2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h64b66456

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h79f26916

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h7ab27a52

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h6bf27b12

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h6cb26c52

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80826135

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80826135

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002ba

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450160e2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80826125

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0313711d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000000

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000000

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000004

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000004

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000008

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000008

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000010

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000010

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000014

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000029

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000014

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000014

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000517

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1f050513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hcf3ff0ef

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h740270a2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h711d8082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006a2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h02810313

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf832f42e

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h862afc36

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0517869a

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h05130000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4581b105

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'he0baec06

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'he8c2e4be

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'he41aecc6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hb6dff0ef

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450160e2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450160e2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450160e2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450160e2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'heaa2710d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'he2cae6a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000238

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000238

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf656fa52

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000023c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000023c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hee86f25a

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hee5efe4e

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hee5efe4e

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hee5efe4e

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hee86f25a

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000242

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hee5efe4e

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000244

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'he666ea62

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000248

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000248

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h84ae892a

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000024c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000024c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8b368432

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000250

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000250

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h02500a13

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h02500a13

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h02500a13

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8b368432

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000252

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000250

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h02500a13

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000254

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h9a818a93

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000258

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000258

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h87930000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc53785a7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h30b50513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00020693

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h053a4601

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80824501

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'heaa2710d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h87930000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc53785a7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc53785a7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h30b50513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00020693

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h053a4601

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001de

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h87930000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc53785a7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h30b50513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00020693

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001de

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26033020

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h07930402

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h97b20002

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001c8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0016059b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00a78023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h04b22023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h086347a9

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h079300f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h86630400

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450100f5

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h51638082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001e8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h179704b0

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h87930000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc53785a7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h639803ff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h30b50513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800001fc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800001e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00020693

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h053a4601

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000204

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80824501

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'heaa2710d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80824501

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'heaa2710d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000000

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000000

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000004

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000004

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000008

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000008

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h01078463

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000224

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfeb641e3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000228

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47834829

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000208

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf7930007

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000020c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hdfe50207

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000210

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0006c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000214

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h26050685

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000218

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f50023

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000021c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000200

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfff6c783

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000220

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80824501

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000230

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'heaa2710d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000000

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000000

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000004

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000004

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000008

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000008

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000010

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000010

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h60f68782

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002a2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h64b66456

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002a4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h79f26916

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002a8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h7ab27a52

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002ac

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h6bf27b12

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h6cb26c52

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80826135

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80826135

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002ba

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h47854721

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800002bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800002a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1ae30004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000268

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4683ff45

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000026c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0c930014

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000270

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hc131a029

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000025c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000240

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h040585a6

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h45039902

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000264

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000260

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450160e2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80826125

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006d0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0313711d

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800006d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800006d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800006c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000000

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000000

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000004

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000004

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000008

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000008

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000010

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000010

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000014

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000029

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000014

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000014

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h740270a2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009b4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h694264e2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009b8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h450169a2

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009bc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009a0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80826145

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800009c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000000

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000001

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000000

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000004

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000009

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000004

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000004

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000008

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000011

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000008

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000008

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000000000000c

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000019

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000000000000c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h0000000000000c

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000000000010

CORE2: signal i_cache_subsystem.icache_dreq_o.ex = 129'h000000000000000000000000000000000
==> Correct value is = 129'h000000000000000020000000000000021

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000000000010

CORE2: signal i_cache_subsystem.icache_adapter_me.nc = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf4931e20

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000073e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000073c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000720

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8a2afc04

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h80826145

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hb0418713

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000744

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000744

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h202f4785

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000748

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000748

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h059b00f7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000074c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000074c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h059b00f7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000074e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000074c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h431c0004

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000750

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfef59fe3

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000754

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0009071b

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000758

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hb0018413

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000075c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000075c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000740

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8993fef7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hb703b081

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8993fef7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hb703b081

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8993fef7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8993fef7

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000766

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000764

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hb703b081

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000768

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hef050009

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000076c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000076c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0089b703

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000770

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000770

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h4785e719

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000774

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000774

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00f4202f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000778

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000778

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0ef8552

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000077c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000077c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hfffff896

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1fe3401c

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8aa6e71f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000597

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141febf

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0ef8552

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h000000008000077c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b000000008000077c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h8aa6e71f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h0189b683

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000784

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000784

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000780

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141febf

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141febf

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005ec

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efe406

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005f0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005f4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h08600513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005f8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fe3f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'he4061141

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005d8

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0effbff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fb9f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0efc119

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h27f3a001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'hf0effbff

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005de

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005dc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005c0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h1141fb9f

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h53900513

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h00000000800005e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b00000000800005e4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h000000800005e0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.dreq = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.ready = 1'b1
==> Correct value is = 1'b0

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h00000000

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'ha0018082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'ha0018082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.way = 2'h1
==> Correct value is = 2'h0

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'ha0018082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h27f3a001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'ha0018082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h27f3a001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.valid = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'ha0018082

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000594

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_dreq_o.data = 32'h04022023
==> Correct value is = 32'h27f3a001

CORE2: signal i_cache_subsystem.icache_dreq_o.vaddr = 64'h000000008000022c
==> Correct value is = 64'h0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_req = 1'b0
==> Correct value is = 1'b1

CORE2: signal i_cache_subsystem.icache_areq_o.fetch_vaddr = 1'b000000008000022c
==> Correct value is = 1'b0000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_l1_ic_mon: Data mismatch in the L1_InstrCache stage of CORE2...

CORE2: signal i_cache_subsystem.icache_adapter_me.paddr = 56'h00000080000220
==> Correct value is = 56'h00000080000580

==> Fault Tolerant Logic is enabled so continue the simulation...

