(edif system_orgate_1_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 3 12 10 51 0)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system_orgate_1_wrapper.ngc system_orgate_1_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library system_orgate_1_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell system_orgate_1_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Res
              (direction OUTPUT)
            )
            (port (array (rename Op1 "Op1<0:1>") 2)
              (direction INPUT))
            (designator "xc4vlx60ff668-11")
            (property TYPE (string "system_orgate_1_wrapper") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:Op1<0:1>") (owner "Xilinx"))
            (property X_CORE_INFO (string "util_reduced_logic_v1_00_a") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_orgate_1_wrapper_system_orgate_1_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance (rename ORGate_1_Res1 "ORGate_1/Res1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (net (rename Op1_0_ "Op1<0>")
              (joined
                (portRef (member Op1 0))
                (portRef I0 (instanceRef ORGate_1_Res1))
              )
            )
            (net (rename Op1_1_ "Op1<1>")
              (joined
                (portRef (member Op1 1))
                (portRef I1 (instanceRef ORGate_1_Res1))
              )
            )
            (net Res
              (joined
                (portRef Res)
                (portRef O (instanceRef ORGate_1_Res1))
              )
            )
          )
      )
    )
  )

  (design system_orgate_1_wrapper
    (cellRef system_orgate_1_wrapper
      (libraryRef system_orgate_1_wrapper_lib)
    )
    (property PART (string "xc4vlx60ff668-11") (owner "Xilinx"))
  )
)

