Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Apr 29 21:11:20 2019
| Host         : DESKTOP-VNBJ256 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ffld1_control_sets_placed.rpt
| Design       : ffld1
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           12 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------+------------------+------------------+----------------+
|                Clock Signal               |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------+-------------------------+------------------+------------------+----------------+
|  FSM_sequential_state_next_reg[2]_i_2_n_0 |                         |                  |                1 |              3 |
|  clk_IBUF_BUFG                            |                         | rst_IBUF         |                1 |              3 |
|  rs_reg[8]_i_2_n_0                        |                         |                  |                2 |              8 |
|  temp_result_reg[9]_i_2_n_0               |                         |                  |                4 |              9 |
|  clk_IBUF_BUFG                            | temp_result2[9]_i_1_n_0 |                  |                3 |              9 |
|  s1_9_reg[9]_i_2_n_0                      |                         |                  |                5 |             18 |
+-------------------------------------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 8      |                     1 |
| 9      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


