

================================================================
== Vivado HLS Report for 'systolic_array_Loop_1'
================================================================
* Date:           Sun Aug 20 05:18:38 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770| 7.700 us | 7.700 us |  770|  770|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain  |      768|      768|         2|          1|          1|   768|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     37|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|      17|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      17|    307|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |k_fu_533_p2                       |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln47_fu_527_p2               |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  37|          26|          17|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_fifo_0_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_10_12_blk_n       |   9|          2|    1|          2|
    |A_fifo_11_12_blk_n       |   9|          2|    1|          2|
    |A_fifo_1_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_2_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_3_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_4_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_5_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_6_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_7_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_8_12_blk_n        |   9|          2|    1|          2|
    |A_fifo_9_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_0_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_10_12_blk_n       |   9|          2|    1|          2|
    |B_fifo_11_12_blk_n       |   9|          2|    1|          2|
    |B_fifo_1_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_2_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_3_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_4_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_5_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_6_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_7_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_8_12_blk_n        |   9|          2|    1|          2|
    |B_fifo_9_12_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k10_0_reg_516            |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 270|         59|   37|         77|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln47_reg_539        |   1|   0|    1|          0|
    |k10_0_reg_516            |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | systolic_array_Loop_.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | systolic_array_Loop_.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | systolic_array_Loop_.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | systolic_array_Loop_.1 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | systolic_array_Loop_.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | systolic_array_Loop_.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | systolic_array_Loop_.1 | return value |
|A_fifo_0_12_dout      |  in |   32|   ap_fifo  |       A_fifo_0_12      |    pointer   |
|A_fifo_0_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_0_12      |    pointer   |
|A_fifo_0_12_read      | out |    1|   ap_fifo  |       A_fifo_0_12      |    pointer   |
|A_fifo_1_12_dout      |  in |   32|   ap_fifo  |       A_fifo_1_12      |    pointer   |
|A_fifo_1_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_1_12      |    pointer   |
|A_fifo_1_12_read      | out |    1|   ap_fifo  |       A_fifo_1_12      |    pointer   |
|A_fifo_2_12_dout      |  in |   32|   ap_fifo  |       A_fifo_2_12      |    pointer   |
|A_fifo_2_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_2_12      |    pointer   |
|A_fifo_2_12_read      | out |    1|   ap_fifo  |       A_fifo_2_12      |    pointer   |
|A_fifo_3_12_dout      |  in |   32|   ap_fifo  |       A_fifo_3_12      |    pointer   |
|A_fifo_3_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_3_12      |    pointer   |
|A_fifo_3_12_read      | out |    1|   ap_fifo  |       A_fifo_3_12      |    pointer   |
|A_fifo_4_12_dout      |  in |   32|   ap_fifo  |       A_fifo_4_12      |    pointer   |
|A_fifo_4_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_4_12      |    pointer   |
|A_fifo_4_12_read      | out |    1|   ap_fifo  |       A_fifo_4_12      |    pointer   |
|A_fifo_5_12_dout      |  in |   32|   ap_fifo  |       A_fifo_5_12      |    pointer   |
|A_fifo_5_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_5_12      |    pointer   |
|A_fifo_5_12_read      | out |    1|   ap_fifo  |       A_fifo_5_12      |    pointer   |
|A_fifo_6_12_dout      |  in |   32|   ap_fifo  |       A_fifo_6_12      |    pointer   |
|A_fifo_6_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_6_12      |    pointer   |
|A_fifo_6_12_read      | out |    1|   ap_fifo  |       A_fifo_6_12      |    pointer   |
|A_fifo_7_12_dout      |  in |   32|   ap_fifo  |       A_fifo_7_12      |    pointer   |
|A_fifo_7_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_7_12      |    pointer   |
|A_fifo_7_12_read      | out |    1|   ap_fifo  |       A_fifo_7_12      |    pointer   |
|A_fifo_8_12_dout      |  in |   32|   ap_fifo  |       A_fifo_8_12      |    pointer   |
|A_fifo_8_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_8_12      |    pointer   |
|A_fifo_8_12_read      | out |    1|   ap_fifo  |       A_fifo_8_12      |    pointer   |
|A_fifo_9_12_dout      |  in |   32|   ap_fifo  |       A_fifo_9_12      |    pointer   |
|A_fifo_9_12_empty_n   |  in |    1|   ap_fifo  |       A_fifo_9_12      |    pointer   |
|A_fifo_9_12_read      | out |    1|   ap_fifo  |       A_fifo_9_12      |    pointer   |
|A_fifo_10_12_dout     |  in |   32|   ap_fifo  |      A_fifo_10_12      |    pointer   |
|A_fifo_10_12_empty_n  |  in |    1|   ap_fifo  |      A_fifo_10_12      |    pointer   |
|A_fifo_10_12_read     | out |    1|   ap_fifo  |      A_fifo_10_12      |    pointer   |
|A_fifo_11_12_dout     |  in |   32|   ap_fifo  |      A_fifo_11_12      |    pointer   |
|A_fifo_11_12_empty_n  |  in |    1|   ap_fifo  |      A_fifo_11_12      |    pointer   |
|A_fifo_11_12_read     | out |    1|   ap_fifo  |      A_fifo_11_12      |    pointer   |
|B_fifo_0_12_dout      |  in |   32|   ap_fifo  |       B_fifo_0_12      |    pointer   |
|B_fifo_0_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_0_12      |    pointer   |
|B_fifo_0_12_read      | out |    1|   ap_fifo  |       B_fifo_0_12      |    pointer   |
|B_fifo_1_12_dout      |  in |   32|   ap_fifo  |       B_fifo_1_12      |    pointer   |
|B_fifo_1_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_1_12      |    pointer   |
|B_fifo_1_12_read      | out |    1|   ap_fifo  |       B_fifo_1_12      |    pointer   |
|B_fifo_2_12_dout      |  in |   32|   ap_fifo  |       B_fifo_2_12      |    pointer   |
|B_fifo_2_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_2_12      |    pointer   |
|B_fifo_2_12_read      | out |    1|   ap_fifo  |       B_fifo_2_12      |    pointer   |
|B_fifo_3_12_dout      |  in |   32|   ap_fifo  |       B_fifo_3_12      |    pointer   |
|B_fifo_3_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_3_12      |    pointer   |
|B_fifo_3_12_read      | out |    1|   ap_fifo  |       B_fifo_3_12      |    pointer   |
|B_fifo_4_12_dout      |  in |   32|   ap_fifo  |       B_fifo_4_12      |    pointer   |
|B_fifo_4_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_4_12      |    pointer   |
|B_fifo_4_12_read      | out |    1|   ap_fifo  |       B_fifo_4_12      |    pointer   |
|B_fifo_5_12_dout      |  in |   32|   ap_fifo  |       B_fifo_5_12      |    pointer   |
|B_fifo_5_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_5_12      |    pointer   |
|B_fifo_5_12_read      | out |    1|   ap_fifo  |       B_fifo_5_12      |    pointer   |
|B_fifo_6_12_dout      |  in |   32|   ap_fifo  |       B_fifo_6_12      |    pointer   |
|B_fifo_6_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_6_12      |    pointer   |
|B_fifo_6_12_read      | out |    1|   ap_fifo  |       B_fifo_6_12      |    pointer   |
|B_fifo_7_12_dout      |  in |   32|   ap_fifo  |       B_fifo_7_12      |    pointer   |
|B_fifo_7_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_7_12      |    pointer   |
|B_fifo_7_12_read      | out |    1|   ap_fifo  |       B_fifo_7_12      |    pointer   |
|B_fifo_8_12_dout      |  in |   32|   ap_fifo  |       B_fifo_8_12      |    pointer   |
|B_fifo_8_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_8_12      |    pointer   |
|B_fifo_8_12_read      | out |    1|   ap_fifo  |       B_fifo_8_12      |    pointer   |
|B_fifo_9_12_dout      |  in |   32|   ap_fifo  |       B_fifo_9_12      |    pointer   |
|B_fifo_9_12_empty_n   |  in |    1|   ap_fifo  |       B_fifo_9_12      |    pointer   |
|B_fifo_9_12_read      | out |    1|   ap_fifo  |       B_fifo_9_12      |    pointer   |
|B_fifo_10_12_dout     |  in |   32|   ap_fifo  |      B_fifo_10_12      |    pointer   |
|B_fifo_10_12_empty_n  |  in |    1|   ap_fifo  |      B_fifo_10_12      |    pointer   |
|B_fifo_10_12_read     | out |    1|   ap_fifo  |      B_fifo_10_12      |    pointer   |
|B_fifo_11_12_dout     |  in |   32|   ap_fifo  |      B_fifo_11_12      |    pointer   |
|B_fifo_11_12_empty_n  |  in |    1|   ap_fifo  |      B_fifo_11_12      |    pointer   |
|B_fifo_11_12_read     | out |    1|   ap_fifo  |      B_fifo_11_12      |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_11_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2364, i32 0, i32 0, [1 x i8]* @p_str2365, [1 x i8]* @p_str2366, [1 x i8]* @p_str2367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2368, [1 x i8]* @p_str2369)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_10_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2273, i32 0, i32 0, [1 x i8]* @p_str2274, [1 x i8]* @p_str2275, [1 x i8]* @p_str2276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2277, [1 x i8]* @p_str2278)"   --->   Operation 6 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_9_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2182, i32 0, i32 0, [1 x i8]* @p_str2183, [1 x i8]* @p_str2184, [1 x i8]* @p_str2185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2186, [1 x i8]* @p_str2187)"   --->   Operation 7 'specinterface' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_8_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2091, i32 0, i32 0, [1 x i8]* @p_str2092, [1 x i8]* @p_str2093, [1 x i8]* @p_str2094, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2095, [1 x i8]* @p_str2096)"   --->   Operation 8 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_7_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2000, i32 0, i32 0, [1 x i8]* @p_str2001, [1 x i8]* @p_str2002, [1 x i8]* @p_str2003, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2004, [1 x i8]* @p_str2005)"   --->   Operation 9 'specinterface' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_6_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1909, i32 0, i32 0, [1 x i8]* @p_str1910, [1 x i8]* @p_str1911, [1 x i8]* @p_str1912, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1913, [1 x i8]* @p_str1914)"   --->   Operation 10 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_5_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1818, i32 0, i32 0, [1 x i8]* @p_str1819, [1 x i8]* @p_str1820, [1 x i8]* @p_str1821, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1822, [1 x i8]* @p_str1823)"   --->   Operation 11 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_4_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1727, i32 0, i32 0, [1 x i8]* @p_str1728, [1 x i8]* @p_str1729, [1 x i8]* @p_str1730, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1731, [1 x i8]* @p_str1732)"   --->   Operation 12 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_3_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1636, i32 0, i32 0, [1 x i8]* @p_str1637, [1 x i8]* @p_str1638, [1 x i8]* @p_str1639, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1640, [1 x i8]* @p_str1641)"   --->   Operation 13 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_2_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1545, i32 0, i32 0, [1 x i8]* @p_str1546, [1 x i8]* @p_str1547, [1 x i8]* @p_str1548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1549, [1 x i8]* @p_str1550)"   --->   Operation 14 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1454, i32 0, i32 0, [1 x i8]* @p_str1455, [1 x i8]* @p_str1456, [1 x i8]* @p_str1457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1458, [1 x i8]* @p_str1459)"   --->   Operation 15 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1363, i32 0, i32 0, [1 x i8]* @p_str1364, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1367, [1 x i8]* @p_str1368)"   --->   Operation 16 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_11_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1272, i32 0, i32 0, [1 x i8]* @p_str1273, [1 x i8]* @p_str1274, [1 x i8]* @p_str1275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1276, [1 x i8]* @p_str1277)"   --->   Operation 17 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_10_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1181, i32 0, i32 0, [1 x i8]* @p_str1182, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1185, [1 x i8]* @p_str1186)"   --->   Operation 18 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_9_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1090, i32 0, i32 0, [1 x i8]* @p_str1091, [1 x i8]* @p_str1092, [1 x i8]* @p_str1093, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1094, [1 x i8]* @p_str1095)"   --->   Operation 19 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_8_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str999, i32 0, i32 0, [1 x i8]* @p_str1000, [1 x i8]* @p_str1001, [1 x i8]* @p_str1002, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1003, [1 x i8]* @p_str1004)"   --->   Operation 20 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_7_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str908, i32 0, i32 0, [1 x i8]* @p_str909, [1 x i8]* @p_str910, [1 x i8]* @p_str911, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str912, [1 x i8]* @p_str913)"   --->   Operation 21 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_6_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str817, i32 0, i32 0, [1 x i8]* @p_str818, [1 x i8]* @p_str819, [1 x i8]* @p_str820, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str821, [1 x i8]* @p_str822)"   --->   Operation 22 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_5_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str726, i32 0, i32 0, [1 x i8]* @p_str727, [1 x i8]* @p_str728, [1 x i8]* @p_str729, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str730, [1 x i8]* @p_str731)"   --->   Operation 23 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_4_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str634, i32 0, i32 0, [1 x i8]* @p_str635, [1 x i8]* @p_str636, [1 x i8]* @p_str637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str638, [1 x i8]* @p_str639)"   --->   Operation 24 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_3_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str543, i32 0, i32 0, [1 x i8]* @p_str544, [1 x i8]* @p_str545, [1 x i8]* @p_str546, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str547, [1 x i8]* @p_str548)"   --->   Operation 25 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_2_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str452, i32 0, i32 0, [1 x i8]* @p_str453, [1 x i8]* @p_str454, [1 x i8]* @p_str455, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str456, [1 x i8]* @p_str457)"   --->   Operation 26 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str360, i32 0, i32 0, [1 x i8]* @p_str361, [1 x i8]* @p_str362, [1 x i8]* @p_str363, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str364, [1 x i8]* @p_str365)"   --->   Operation 27 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str268, i32 0, i32 0, [1 x i8]* @p_str269, [1 x i8]* @p_str270, [1 x i8]* @p_str271, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str272, [1 x i8]* @p_str273)"   --->   Operation 28 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader17" [systolic_array.cpp:47]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%k10_0 = phi i10 [ %k, %data_drain ], [ 0, %newFuncRoot ]"   --->   Operation 30 'phi' 'k10_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.77ns)   --->   "%icmp_ln47 = icmp eq i10 %k10_0, -256" [systolic_array.cpp:47]   --->   Operation 31 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 32 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%k = add i10 %k10_0, 1" [systolic_array.cpp:47]   --->   Operation 33 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %.exitStub, label %data_drain" [systolic_array.cpp:47]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [systolic_array.cpp:47]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)" [systolic_array.cpp:47]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [systolic_array.cpp:48]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.63ns)   --->   "%empty_30 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_0_12)" [systolic_array.cpp:50]   --->   Operation 38 'read' 'empty_30' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (3.63ns)   --->   "%empty_31 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_1_12)" [systolic_array.cpp:50]   --->   Operation 39 'read' 'empty_31' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (3.63ns)   --->   "%empty_32 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_2_12)" [systolic_array.cpp:50]   --->   Operation 40 'read' 'empty_32' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (3.63ns)   --->   "%empty_33 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_3_12)" [systolic_array.cpp:50]   --->   Operation 41 'read' 'empty_33' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (3.63ns)   --->   "%empty_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_4_12)" [systolic_array.cpp:50]   --->   Operation 42 'read' 'empty_34' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (3.63ns)   --->   "%empty_35 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_5_12)" [systolic_array.cpp:50]   --->   Operation 43 'read' 'empty_35' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (3.63ns)   --->   "%empty_36 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_6_12)" [systolic_array.cpp:50]   --->   Operation 44 'read' 'empty_36' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (3.63ns)   --->   "%empty_37 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_7_12)" [systolic_array.cpp:50]   --->   Operation 45 'read' 'empty_37' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (3.63ns)   --->   "%empty_38 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_8_12)" [systolic_array.cpp:50]   --->   Operation 46 'read' 'empty_38' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (3.63ns)   --->   "%empty_39 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_9_12)" [systolic_array.cpp:50]   --->   Operation 47 'read' 'empty_39' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (3.63ns)   --->   "%empty_40 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_10_12)" [systolic_array.cpp:50]   --->   Operation 48 'read' 'empty_40' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (3.63ns)   --->   "%empty_41 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_11_12)" [systolic_array.cpp:50]   --->   Operation 49 'read' 'empty_41' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (3.63ns)   --->   "%empty_42 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_0_12)" [systolic_array.cpp:53]   --->   Operation 50 'read' 'empty_42' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (3.63ns)   --->   "%empty_43 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_1_12)" [systolic_array.cpp:53]   --->   Operation 51 'read' 'empty_43' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (3.63ns)   --->   "%empty_44 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_2_12)" [systolic_array.cpp:53]   --->   Operation 52 'read' 'empty_44' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (3.63ns)   --->   "%empty_45 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_3_12)" [systolic_array.cpp:53]   --->   Operation 53 'read' 'empty_45' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (3.63ns)   --->   "%empty_46 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_4_12)" [systolic_array.cpp:53]   --->   Operation 54 'read' 'empty_46' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (3.63ns)   --->   "%empty_47 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_5_12)" [systolic_array.cpp:53]   --->   Operation 55 'read' 'empty_47' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (3.63ns)   --->   "%empty_48 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_6_12)" [systolic_array.cpp:53]   --->   Operation 56 'read' 'empty_48' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (3.63ns)   --->   "%empty_49 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_7_12)" [systolic_array.cpp:53]   --->   Operation 57 'read' 'empty_49' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (3.63ns)   --->   "%empty_50 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_8_12)" [systolic_array.cpp:53]   --->   Operation 58 'read' 'empty_50' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (3.63ns)   --->   "%empty_51 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_9_12)" [systolic_array.cpp:53]   --->   Operation 59 'read' 'empty_51' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (3.63ns)   --->   "%empty_52 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_10_12)" [systolic_array.cpp:53]   --->   Operation 60 'read' 'empty_52' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (3.63ns)   --->   "%empty_53 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_11_12)" [systolic_array.cpp:53]   --->   Operation 61 'read' 'empty_53' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_s)" [systolic_array.cpp:55]   --->   Operation 62 'specregionend' 'empty_54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader17" [systolic_array.cpp:47]   --->   Operation 63 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_3_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_4_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_5_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_6_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_7_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_8_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_9_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_10_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_11_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_3_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_4_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_5_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_7_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_8_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_9_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_10_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_11_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 00000]
empty_6           (specinterface    ) [ 00000]
empty_7           (specinterface    ) [ 00000]
empty_8           (specinterface    ) [ 00000]
empty_9           (specinterface    ) [ 00000]
empty_10          (specinterface    ) [ 00000]
empty_11          (specinterface    ) [ 00000]
empty_12          (specinterface    ) [ 00000]
empty_13          (specinterface    ) [ 00000]
empty_14          (specinterface    ) [ 00000]
empty_15          (specinterface    ) [ 00000]
empty_16          (specinterface    ) [ 00000]
empty_17          (specinterface    ) [ 00000]
empty_18          (specinterface    ) [ 00000]
empty_19          (specinterface    ) [ 00000]
empty_20          (specinterface    ) [ 00000]
empty_21          (specinterface    ) [ 00000]
empty_22          (specinterface    ) [ 00000]
empty_23          (specinterface    ) [ 00000]
empty_24          (specinterface    ) [ 00000]
empty_25          (specinterface    ) [ 00000]
empty_26          (specinterface    ) [ 00000]
empty_27          (specinterface    ) [ 00000]
empty_28          (specinterface    ) [ 00000]
br_ln47           (br               ) [ 01110]
k10_0             (phi              ) [ 00100]
icmp_ln47         (icmp             ) [ 00110]
empty_29          (speclooptripcount) [ 00000]
k                 (add              ) [ 01110]
br_ln47           (br               ) [ 00000]
specloopname_ln47 (specloopname     ) [ 00000]
tmp_s             (specregionbegin  ) [ 00000]
specpipeline_ln48 (specpipeline     ) [ 00000]
empty_30          (read             ) [ 00000]
empty_31          (read             ) [ 00000]
empty_32          (read             ) [ 00000]
empty_33          (read             ) [ 00000]
empty_34          (read             ) [ 00000]
empty_35          (read             ) [ 00000]
empty_36          (read             ) [ 00000]
empty_37          (read             ) [ 00000]
empty_38          (read             ) [ 00000]
empty_39          (read             ) [ 00000]
empty_40          (read             ) [ 00000]
empty_41          (read             ) [ 00000]
empty_42          (read             ) [ 00000]
empty_43          (read             ) [ 00000]
empty_44          (read             ) [ 00000]
empty_45          (read             ) [ 00000]
empty_46          (read             ) [ 00000]
empty_47          (read             ) [ 00000]
empty_48          (read             ) [ 00000]
empty_49          (read             ) [ 00000]
empty_50          (read             ) [ 00000]
empty_51          (read             ) [ 00000]
empty_52          (read             ) [ 00000]
empty_53          (read             ) [ 00000]
empty_54          (specregionend    ) [ 00000]
br_ln47           (br               ) [ 01110]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_0_12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_1_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_fifo_2_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_fifo_3_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_fifo_4_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_4_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_fifo_5_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_5_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_fifo_6_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_6_12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_fifo_7_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_7_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_fifo_8_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_8_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_fifo_9_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_9_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_fifo_10_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_10_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_fifo_11_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_11_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_fifo_0_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_fifo_1_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_fifo_2_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_fifo_3_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_fifo_4_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_4_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_fifo_5_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_5_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_fifo_6_12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="B_fifo_7_12">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_7_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="B_fifo_8_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_8_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_fifo_9_12">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_9_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_fifo_10_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_10_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="B_fifo_11_12">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_11_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2364"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2365"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2366"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2367"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2368"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2369"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2273"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2274"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2275"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2276"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2277"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2278"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2182"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2183"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2184"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2185"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2186"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2187"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2091"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2092"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2093"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2094"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2095"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2096"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2000"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2001"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2002"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2003"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2004"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2005"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1909"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1910"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1911"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1912"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1913"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1914"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1821"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1822"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1823"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1727"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1728"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1729"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1730"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1731"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1732"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1636"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1637"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1638"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1639"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1640"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1641"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1545"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1546"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1547"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1548"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1549"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1550"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1454"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1455"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1456"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1457"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1458"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1459"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1363"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1364"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1365"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1366"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1367"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1368"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1272"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1273"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1274"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1275"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1276"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1277"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1181"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1182"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1183"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1184"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1185"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1186"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1090"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1091"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1092"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1093"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1094"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1095"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str999"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1000"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1001"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1002"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1003"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1004"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str908"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str909"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str910"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str911"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str912"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str913"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str817"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str818"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str819"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str820"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str821"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str822"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str726"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str727"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str728"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str729"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str730"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str731"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str634"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str635"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str636"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str637"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str638"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str639"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str543"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str544"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str545"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str546"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str547"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str548"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str452"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str453"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str454"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str455"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str456"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str457"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str270"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str271"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str272"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str273"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="372" class="1004" name="empty_30_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_30/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="empty_31_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_31/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="empty_32_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_32/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="empty_33_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_33/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="empty_34_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_34/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="empty_35_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_35/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="empty_36_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_36/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="empty_37_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_37/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="empty_38_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_38/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="empty_39_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_39/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="empty_40_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_40/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="empty_41_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_41/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="empty_42_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_42/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="empty_43_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_43/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="empty_44_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_44/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="empty_45_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_45/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="empty_46_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_46/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_47_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_47/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="empty_48_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_48/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="empty_49_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_49/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="empty_50_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_50/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="empty_51_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_51/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="empty_52_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_52/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="empty_53_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_53/3 "/>
</bind>
</comp>

<comp id="516" class="1005" name="k10_0_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k10_0 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="k10_0_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="1" slack="1"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k10_0/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln47_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="10" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="k_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp_ln47_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="543" class="1005" name="k_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="376"><net_src comp="368" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="368" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="2" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="368" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="4" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="368" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="368" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="368" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="10" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="368" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="368" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="14" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="368" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="16" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="368" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="18" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="368" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="20" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="368" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="22" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="368" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="24" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="368" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="26" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="368" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="28" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="368" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="30" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="368" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="368" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="368" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="368" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="368" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="368" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="42" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="368" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="368" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="346" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="348" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="520" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="354" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="527" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="533" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="520" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: systolic_array_Loop_.1 : A_fifo_0_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_1_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_2_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_3_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_4_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_5_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_6_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_7_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_8_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_9_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_10_12 | {3 }
	Port: systolic_array_Loop_.1 : A_fifo_11_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_0_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_1_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_2_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_3_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_4_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_5_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_6_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_7_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_8_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_9_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_10_12 | {3 }
	Port: systolic_array_Loop_.1 : B_fifo_11_12 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln47 : 1
		k : 1
		br_ln47 : 2
	State 3
		empty_54 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |       k_fu_533       |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln47_fu_527   |    0    |    13   |
|----------|----------------------|---------|---------|
|          | empty_30_read_fu_372 |    0    |    0    |
|          | empty_31_read_fu_378 |    0    |    0    |
|          | empty_32_read_fu_384 |    0    |    0    |
|          | empty_33_read_fu_390 |    0    |    0    |
|          | empty_34_read_fu_396 |    0    |    0    |
|          | empty_35_read_fu_402 |    0    |    0    |
|          | empty_36_read_fu_408 |    0    |    0    |
|          | empty_37_read_fu_414 |    0    |    0    |
|          | empty_38_read_fu_420 |    0    |    0    |
|          | empty_39_read_fu_426 |    0    |    0    |
|          | empty_40_read_fu_432 |    0    |    0    |
|   read   | empty_41_read_fu_438 |    0    |    0    |
|          | empty_42_read_fu_444 |    0    |    0    |
|          | empty_43_read_fu_450 |    0    |    0    |
|          | empty_44_read_fu_456 |    0    |    0    |
|          | empty_45_read_fu_462 |    0    |    0    |
|          | empty_46_read_fu_468 |    0    |    0    |
|          | empty_47_read_fu_474 |    0    |    0    |
|          | empty_48_read_fu_480 |    0    |    0    |
|          | empty_49_read_fu_486 |    0    |    0    |
|          | empty_50_read_fu_492 |    0    |    0    |
|          | empty_51_read_fu_498 |    0    |    0    |
|          | empty_52_read_fu_504 |    0    |    0    |
|          | empty_53_read_fu_510 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    27   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln47_reg_539|    1   |
|  k10_0_reg_516  |   10   |
|    k_reg_543    |   10   |
+-----------------+--------+
|      Total      |   21   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   27   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   21   |    -   |
+-----------+--------+--------+
|   Total   |   21   |   27   |
+-----------+--------+--------+
