"""
 Copyright (c) 2024, Eeum, Inc.

 This software is licensed under the terms of the Revised BSD License.
 See LICENSE for details.
"""

# pylint: disable=unused-import, duplicate-code
# import asyncio
# import os
# from pathlib import Path
# from PIL import Image
# import pytest

# from opencxl.apps.cxl_host import CxlHost, CxlHostConfig
# from opencxl.cxl.component.root_complex.home_agent import ADDR_TYPE, MemoryRange
# from opencxl.cxl.component.root_complex.root_complex import RootComplexMemoryControllerConfig
# from opencxl.cxl.component.root_complex.root_port_client_manager import RootPortClientConfig
# from opencxl.cxl.component.root_complex.root_port_switch import (
#     COH_POLICY_TYPE,
#     ROOT_PORT_SWITCH_TYPE,
# )
# from opencxl.cxl.component.switch_connection_manager import SwitchConnectionManager
# from opencxl.cxl.component.cxl_component import PortConfig, PORT_TYPE
# from opencxl.cxl.component.physical_port_manager import PhysicalPortManager
# from opencxl.cxl.component.virtual_switch_manager import (
#     VirtualSwitchManager,
#     VirtualSwitchConfig,
# )
# from opencxl.apps.accelerator import MyType2Accelerator
# from opencxl.drivers.cxl_mem_driver import CxlMemDriver
# from opencxl.drivers.cxl_bus_driver import CxlBusDriver
# from opencxl.drivers.pci_bus_driver import PciBusDriver
# from opencxl.util.number_const import MB
# from opencxl.util.logger import logger

# BASE_TEST_PORT = 9500


# @pytest.mark.asyncio
# async def test_cxl_host_type2_complex_host_ete():
#     switch_port = BASE_TEST_PORT + pytest.PORT.TEST_5 + 157

#     port_configs = [
#         PortConfig(PORT_TYPE.USP),
#         PortConfig(PORT_TYPE.DSP),
#         PortConfig(PORT_TYPE.DSP),
#     ]
#     sw_conn_manager = SwitchConnectionManager(port_configs, port=switch_port)
#     physical_port_manager = PhysicalPortManager(
#         switch_connection_manager=sw_conn_manager, port_configs=port_configs
#     )

#     switch_configs = [
#         VirtualSwitchConfig(upstream_port_index=0, vppb_counts=2, initial_bounds=[1, 2])
#     ]
#     virtual_switch_manager = VirtualSwitchManager(
#         switch_configs=switch_configs, physical_port_manager=physical_port_manager
#     )

#     # This is a placeholder path, change if needed
#     tmp_path = "/tmp/opencxlpytesttmp/"
#     Path(tmp_path).mkdir(parents=True, exist_ok=True)
#     Path(f"{tmp_path}{os.path.sep}train{os.path.sep}class1").mkdir(parents=True, exist_ok=True)
#     Path(f"{tmp_path}{os.path.sep}val{os.path.sep}class1").mkdir(parents=True, exist_ok=True)
#     image = Image.new("RGB", (100, 100))
#     image.save(f"{tmp_path}{os.path.sep}train{os.path.sep}class1{os.path.sep}image.png", "PNG")
#     image.save(f"{tmp_path}{os.path.sep}val{os.path.sep}class1{os.path.sep}image.png", "PNG")

#     dev1 = MyType2Accelerator(
#         port_index=1,
#         memory_size=1024 * MB,  # min 256MB, or will cause error for DVSEC
#         memory_file=f"mem{switch_port}.bin",
#         port=switch_port,
#         train_data_path=tmp_path,
#     )

#     dev2 = MyType2Accelerator(
#         port_index=2,
#         memory_size=1024 * MB,  # min 256MB, or will cause error for DVSEC
#         memory_file=f"mem{switch_port+1}.bin",
#         port=switch_port,
#         train_data_path=tmp_path,
#     )

#     host_mem_size = 0x8000  # Needs to be big enough to test cache eviction
#     host_name = "foo"
#     root_port_switch_type = ROOT_PORT_SWITCH_TYPE.PASS_THROUGH
#     memory_controller = RootComplexMemoryControllerConfig(host_mem_size, "foo.bin")
#     root_ports = [RootPortClientConfig(0, "localhost", switch_port)]
#     memory_ranges = [MemoryRange(ADDR_TYPE.DRAM, 0x0, host_mem_size)]

#     config = CxlHostConfig(
#         host_name,
#         0,
#         root_port_switch_type,
#         memory_controller,
#         memory_ranges,
#         root_ports,
#         coh_type=COH_POLICY_TYPE.DotCache,
#     )

#     host = CxlHost(config)
#     pci_bus_driver = PciBusDriver(host.get_root_complex())
#     cxl_bus_driver = CxlBusDriver(pci_bus_driver, host.get_root_complex())
#     cxl_mem_driver = CxlMemDriver(cxl_bus_driver, host.get_root_complex())

#     start_tasks = [
#         asyncio.create_task(sw_conn_manager.run()),
#         asyncio.create_task(physical_port_manager.run()),
#         asyncio.create_task(virtual_switch_manager.run()),
#         asyncio.create_task(host.run()),
#         asyncio.create_task(dev1.run()),
#         asyncio.create_task(dev2.run()),
#     ]

#     wait_tasks = [
#         asyncio.create_task(sw_conn_manager.wait_for_ready()),
#         asyncio.create_task(physical_port_manager.wait_for_ready()),
#         asyncio.create_task(virtual_switch_manager.wait_for_ready()),
#         asyncio.create_task(host.wait_for_ready()),
#         asyncio.create_task(dev1.wait_for_ready()),
#         asyncio.create_task(dev2.wait_for_ready()),
#     ]
#     await asyncio.gather(*wait_tasks)

#     async def test_configs():
#         await pci_bus_driver.init()
#         await cxl_bus_driver.init()
#         await cxl_mem_driver.init()

#         hpa_base = 0xA0000000
#         next_available_hpa_base = hpa_base

#         logger.debug(cxl_mem_driver.get_devices())
#         for device in cxl_mem_driver.get_devices():
#             size = device.get_memory_size()
#             successful = await cxl_mem_driver.attach_single_mem_device(
#                 device, next_available_hpa_base, size
#             )
#             if successful:
#                 host.append_dev_mmio_range(
#                     device.pci_device_info.bars[0].base_address,
#                     device.pci_device_info.bars[0].size
#                 )
#                 host.append_dev_mem_range(next_available_hpa_base, size)
#                 next_available_hpa_base += size

#         # TODO: Not working right now. Make it work in the future.
#         write_data = 0xAAAAAAAA
#         await host._host_simple_processor.store(hpa_base, 0x40, write_data)
#         readback_host = await host._host_simple_processor.load(hpa_base, 0x40)
#         readback_dev = await dev1._cxl_type2_device.cxl_cache_readline(0x00000000)
#         assert write_data == readback_host
#         assert write_data == readback_dev
#         # await dev1._cxl_type2_device._cxl_cache_manager.send_d2h_req_test()

#     test_tasks = [asyncio.create_task(test_configs()), asyncio.create_task(asyncio.sleep(4))]
#     await asyncio.gather(*test_tasks)

#     stop_tasks = [
#         asyncio.create_task(sw_conn_manager.stop()),
#         asyncio.create_task(physical_port_manager.stop()),
#         asyncio.create_task(virtual_switch_manager.stop()),
#         asyncio.create_task(host.stop()),
#         asyncio.create_task(dev1.stop()),
#         asyncio.create_task(dev2.stop()),
#     ]
#     await asyncio.gather(*stop_tasks)
#     await asyncio.gather(*start_tasks)
