

================================================================
== Vitis HLS Report for 'kernel_matmul'
================================================================
* Date:           Mon Sep 15 13:34:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        matmul_simple_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_23_2  |   606720|  1617920|       790|          -|          -|  768 ~ 2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 11 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [kernel_matmul.cpp:23]   --->   Operation 12 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%col_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %col_size"   --->   Operation 13 'read' 'col_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%vec_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %vec_size"   --->   Operation 14 'read' 'vec_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%o_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %o_vec"   --->   Operation 15 'read' 'o_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %i_mat"   --->   Operation 16 'read' 'i_mat_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%i_vec_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %i_vec"   --->   Operation 17 'read' 'i_vec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 18 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%vec_local = alloca i64 1" [kernel_matmul.cpp:14]   --->   Operation 19 'alloca' 'vec_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%empty = icmp_sgt  i32 %vec_size_read, i32 0"   --->   Operation 20 'icmp' 'empty' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln17)   --->   "%xor_ln17 = xor i32 %vec_size_read, i32 4294967295" [kernel_matmul.cpp:17]   --->   Operation 21 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln17 = select i1 %empty, i32 %xor_ln17, i32 4294967295" [kernel_matmul.cpp:17]   --->   Operation 22 'select' 'select_ln17' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%empty_23 = icmp_ugt  i32 %select_ln17, i32 4294966527" [kernel_matmul.cpp:17]   --->   Operation 23 'icmp' 'empty_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%xor_ln17_1 = xor i32 %select_ln17, i32 4294967295" [kernel_matmul.cpp:17]   --->   Operation 24 'xor' 'xor_ln17_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %empty_23, i32 %xor_ln17_1, i32 768" [kernel_matmul.cpp:17]   --->   Operation 25 'select' 'select_ln17_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [2/2] (1.26ns)   --->   "%call_ln17 = call void @kernel_matmul_Pipeline_VITIS_LOOP_17_1, i32 %gmem0, i32 %select_ln17_1, i64 %i_vec_read, i32 %vec_local" [kernel_matmul.cpp:17]   --->   Operation 26 'call' 'call_ln17' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln23 = store i64 0, i64 %i_1" [kernel_matmul.cpp:23]   --->   Operation 27 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %phi_mul"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [kernel_matmul.cpp:4]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_vec, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_vec, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_mat, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_mat, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %o_vec, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %o_vec, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vec_size"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_size, void @empty_4, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_size, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %col_size"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %col_size, void @empty_4, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %col_size, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%vec_size_cast = sext i32 %vec_size_read"   --->   Operation 47 'sext' 'vec_size_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln17 = call void @kernel_matmul_Pipeline_VITIS_LOOP_17_1, i32 %gmem0, i32 %select_ln17_1, i64 %i_vec_read, i32 %vec_local" [kernel_matmul.cpp:17]   --->   Operation 48 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 49 [1/1] (0.88ns)   --->   "%empty_24 = icmp_sgt  i32 %col_size_read, i32 0"   --->   Operation 49 'icmp' 'empty_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%xor_ln23 = xor i32 %col_size_read, i32 4294967295" [kernel_matmul.cpp:23]   --->   Operation 50 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %empty_24, i32 %xor_ln23, i32 4294967295" [kernel_matmul.cpp:23]   --->   Operation 51 'select' 'select_ln23' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.88ns)   --->   "%empty_25 = icmp_ugt  i32 %select_ln23, i32 4294965247" [kernel_matmul.cpp:23]   --->   Operation 52 'icmp' 'empty_25' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%xor_ln23_1 = xor i32 %select_ln23, i32 4294967295" [kernel_matmul.cpp:23]   --->   Operation 53 'xor' 'xor_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln23_1 = select i1 %empty_25, i32 %xor_ln23_1, i32 2048" [kernel_matmul.cpp:23]   --->   Operation 54 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %select_ln23_1" [kernel_matmul.cpp:23]   --->   Operation 55 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond5" [kernel_matmul.cpp:23]   --->   Operation 56 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%phi_mul_load = load i62 %phi_mul" [kernel_matmul.cpp:23]   --->   Operation 57 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%i = load i64 %i_1" [kernel_matmul.cpp:23]   --->   Operation 58 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.12ns)   --->   "%add_ln23_1 = add i62 %phi_mul_load, i62 %vec_size_cast" [kernel_matmul.cpp:23]   --->   Operation 59 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.14ns)   --->   "%icmp_ln23 = icmp_eq  i64 %i, i64 %sext_ln23" [kernel_matmul.cpp:23]   --->   Operation 60 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln23 = add i64 %i, i64 1" [kernel_matmul.cpp:23]   --->   Operation 61 'add' 'add_ln23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_26_3, void %for.end32" [kernel_matmul.cpp:23]   --->   Operation 62 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.26ns)   --->   "%call_ln17 = call void @kernel_matmul_Pipeline_VITIS_LOOP_26_3, i32 %gmem1, i32 %select_ln17_1, i32 %vec_local, i62 %phi_mul_load, i64 %i_mat_read, i32 %sum_loc" [kernel_matmul.cpp:17]   --->   Operation 63 'call' 'call_ln17' <Predicate = (!icmp_ln23)> <Delay = 2.26> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%shl_ln31 = shl i64 %i, i64 2" [kernel_matmul.cpp:31]   --->   Operation 64 'shl' 'shl_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln31 = add i64 %shl_ln31, i64 %o_vec_read" [kernel_matmul.cpp:31]   --->   Operation 65 'add' 'add_ln31' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63" [kernel_matmul.cpp:31]   --->   Operation 66 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln2" [kernel_matmul.cpp:31]   --->   Operation 67 'sext' 'sext_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln31" [kernel_matmul.cpp:31]   --->   Operation 68 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln23 = store i64 %add_ln23, i64 %i_1" [kernel_matmul.cpp:23]   --->   Operation 69 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln23 = store i62 %add_ln23_1, i62 %phi_mul" [kernel_matmul.cpp:23]   --->   Operation 70 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [kernel_matmul.cpp:33]   --->   Operation 71 'ret' 'ret_ln33' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln17 = call void @kernel_matmul_Pipeline_VITIS_LOOP_26_3, i32 %gmem1, i32 %select_ln17_1, i32 %vec_local, i62 %phi_mul_load, i64 %i_mat_read, i32 %sum_loc" [kernel_matmul.cpp:17]   --->   Operation 72 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 73 [1/1] (7.30ns)   --->   "%gmem0_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [kernel_matmul.cpp:31]   --->   Operation 73 'writereq' 'gmem0_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 74 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %sum_loc_load" [kernel_matmul.cpp:31]   --->   Operation 75 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr, i32 %bitcast_ln31, i4 15" [kernel_matmul.cpp:31]   --->   Operation 76 'write' 'write_ln31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [5/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 77 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [4/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 78 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [3/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 79 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [2/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 80 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 2048, i64 1408" [kernel_matmul.cpp:24]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel_matmul.cpp:23]   --->   Operation 82 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [kernel_matmul.cpp:31]   --->   Operation 83 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.cond5" [kernel_matmul.cpp:23]   --->   Operation 84 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.481ns
The critical path consists of the following:
	s_axi read operation ('vec_size') on port 'vec_size' [11]  (1.000 ns)
	'icmp' operation 1 bit ('empty') [36]  (0.880 ns)
	'select' operation 32 bit ('select_ln17', kernel_matmul.cpp:17) [38]  (0.227 ns)
	'icmp' operation 1 bit ('empty_23', kernel_matmul.cpp:17) [39]  (0.880 ns)
	'select' operation 32 bit ('select_ln17_1', kernel_matmul.cpp:17) [41]  (0.227 ns)
	'call' operation 0 bit ('call_ln17', kernel_matmul.cpp:17) to 'kernel_matmul_Pipeline_VITIS_LOOP_17_1' [42]  (1.267 ns)

 <State 2>: 2.214ns
The critical path consists of the following:
	'icmp' operation 1 bit ('empty_24') [43]  (0.880 ns)
	'select' operation 32 bit ('select_ln23', kernel_matmul.cpp:23) [45]  (0.227 ns)
	'icmp' operation 1 bit ('empty_25', kernel_matmul.cpp:23) [46]  (0.880 ns)
	'select' operation 32 bit ('select_ln23_1', kernel_matmul.cpp:23) [48]  (0.227 ns)

 <State 3>: 3.414ns
The critical path consists of the following:
	'load' operation 64 bit ('i', kernel_matmul.cpp:23) on local variable 'i', kernel_matmul.cpp:23 [55]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln23', kernel_matmul.cpp:23) [57]  (1.147 ns)
	'call' operation 0 bit ('call_ln17', kernel_matmul.cpp:17) to 'kernel_matmul_Pipeline_VITIS_LOOP_26_3' [63]  (2.267 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem0_addr_1_req', kernel_matmul.cpp:31) on port 'gmem0' (kernel_matmul.cpp:31) [71]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_loc_load') on local variable 'sum_loc' [64]  (0.000 ns)
	bus write operation ('write_ln31', kernel_matmul.cpp:31) on port 'gmem0' (kernel_matmul.cpp:31) [72]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', kernel_matmul.cpp:31) on port 'gmem0' (kernel_matmul.cpp:31) [73]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', kernel_matmul.cpp:31) on port 'gmem0' (kernel_matmul.cpp:31) [73]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', kernel_matmul.cpp:31) on port 'gmem0' (kernel_matmul.cpp:31) [73]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', kernel_matmul.cpp:31) on port 'gmem0' (kernel_matmul.cpp:31) [73]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', kernel_matmul.cpp:31) on port 'gmem0' (kernel_matmul.cpp:31) [73]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
