ADC (M16, 0)/[2;≤10]
ADC (M16, I16)/[2;≤10]
ADC (M16, I8)/[2;≤10]
ADC (M16, R16)/[1;≤10]
ADC (M32, 0)/[2;≤10]
ADC (M32, I32)/[2;≤10]
ADC (M32, I8)/[2;≤10]
ADC (M32, R32)/[1;≤10]
ADC (M64, 0)/[2;≤10]
ADC (M64, I32)/[2;≤10]
ADC (M64, I8)/[2;≤10]
ADC (M64, R64)/[1;≤10]
ADC (M8, 0)/[2;≤10]
ADC (M8, I8)/[2;≤10]
ADC (M8, R8h)/[2;≤10]
ADC (M8, R8l)/[2;≤10]
ADC (R16, M16)/[2;5]
ADC (R32, M32)/[2;5]
ADC (R64, M64)/[2;5]
ADC (R8h, M8)/[2;≤5]
ADC (R8l, M8)/[2;5]
ADC_10 (R8h, R8h)/[1;2]
ADC_10 (R8h, R8l)/[1;2]
ADC_10 (R8l, R8h)/[1;2]
ADC_10 (R8l, R8l)/[1;2]
ADC_11 (R16, R16)/[1;2]
ADC_11 (R32, R32)/[1;2]
ADC_11 (R64, R64)/[1;2]
ADC_12 (R8h, R8h)/[1;2]
ADC_12 (R8h, R8l)/[1;2]
ADC_12 (R8l, R8h)/[1;2]
ADC_12 (R8l, R8l)/[1;2]
ADC_13 (R16, R16)/[1;2]
ADC_13 (R32, R32)/[1;2]
ADC_13 (R64, R64)/[1;2]
ADC_LOCK (M16, 0)/[13;≤31]
ADC_LOCK (M16, I16)/[13;≤31]
ADC_LOCK (M16, I8)/[13;≤31]
ADC_LOCK (M16, R16)/[13;≤31]
ADC_LOCK (M32, 0)/[13;≤31]
ADC_LOCK (M32, I32)/[13;≤31]
ADC_LOCK (M32, I8)/[13;≤31]
ADC_LOCK (M32, R32)/[13;≤31]
ADC_LOCK (M64, 0)/[13;≤31]
ADC_LOCK (M64, I32)/[13;≤31]
ADC_LOCK (M64, I8)/[13;≤31]
ADC_LOCK (M64, R64)/[13;≤31]
ADC_LOCK (M8, 0)/[13;≤31]
ADC_LOCK (M8, I8)/[13;≤31]
ADC_LOCK (M8, R8h)/[13;≤31]
ADC_LOCK (M8, R8l)/[13;≤31]
ADD (M16, 0)/[≤5;≤9]
ADD (M16, I16)/[≤5;≤9]
ADD (M16, I8)/[≤5;≤9]
ADD (M16, R16)/[1;≤9]
ADD (M32, 0)/[≤5;≤9]
ADD (M32, I32)/[≤5;≤9]
ADD (M32, I8)/[≤5;≤9]
ADD (M32, R32)/[1;≤9]
ADD (M64, 0)/[≤5;≤9]
ADD (M64, I32)/[≤5;≤9]
ADD (M64, I8)/[≤5;≤9]
ADD (M64, R64)/[1;≤9]
ADD (M8, 0)/[≤5;≤9]
ADD (M8, I8)/[≤5;≤9]
ADD (M8, R8h)/[1;≤9]
ADD (M8, R8l)/[1;≤9]
ADD (R16, M16)/[1;≤5]
ADD (R32, M32)/[1;≤5]
ADD (R64, M64)/[1;≤5]
ADD (R8h, M8)/[1;≤5]
ADD (R8l, M8)/[1;≤5]
ADD_LOCK (M16, 0)/[≤13;≤29]
ADD_LOCK (M16, I16)/[≤13;≤29]
ADD_LOCK (M16, I8)/[≤13;≤29]
ADD_LOCK (M16, R16)/[12;≤30]
ADD_LOCK (M32, 0)/[≤13;≤29]
ADD_LOCK (M32, I32)/[≤13;≤29]
ADD_LOCK (M32, I8)/[≤13;≤29]
ADD_LOCK (M32, R32)/[12;≤30]
ADD_LOCK (M64, 0)/[≤13;≤29]
ADD_LOCK (M64, I32)/[≤13;≤29]
ADD_LOCK (M64, I8)/[≤13;≤29]
ADD_LOCK (M64, R64)/[12;≤30]
ADD_LOCK (M8, 0)/[≤13;≤29]
ADD_LOCK (M8, I8)/[≤13;≤29]
ADD_LOCK (M8, R8h)/[12;≤30]
ADD_LOCK (M8, R8l)/[12;≤30]
AND (M16, 0)/[≤5;≤9]
AND (M16, I16)/[≤5;≤9]
AND (M16, I8)/[≤5;≤9]
AND (M16, R16)/[1;≤9]
AND (M32, 0)/[≤5;≤9]
AND (M32, I32)/[≤5;≤9]
AND (M32, I8)/[≤5;≤9]
AND (M32, R32)/[1;≤9]
AND (M64, 0)/[≤5;≤9]
AND (M64, I32)/[≤5;≤9]
AND (M64, I8)/[≤5;≤9]
AND (M64, R64)/[1;≤9]
AND (M8, 0)/[≤5;≤9]
AND (M8, I8)/[≤5;≤9]
AND (M8, R8h)/[1;≤9]
AND (M8, R8l)/[1;≤9]
AND (R16, M16)/[1;≤5]
AND (R32, M32)/[1;≤5]
AND (R64, M64)/[1;≤5]
AND (R8h, M8)/[1;≤5]
AND (R8l, M8)/[1;≤5]
AND_LOCK (M16, 0)/[≤13;≤29]
AND_LOCK (M16, I16)/[≤13;≤29]
AND_LOCK (M16, I8)/[≤13;≤29]
AND_LOCK (M16, R16)/[12;≤30]
AND_LOCK (M32, 0)/[≤13;≤29]
AND_LOCK (M32, I32)/[≤13;≤29]
AND_LOCK (M32, I8)/[≤13;≤29]
AND_LOCK (M32, R32)/[12;≤30]
AND_LOCK (M64, 0)/[≤13;≤29]
AND_LOCK (M64, I32)/[≤13;≤29]
AND_LOCK (M64, I8)/[≤13;≤29]
AND_LOCK (M64, R64)/[12;≤30]
AND_LOCK (M8, 0)/[≤13;≤29]
AND_LOCK (M8, I8)/[≤13;≤29]
AND_LOCK (M8, R8h)/[12;≤30]
AND_LOCK (M8, R8l)/[12;≤30]
BSF (R16, M16)/[0;≤6]
BSF (R16, R16)/[0;2]
BSF (R32, M32)/[0;≤6]
BSF (R32, R32)/[0;2]
BSF (R64, M64)/[0;≤6]
BSF (R64, R64)/[0;2]
BSR (R16, M16)/[0;≤6]
BSR (R16, R16)/[0;2]
BSR (R32, M32)/[0;≤6]
BSR (R32, R32)/[0;2]
BSR (R64, M64)/[0;≤6]
BSR (R64, R64)/[0;2]
BT (M16, 0)/[4;≤5]
BT (M16, I8)/[4;≤5]
BT (M16, R16)/[≤5;9]
BT (M32, 0)/[4;≤5]
BT (M32, I8)/[4;≤5]
BT (M32, R32)/[≤5;9]
BT (M64, 0)/[4;≤5]
BT (M64, I8)/[4;≤5]
BT (M64, R64)/[≤6;8]
BTC (M16, 0)/[≤5;≤9]
BTC (M16, I8)/[≤5;≤9]
BTC (M16, R16)/[≤5;≤14]
BTC (M32, 0)/[≤5;≤9]
BTC (M32, I8)/[≤5;≤9]
BTC (M32, R32)/[≤5;≤14]
BTC (M64, 0)/[≤5;≤9]
BTC (M64, I8)/[≤5;≤9]
BTC (M64, R64)/[≤5;≤13]
BTC_LOCK (M16, 0)/[≤14;≤30]
BTC_LOCK (M16, I8)/[≤14;≤30]
BTC_LOCK (M16, R16)/[9;≤30]
BTC_LOCK (M32, 0)/[≤14;≤30]
BTC_LOCK (M32, I8)/[≤14;≤30]
BTC_LOCK (M32, R32)/[9;≤30]
BTC_LOCK (M64, 0)/[≤14;≤30]
BTC_LOCK (M64, I8)/[≤14;≤30]
BTC_LOCK (M64, R64)/[8;≤30]
BTR (M16, 0)/[≤5;≤9]
BTR (M16, I8)/[≤5;≤9]
BTR (M16, R16)/[≤5;≤14]
BTR (M32, 0)/[≤5;≤9]
BTR (M32, I8)/[≤5;≤9]
BTR (M32, R32)/[≤5;≤14]
BTR (M64, 0)/[≤5;≤9]
BTR (M64, I8)/[≤5;≤9]
BTR (M64, R64)/[≤5;≤13]
BTR_LOCK (M16, 0)/[≤14;≤30]
BTR_LOCK (M16, I8)/[≤14;≤30]
BTR_LOCK (M16, R16)/[9;≤30]
BTR_LOCK (M32, 0)/[≤14;≤30]
BTR_LOCK (M32, I8)/[≤14;≤30]
BTR_LOCK (M32, R32)/[9;≤30]
BTR_LOCK (M64, 0)/[≤14;≤30]
BTR_LOCK (M64, I8)/[≤14;≤30]
BTR_LOCK (M64, R64)/[8;≤30]
BTS (M16, 0)/[≤5;≤9]
BTS (M16, I8)/[≤5;≤9]
BTS (M16, R16)/[≤5;≤14]
BTS (M32, 0)/[≤5;≤9]
BTS (M32, I8)/[≤5;≤9]
BTS (M32, R32)/[≤5;≤14]
BTS (M64, 0)/[≤5;≤9]
BTS (M64, I8)/[≤5;≤9]
BTS (M64, R64)/[≤5;≤13]
BTS_LOCK (M16, 0)/[≤14;≤30]
BTS_LOCK (M16, I8)/[≤14;≤30]
BTS_LOCK (M16, R16)/[9;≤30]
BTS_LOCK (M32, 0)/[≤14;≤30]
BTS_LOCK (M32, I8)/[≤14;≤30]
BTS_LOCK (M32, R32)/[9;≤30]
BTS_LOCK (M64, 0)/[≤14;≤30]
BTS_LOCK (M64, I8)/[≤14;≤30]
BTS_LOCK (M64, R64)/[8;≤30]
CMOVB (R16, M16)/[1;≤6]
CMOVB (R16, R16)/[1;2]
CMOVB (R32, M32)/[1;≤6]
CMOVB (R32, R32)/[1;2]
CMOVB (R64, M64)/[1;≤6]
CMOVB (R64, R64)/[1;2]
CMOVBE (R16, M16)/[1;≤6]
CMOVBE (R16, R16)/[1;2]
CMOVBE (R32, M32)/[1;≤6]
CMOVBE (R32, R32)/[1;2]
CMOVBE (R64, M64)/[1;≤6]
CMOVBE (R64, R64)/[1;2]
CMOVL (R16, M16)/[1;≤6]
CMOVL (R16, R16)/[1;2]
CMOVL (R32, M32)/[1;≤6]
CMOVL (R32, R32)/[1;2]
CMOVL (R64, M64)/[1;≤6]
CMOVL (R64, R64)/[1;2]
CMOVLE (R16, M16)/[1;≤6]
CMOVLE (R16, R16)/[1;2]
CMOVLE (R32, M32)/[1;≤6]
CMOVLE (R32, R32)/[1;2]
CMOVLE (R64, M64)/[1;≤6]
CMOVLE (R64, R64)/[1;2]
CMOVNB (R16, M16)/[1;≤6]
CMOVNB (R16, R16)/[1;2]
CMOVNB (R32, M32)/[1;≤6]
CMOVNB (R32, R32)/[1;2]
CMOVNB (R64, M64)/[1;≤6]
CMOVNB (R64, R64)/[1;2]
CMOVNBE (R16, M16)/[1;≤6]
CMOVNBE (R16, R16)/[1;2]
CMOVNBE (R32, M32)/[1;≤6]
CMOVNBE (R32, R32)/[1;2]
CMOVNBE (R64, M64)/[1;≤6]
CMOVNBE (R64, R64)/[1;2]
CMOVNL (R16, M16)/[1;≤6]
CMOVNL (R16, R16)/[1;2]
CMOVNL (R32, M32)/[1;≤6]
CMOVNL (R32, R32)/[1;2]
CMOVNL (R64, M64)/[1;≤6]
CMOVNL (R64, R64)/[1;2]
CMOVNLE (R16, M16)/[1;≤6]
CMOVNLE (R16, R16)/[1;2]
CMOVNLE (R32, M32)/[1;≤6]
CMOVNLE (R32, R32)/[1;2]
CMOVNLE (R64, M64)/[1;≤6]
CMOVNLE (R64, R64)/[1;2]
CMOVNO (R16, M16)/[1;≤6]
CMOVNO (R16, R16)/[1;2]
CMOVNO (R32, M32)/[1;≤6]
CMOVNO (R32, R32)/[1;2]
CMOVNO (R64, M64)/[1;≤6]
CMOVNO (R64, R64)/[1;2]
CMOVNP (R16, M16)/[1;≤6]
CMOVNP (R16, R16)/[1;2]
CMOVNP (R32, M32)/[1;≤6]
CMOVNP (R32, R32)/[1;2]
CMOVNP (R64, M64)/[1;≤6]
CMOVNP (R64, R64)/[1;2]
CMOVNS (R16, M16)/[1;≤6]
CMOVNS (R16, R16)/[1;2]
CMOVNS (R32, M32)/[1;≤6]
CMOVNS (R32, R32)/[1;2]
CMOVNS (R64, M64)/[1;≤6]
CMOVNS (R64, R64)/[1;2]
CMOVNZ (R16, M16)/[1;≤6]
CMOVNZ (R16, R16)/[1;2]
CMOVNZ (R32, M32)/[1;≤6]
CMOVNZ (R32, R32)/[1;2]
CMOVNZ (R64, M64)/[1;≤6]
CMOVNZ (R64, R64)/[1;2]
CMOVO (R16, M16)/[1;≤6]
CMOVO (R16, R16)/[1;2]
CMOVO (R32, M32)/[1;≤6]
CMOVO (R32, R32)/[1;2]
CMOVO (R64, M64)/[1;≤6]
CMOVO (R64, R64)/[1;2]
CMOVP (R16, M16)/[1;≤6]
CMOVP (R16, R16)/[1;2]
CMOVP (R32, M32)/[1;≤6]
CMOVP (R32, R32)/[1;2]
CMOVP (R64, M64)/[1;≤6]
CMOVP (R64, R64)/[1;2]
CMOVS (R16, M16)/[1;≤6]
CMOVS (R16, R16)/[1;2]
CMOVS (R32, M32)/[1;≤6]
CMOVS (R32, R32)/[1;2]
CMOVS (R64, M64)/[1;≤6]
CMOVS (R64, R64)/[1;2]
CMOVZ (R16, M16)/[1;≤6]
CMOVZ (R16, R16)/[1;2]
CMOVZ (R32, M32)/[1;≤6]
CMOVZ (R32, R32)/[1;2]
CMOVZ (R64, M64)/[1;≤6]
CMOVZ (R64, R64)/[1;2]
CMP (M16, 0)/[4;≤5]
CMP (M16, I16)/[4;≤5]
CMP (M16, I8)/[4;≤5]
CMP (M16, R16)/[1;≤5]
CMP (M32, 0)/[4;≤5]
CMP (M32, I32)/[4;≤5]
CMP (M32, I8)/[4;≤5]
CMP (M32, R32)/[1;≤5]
CMP (M64, 0)/[4;≤5]
CMP (M64, I32)/[4;≤5]
CMP (M64, I8)/[4;≤5]
CMP (M64, R64)/[1;≤5]
CMP (M8, 0)/[4;≤5]
CMP (M8, I8)/[4;≤5]
CMP (M8, R8h)/[1;≤5]
CMP (M8, R8l)/[1;≤5]
CMP (R16, M16)/[1;≤5]
CMP (R32, M32)/[1;≤5]
CMP (R64, M64)/[1;≤5]
CMP (R8h, M8)/[1;≤5]
CMP (R8l, M8)/[1;≤5]
CMPSB/[4;≤12]
CMPSD/[4;≤12]
CMPSW/[4;≤12]
CMPXCHG (M16, R16)/[0;≤14]
CMPXCHG (M32, R32)/[0;≤14]
CMPXCHG (M64, R64)/[0;≤14]
CMPXCHG (M8, R8h)/[0;≤14]
CMPXCHG (M8, R8l)/[0;≤14]
CMPXCHG (R16, R16)/[0;7]
CMPXCHG (R32, R32)/[0;7]
CMPXCHG (R64, R64)/[0;7]
CMPXCHG (R8h, R8h)/[0;7]
CMPXCHG (R8h, R8l)/[0;7]
CMPXCHG (R8l, R8h)/[0;7]
CMPXCHG (R8l, R8l)/[0;7]
CMPXCHG8B (M64)/[1;≤16]
CMPXCHG8B_LOCK (M64)/[16;≤34]
CMPXCHG_LOCK (M16, R16)/[13;≤33]
CMPXCHG_LOCK (M32, R32)/[13;≤33]
CMPXCHG_LOCK (M64, R64)/[13;≤33]
CMPXCHG_LOCK (M8, R8h)/[14;≤33]
CMPXCHG_LOCK (M8, R8l)/[≤15;≤33]
DEC (M16)/[≤5;≤9]
DEC (M32)/[≤5;≤9]
DEC (M64)/[≤5;≤9]
DEC (M8)/[≤5;≤9]
DEC_LOCK (M16)/[≤13;≤29]
DEC_LOCK (M32)/[≤13;≤29]
DEC_LOCK (M64)/[≤13;≤29]
DEC_LOCK (M8)/[≤13;≤29]
DIV (M16)/[14.0;22]
DIV (M32)/[13.0;26]
DIV (M64)/[11.0;69]
DIV (M8)/[11.0;20]
DIV (R16)/[13.0;20]
DIV (R32)/[12.0;24]
DIV (R64)/[10.0;68]
DIV (R8h)/[11.0;17]
DIV (R8l)/[11.0;17]
ENTER (I16, I8)/≤70
ENTER_W (I16, I8)/≤63
IDIV (M16)/[15.0;22]
IDIV (M32)/[13.0;26]
IDIV (M64)/[36.0;79]
IDIV (M8)/[12.0;20]
IDIV (R16)/[14.0;21]
IDIV (R32)/[14.0;24]
IDIV (R64)/[35.0;80]
IDIV (R8h)/[12.0;17]
IDIV (R8l)/[12.0;17]
IMUL (M16)/[0;8]
IMUL (M32)/[4;8]
IMUL (M64)/[6;12]
IMUL (M8)/[3;≤7]
IMUL (R16)/[0;4]
IMUL (R16, M16)/[3;≤7]
IMUL (R16, M16, 0)/[0;≤7]
IMUL (R16, M16, I16)/[0;≤8]
IMUL (R16, M16, I8)/[0;≤7]
IMUL (R32, M32)/[3;≤7]
IMUL (R32, M32, 0)/[6;≤7]
IMUL (R32, M32, I32)/[6;≤7]
IMUL (R32, M32, I8)/[6;≤7]
IMUL (R64)/[7;9]
IMUL (R64, M64)/[5;≤11]
IMUL (R64, M64, 0)/[10;≤11]
IMUL (R64, M64, I32)/[10;≤11]
IMUL (R64, M64, I8)/[10;≤11]
IMUL (R64, R64)/[5;7]
IMUL_IMMB (R16, R16, 0)/[0;3]
IMUL_IMMB (R16, R16, I8)/[0;3]
IMUL_IMMZ (R16, R16, I16)/[0;3]
INC (M16)/[≤5;≤9]
INC (M32)/[≤5;≤9]
INC (M64)/[≤5;≤9]
INC (M8)/[≤5;≤9]
INC_LOCK (M16)/[≤13;≤29]
INC_LOCK (M32)/[≤13;≤29]
INC_LOCK (M64)/[≤13;≤29]
INC_LOCK (M8)/[≤13;≤29]
LAR (R16, M16)/[43;69]
LAR (R16, R16)/[25;43]
LAR (R32, M16)/[43;≤66]
LAR (R32, R32)/[25;42]
LAR (R64, M16)/[43;≤66]
LAR (R64, R64)/[25;42]
LEA_B (R16)/[0;1]
LEA_B_D32 (R16)/[0;1]
LEA_B_D8 (R16)/[0;1]
LEA_B_I (R16)/[0;1]
LEA_B_I_D32 (R16)/[0;1]
LEA_B_I_D8 (R16)/[0;1]
LEA_B_IS (R16)/[0;1]
LEA_B_IS_D32 (R16)/[0;1]
LEA_B_IS_D8 (R16)/[0;1]
LEA_D32 (R16)/≤0
LEA_D32 (R32)/≤0
LEA_D32 (R64)/≤0
LEA_D8 (R16)/≤0
LEA_D8 (R32)/≤0
LEA_D8 (R64)/≤0
LEA_I (R16)/[0;1]
LEA_I_D32 (R16)/[0;1]
LEA_I_D8 (R16)/[0;1]
LEA_IS (R16)/[0;1]
LEA_IS_D32 (R16)/[0;1]
LEA_IS_D8 (R16)/[0;1]
LEAVE/[2;4]
LEAVE_W/[2;4]
LODSB/[3;≤5]
LODSD/[3;≤5]
LODSW/[3;≤5]
LOOPE (Rel8)/[3;4]
LOOPNE (Rel8)/[3;4]
LSL (R16, M16)/[10;43]
LSL (R16, R16)/[25;43]
LSL (R32, M16)/[23;43]
LSL (R32, R32)/[25;42]
LSL (R64, M16)/[23;43]
LSL (R64, R32)/[25;42]
MOV (AL, M8)/[3;≤4]
MOV (AX, M16)/[0;≤4]
MOV (EAX, M32)/[3;≤4]
MOV (M16, AX)/[≤4;≤7]
MOV (M16, I16)/≤7
MOV (M16, R16)/[≤4;≤7]
MOV (M16, SEG)/≤6
MOV (M32, EAX)/[≤4;≤7]
MOV (M32, I32)/≤7
MOV (M32, R32)/[≤4;≤7]
MOV (M64, I32)/≤7
MOV (M64, R64)/[≤4;≤7]
MOV (M64, RAX)/[≤4;≤7]
MOV (M8, 0)/≤7
MOV (M8, AL)/[≤4;≤7]
MOV (M8, I8)/≤7
MOV (M8, R8h)/[≤4;≤7]
MOV (M8, R8l)/[≤4;≤7]
MOV (R16, M16)/[0;≤4]
MOV (R32, M32)/[3;≤4]
MOV (R64, M64)/[3;≤4]
MOV (R8h, M8)/[0;4]
MOV (R8l, M8)/[0;≤4]
MOV (RAX, M64)/[3;≤4]
MOV_88 (R8h, R8h)/[0;1]
MOV_88 (R8h, R8l)/[0;1]
MOV_88 (R8l, R8h)/[0;1]
MOV_88 (R8l, R8l)/[0;1]
MOV_89 (R16, R16)/[0;1]
MOV_8A (R8h, R8h)/[0;1]
MOV_8A (R8h, R8l)/[0;1]
MOV_8A (R8l, R8h)/[0;1]
MOV_8A (R8l, R8l)/[0;1]
MOV_8B (R16, R16)/[0;1]
MOV_DR (DR, R64)/≤117
MOV_DR (R64, DR)/≤100
MOVSB/≤4
MOVSD/≤4
MOVSW/≤3
MOVSX (R16, M8)/[0;≤4]
MOVSX (R16, R8h)/[0;1]
MOVSX (R16, R8l)/[0;1]
MOVSX (R32, M16)/[3;≤4]
MOVSX (R32, M8)/[3;≤4]
MOVSX (R64, M16)/[4;≤5]
MOVSX (R64, M8)/[4;≤5]
MOVZX (R16, M8)/[0;≤4]
MOVZX (R16, R8h)/[0;1]
MOVZX (R16, R8l)/[0;1]
MOVZX (R32, M16)/[3;≤4]
MOVZX (R32, M8)/[3;≤4]
MOVZX (R64, M16)/[3;≤4]
MOVZX (R64, M8)/[3;≤4]
MUL (M16)/[0;8]
MUL (M32)/[4;8]
MUL (M64)/[6;12]
MUL (M8)/[3;≤7]
MUL (R16)/[0;4]
MUL (R64)/[7;9]
NEG (M16)/[≤5;≤9]
NEG (M32)/[≤5;≤9]
NEG (M64)/[≤5;≤9]
NEG (M8)/[≤5;≤9]
NEG_LOCK (M16)/[≤13;≤29]
NEG_LOCK (M32)/[≤13;≤29]
NEG_LOCK (M64)/[≤13;≤29]
NEG_LOCK (M8)/[≤13;≤29]
NOT (M16)/[6;≤9]
NOT (M32)/[6;≤9]
NOT (M64)/[6;≤9]
NOT (M8)/[5;≤9]
NOT_LOCK (M16)/[20;≤29]
NOT_LOCK (M32)/[20;≤29]
NOT_LOCK (M64)/[20;≤29]
NOT_LOCK (M8)/[20;≤29]
OR (M16, 0)/[≤5;≤9]
OR (M16, I16)/[≤5;≤9]
OR (M16, I8)/[≤5;≤9]
OR (M16, R16)/[1;≤9]
OR (M32, 0)/[≤5;≤9]
OR (M32, I32)/[≤5;≤9]
OR (M32, I8)/[≤5;≤9]
OR (M32, R32)/[1;≤9]
OR (M64, 0)/[≤5;≤9]
OR (M64, I32)/[≤5;≤9]
OR (M64, I8)/[≤5;≤9]
OR (M64, R64)/[1;≤9]
OR (M8, 0)/[≤5;≤9]
OR (M8, I8)/[≤5;≤9]
OR (M8, R8h)/[1;≤9]
OR (M8, R8l)/[1;≤9]
OR (R16, M16)/[1;≤5]
OR (R32, M32)/[1;≤5]
OR (R64, M64)/[1;≤5]
OR (R8h, M8)/[1;≤5]
OR (R8l, M8)/[1;≤5]
OR_LOCK (M16, 0)/[≤13;≤29]
OR_LOCK (M16, I16)/[≤13;≤29]
OR_LOCK (M16, I8)/[≤13;≤29]
OR_LOCK (M16, R16)/[12;≤30]
OR_LOCK (M32, 0)/[≤13;≤29]
OR_LOCK (M32, I32)/[≤13;≤29]
OR_LOCK (M32, I8)/[≤13;≤29]
OR_LOCK (M32, R32)/[12;≤30]
OR_LOCK (M64, 0)/[≤13;≤29]
OR_LOCK (M64, I32)/[≤13;≤29]
OR_LOCK (M64, I8)/[≤13;≤29]
OR_LOCK (M64, R64)/[12;≤30]
OR_LOCK (M8, 0)/[≤13;≤29]
OR_LOCK (M8, I8)/[≤13;≤29]
OR_LOCK (M8, R8h)/[12;≤30]
OR_LOCK (M8, R8l)/[12;≤30]
POP (M16)/[≤6;≤8]
POP (M64)/[≤7;≤8]
POP (R16)/[0;≤4]
POP (R64)/[3;≤4]
PUSH (0)/≤3
PUSH (FS)/≤3
PUSH (GS)/≤3
PUSH (I32)/≤3
PUSH (I8)/≤3
PUSH (M16)/≤3
PUSH (M64)/≤3
PUSH (R16)/[≤3;≤4]
PUSH (R64)/[≤3;≤4]
PUSH_W (0)/≤3
PUSH_W (FS)/≤3
PUSH_W (GS)/≤3
PUSH_W (I16)/≤3
PUSH_W (I8)/≤3
PUSHF/[≤5;≤12]
RCL (M16, 0)/[8;≤12]
RCL (M16, 1)/[2;≤10]
RCL (M16, CL)/[≤7;16]
RCL (M16, I8)/[≤8;16]
RCL (M32, 0)/[8;≤12]
RCL (M32, 1)/[2;≤10]
RCL (M32, CL)/[≤7;16]
RCL (M32, I8)/[≤8;16]
RCL (M64, 0)/[8;≤12]
RCL (M64, 1)/[2;≤10]
RCL (M64, CL)/[≤7;16]
RCL (M64, I8)/[≤8;16]
RCL (M8, 0)/[9;≤13]
RCL (M8, 1)/[2;≤10]
RCL (M8, CL)/[≤7;18]
RCL (M8, I8)/[9;18]
RCL (R16, CL)/[3;11]
RCL (R16, I8)/[3;11]
RCL (R32, CL)/[3;11]
RCL (R32, I8)/[3;11]
RCL (R64, CL)/[3;11]
RCL (R64, I8)/[3;11]
RCL (R8h, CL)/[4;10]
RCL (R8h, I8)/[6;10]
RCL (R8l, CL)/[4;10]
RCL (R8l, I8)/[6;10]
RCR (M16, 0)/[8;≤12]
RCR (M16, 1)/[2;≤10]
RCR (M16, CL)/[≤8;16]
RCR (M16, I8)/[≤8;16]
RCR (M32, 0)/[8;≤12]
RCR (M32, 1)/[2;≤10]
RCR (M32, CL)/[≤8;16]
RCR (M32, I8)/[≤8;16]
RCR (M64, 0)/[8;≤12]
RCR (M64, 1)/[2;≤10]
RCR (M64, CL)/[≤8;16]
RCR (M64, I8)/[≤8;16]
RCR (M8, 0)/[9;≤13]
RCR (M8, 1)/[2;≤10]
RCR (M8, CL)/[≤8;≤19]
RCR (M8, I8)/[≤9;≤19]
RCR (R16, CL)/[3;11]
RCR (R16, I8)/[3;11]
RCR (R32, CL)/[3;11]
RCR (R32, I8)/[3;11]
RCR (R64, CL)/[3;11]
RCR (R64, I8)/[3;11]
RCR (R8h, CL)/[5;10]
RCR (R8h, I8)/[5;10]
RCR (R8l, CL)/[5;10]
RCR (R8l, I8)/[5;10]
ROL (M16, 0)/[6;≤9]
ROL (M16, 1)/[≤5;≤9]
ROL (M16, CL)/[4;13]
ROL (M16, I8)/[6;13]
ROL (M32, 0)/[6;≤9]
ROL (M32, 1)/[≤5;≤9]
ROL (M32, CL)/[≤4;13]
ROL (M32, I8)/[6;13]
ROL (M64, 0)/[6;≤9]
ROL (M64, 1)/[≤5;≤9]
ROL (M64, CL)/[≤4;13]
ROL (M64, I8)/[6;13]
ROL (M8, 0)/[5;≤9]
ROL (M8, 1)/[≤5;≤9]
ROL (M8, CL)/[≤4;13]
ROL (M8, I8)/[5;13]
ROL (R16, CL)/[0;9]
ROL (R16, I8)/[1;9]
ROL (R32, CL)/[0;9]
ROL (R32, I8)/[1;9]
ROL (R64, CL)/[0;9]
ROL (R64, I8)/[1;9]
ROL (R8h, CL)/[0;7]
ROL (R8h, I8)/[1;7]
ROL (R8l, CL)/[0;7]
ROL (R8l, I8)/[1;7]
ROR (M16, 0)/[6;≤9]
ROR (M16, 1)/[≤5;≤9]
ROR (M16, CL)/[4;13]
ROR (M16, I8)/[6;13]
ROR (M32, 0)/[6;≤9]
ROR (M32, 1)/[≤5;≤9]
ROR (M32, CL)/[≤4;13]
ROR (M32, I8)/[6;13]
ROR (M64, 0)/[6;≤9]
ROR (M64, 1)/[≤5;≤9]
ROR (M64, CL)/[≤4;13]
ROR (M64, I8)/[6;13]
ROR (M8, 0)/[5;≤9]
ROR (M8, 1)/[≤5;≤9]
ROR (M8, CL)/[≤4;13]
ROR (M8, I8)/[5;13]
ROR (R16, CL)/[0;9]
ROR (R16, I8)/[1;9]
ROR (R32, CL)/[0;9]
ROR (R32, I8)/[1;9]
ROR (R64, CL)/[0;9]
ROR (R64, I8)/[1;9]
ROR (R8h, CL)/[0;7]
ROR (R8h, I8)/[1;7]
ROR (R8l, CL)/[0;7]
ROR (R8l, I8)/[1;7]
SAR (M16, 0)/[6;≤9]
SAR (M16, 1)/[≤5;≤9]
SAR (M16, CL)/[4;13]
SAR (M16, I8)/[6;13]
SAR (M32, 0)/[6;≤9]
SAR (M32, 1)/[≤5;≤9]
SAR (M32, CL)/[≤4;13]
SAR (M32, I8)/[6;13]
SAR (M64, 0)/[6;≤9]
SAR (M64, 1)/[≤5;≤9]
SAR (M64, CL)/[≤4;13]
SAR (M64, I8)/[6;13]
SAR (M8, 0)/[5;≤9]
SAR (M8, 1)/[≤5;≤9]
SAR (M8, CL)/[≤4;13]
SAR (M8, I8)/[5;13]
SAR (R16, CL)/[0;9]
SAR (R32, CL)/[0;9]
SAR (R64, CL)/[0;9]
SAR (R8h, CL)/[0;7]
SAR (R8l, CL)/[0;7]
SBB (M16, 0)/[2;≤10]
SBB (M16, I16)/[2;≤10]
SBB (M16, I8)/[2;≤10]
SBB (M16, R16)/[1;≤10]
SBB (M32, 0)/[2;≤10]
SBB (M32, I32)/[2;≤10]
SBB (M32, I8)/[2;≤10]
SBB (M32, R32)/[1;≤10]
SBB (M64, 0)/[2;≤10]
SBB (M64, I32)/[2;≤10]
SBB (M64, I8)/[2;≤10]
SBB (M64, R64)/[1;≤10]
SBB (M8, 0)/[2;≤10]
SBB (M8, I8)/[2;≤10]
SBB (M8, R8h)/[2;≤10]
SBB (M8, R8l)/[2;≤10]
SBB (R16, M16)/[2;5]
SBB (R32, M32)/[2;5]
SBB (R64, M64)/[2;5]
SBB (R8h, M8)/[2;≤5]
SBB (R8l, M8)/[2;5]
SBB_18 (R8h, R8h)/[1;2]
SBB_18 (R8h, R8l)/[1;2]
SBB_18 (R8l, R8h)/[1;2]
SBB_18 (R8l, R8l)/[1;2]
SBB_19 (R16, R16)/[1;2]
SBB_19 (R32, R32)/[1;2]
SBB_19 (R64, R64)/[1;2]
SBB_1A (R8h, R8h)/[1;2]
SBB_1A (R8h, R8l)/[1;2]
SBB_1A (R8l, R8h)/[1;2]
SBB_1A (R8l, R8l)/[1;2]
SBB_1B (R16, R16)/[1;2]
SBB_1B (R32, R32)/[1;2]
SBB_1B (R64, R64)/[1;2]
SBB_LOCK (M16, 0)/[13;≤31]
SBB_LOCK (M16, I16)/[13;≤31]
SBB_LOCK (M16, I8)/[13;≤31]
SBB_LOCK (M16, R16)/[13;≤31]
SBB_LOCK (M32, 0)/[13;≤31]
SBB_LOCK (M32, I32)/[13;≤31]
SBB_LOCK (M32, I8)/[13;≤31]
SBB_LOCK (M32, R32)/[13;≤31]
SBB_LOCK (M64, 0)/[13;≤31]
SBB_LOCK (M64, I32)/[13;≤31]
SBB_LOCK (M64, I8)/[13;≤31]
SBB_LOCK (M64, R64)/[13;≤31]
SBB_LOCK (M8, 0)/[13;≤31]
SBB_LOCK (M8, I8)/[13;≤31]
SBB_LOCK (M8, R8h)/[13;≤31]
SBB_LOCK (M8, R8l)/[13;≤31]
SCASB/[1;≤5]
SCASD/[1;≤5]
SCASW/[1;≤5]
SETB (M8)/[≤6;≤7]
SETB (R8h)/[0;1]
SETB (R8l)/[0;1]
SETBE (M8)/[≤6;≤7]
SETBE (R8h)/[0;1]
SETBE (R8l)/[0;1]
SETL (M8)/[≤6;≤7]
SETL (R8h)/[0;1]
SETL (R8l)/[0;1]
SETLE (M8)/[≤6;≤7]
SETLE (R8h)/[0;1]
SETLE (R8l)/[0;1]
SETNB (M8)/[≤6;≤7]
SETNB (R8h)/[0;1]
SETNB (R8l)/[0;1]
SETNBE (M8)/[≤6;≤7]
SETNBE (R8h)/[0;1]
SETNBE (R8l)/[0;1]
SETNL (M8)/[≤6;≤7]
SETNL (R8h)/[0;1]
SETNL (R8l)/[0;1]
SETNLE (M8)/[≤6;≤7]
SETNLE (R8h)/[0;1]
SETNLE (R8l)/[0;1]
SETNO (M8)/[≤6;≤7]
SETNO (R8h)/[0;1]
SETNO (R8l)/[0;1]
SETNP (M8)/[≤6;≤7]
SETNP (R8h)/[0;1]
SETNP (R8l)/[0;1]
SETNS (M8)/[≤6;≤7]
SETNS (R8h)/[0;1]
SETNS (R8l)/[0;1]
SETNZ (M8)/[≤6;≤7]
SETNZ (R8h)/[0;1]
SETNZ (R8l)/[0;1]
SETO (M8)/[≤6;≤7]
SETO (R8h)/[0;1]
SETO (R8l)/[0;1]
SETP (M8)/[≤6;≤7]
SETP (R8h)/[0;1]
SETP (R8l)/[0;1]
SETS (M8)/[≤6;≤7]
SETS (R8h)/[0;1]
SETS (R8l)/[0;1]
SETZ (M8)/[≤6;≤7]
SETZ (R8h)/[0;1]
SETZ (R8l)/[0;1]
SGDT (M80)/≤17
SHL (M16, 0)/[6;≤9]
SHL (M16, 1)/[≤5;≤9]
SHL (M16, CL)/[4;13]
SHL (M16, I8)/[6;13]
SHL (M32, 0)/[6;≤9]
SHL (M32, 1)/[≤5;≤9]
SHL (M32, CL)/[≤4;13]
SHL (M32, I8)/[6;13]
SHL (M64, 0)/[6;≤9]
SHL (M64, 1)/[≤5;≤9]
SHL (M64, CL)/[≤4;13]
SHL (M64, I8)/[6;13]
SHL (M8, 0)/[5;≤9]
SHL (M8, 1)/[≤5;≤9]
SHL (M8, CL)/[≤4;13]
SHL (M8, I8)/[5;13]
SHL (R16, CL)/[0;9]
SHL (R32, CL)/[0;9]
SHL (R64, CL)/[0;9]
SHL (R8h, CL)/[0;7]
SHL (R8l, CL)/[0;7]
SHLD (M16, R16, 0)/[≤5;≤10]
SHLD (M16, R16, CL)/[4;14]
SHLD (M16, R16, I8)/[≤5;14]
SHLD (M32, R32, 0)/[≤5;≤10]
SHLD (M32, R32, CL)/[4;14]
SHLD (M32, R32, I8)/[≤5;14]
SHLD (M64, R64, 0)/[≤5;≤10]
SHLD (M64, R64, CL)/[4;14]
SHLD (M64, R64, I8)/[≤5;14]
SHLD_CL (R16, R16, CL)/[1;10]
SHLD_CL (R32, R32, CL)/[0;10]
SHLD_CL (R64, R64, CL)/[0;10]
SHLD_IMMB (R16, R16, 0)/[1;2]
SHLD_IMMB (R16, R16, I8)/[1;10]
SHLD_IMMB (R32, R32, 0)/[1;2]
SHLD_IMMB (R32, R32, I8)/[1;10]
SHLD_IMMB (R64, R64, 0)/[1;2]
SHLD_IMMB (R64, R64, I8)/[1;10]
SHR (M16, 0)/[6;≤9]
SHR (M16, 1)/[≤5;≤9]
SHR (M16, CL)/[4;13]
SHR (M16, I8)/[6;13]
SHR (M32, 0)/[6;≤9]
SHR (M32, 1)/[≤5;≤9]
SHR (M32, CL)/[≤4;13]
SHR (M32, I8)/[6;13]
SHR (M64, 0)/[6;≤9]
SHR (M64, 1)/[≤5;≤9]
SHR (M64, CL)/[≤4;13]
SHR (M64, I8)/[6;13]
SHR (M8, 0)/[5;≤9]
SHR (M8, 1)/[≤5;≤9]
SHR (M8, CL)/[≤4;13]
SHR (M8, I8)/[5;13]
SHR (R16, CL)/[0;9]
SHR (R32, CL)/[0;9]
SHR (R64, CL)/[0;9]
SHR (R8h, CL)/[0;7]
SHR (R8l, CL)/[0;7]
SHRD (M16, R16, 0)/[≤5;≤10]
SHRD (M16, R16, CL)/[4;14]
SHRD (M16, R16, I8)/[≤5;14]
SHRD (M32, R32, 0)/[≤5;≤10]
SHRD (M32, R32, CL)/[4;14]
SHRD (M32, R32, I8)/[≤5;14]
SHRD (M64, R64, 0)/[≤5;≤10]
SHRD (M64, R64, CL)/[4;14]
SHRD (M64, R64, I8)/[≤5;14]
SHRD_CL (R16, R16, CL)/[1;10]
SHRD_CL (R32, R32, CL)/[0;10]
SHRD_CL (R64, R64, CL)/[0;10]
SHRD_IMMB (R16, R16, 0)/[1;2]
SHRD_IMMB (R16, R16, I8)/[1;10]
SHRD_IMMB (R32, R32, 0)/[1;2]
SHRD_IMMB (R32, R32, I8)/[1;10]
SHRD_IMMB (R64, R64, 0)/[1;2]
SHRD_IMMB (R64, R64, I8)/[1;10]
SIDT (M80)/≤17
SLDT (M16)/≤7
SMSW (M16)/≤9
STOSB/[≤0;≤3]
STOSD/[≤0;≤3]
STOSW/[≤0;≤3]
STR (M16)/≤7
SUB (M16, 0)/[≤5;≤9]
SUB (M16, I16)/[≤5;≤9]
SUB (M16, I8)/[≤5;≤9]
SUB (M16, R16)/[1;≤9]
SUB (M32, 0)/[≤5;≤9]
SUB (M32, I32)/[≤5;≤9]
SUB (M32, I8)/[≤5;≤9]
SUB (M32, R32)/[1;≤9]
SUB (M64, 0)/[≤5;≤9]
SUB (M64, I32)/[≤5;≤9]
SUB (M64, I8)/[≤5;≤9]
SUB (M64, R64)/[1;≤9]
SUB (M8, 0)/[≤5;≤9]
SUB (M8, I8)/[≤5;≤9]
SUB (M8, R8h)/[1;≤9]
SUB (M8, R8l)/[1;≤9]
SUB (R16, M16)/[1;≤5]
SUB (R32, M32)/[1;≤5]
SUB (R64, M64)/[1;≤5]
SUB (R8h, M8)/[1;≤5]
SUB (R8l, M8)/[1;≤5]
SUB_28 (R8h, R8h)/[0;1]
SUB_28 (R8l, R8l)/[0;1]
SUB_29 (R16, R16)/[0;1]
SUB_29 (R32, R32)/[0;1]
SUB_29 (R64, R64)/[0;1]
SUB_2A (R8h, R8h)/[0;1]
SUB_2A (R8l, R8l)/[0;1]
SUB_2B (R16, R16)/[0;1]
SUB_2B (R32, R32)/[0;1]
SUB_2B (R64, R64)/[0;1]
SUB_LOCK (M16, 0)/[≤13;≤29]
SUB_LOCK (M16, I16)/[≤13;≤29]
SUB_LOCK (M16, I8)/[≤13;≤29]
SUB_LOCK (M16, R16)/[12;≤30]
SUB_LOCK (M32, 0)/[≤13;≤29]
SUB_LOCK (M32, I32)/[≤13;≤29]
SUB_LOCK (M32, I8)/[≤13;≤29]
SUB_LOCK (M32, R32)/[12;≤30]
SUB_LOCK (M64, 0)/[≤13;≤29]
SUB_LOCK (M64, I32)/[≤13;≤29]
SUB_LOCK (M64, I8)/[≤13;≤29]
SUB_LOCK (M64, R64)/[12;≤30]
SUB_LOCK (M8, 0)/[≤13;≤29]
SUB_LOCK (M8, I8)/[≤13;≤29]
SUB_LOCK (M8, R8h)/[12;≤30]
SUB_LOCK (M8, R8l)/[12;≤30]
TEST (M16, I16)/[4;≤5]
TEST (M16, R16)/[1;≤5]
TEST (M32, I32)/[4;≤5]
TEST (M32, R32)/[1;≤5]
TEST (M64, I32)/[4;≤5]
TEST (M64, R64)/[1;≤5]
TEST (M8, 0)/[4;≤5]
TEST (M8, I8)/[4;≤5]
TEST (M8, R8h)/[1;≤5]
TEST (M8, R8l)/[1;≤5]
VERR (M16)/[50;≤67]
VERW (M16)/[50;≤67]
XADD (M16, R16)/[0;≤9]
XADD (M32, R32)/[0;≤9]
XADD (M64, R64)/[0;≤9]
XADD (M8, R8h)/[0;≤9]
XADD (M8, R8l)/[0;≤9]
XADD (R16, R16)/[0;3]
XADD (R32, R32)/[0;3]
XADD (R64, R64)/[0;3]
XADD (R8h, R8h)/[0;3]
XADD (R8h, R8l)/[0;3]
XADD (R8l, R8h)/[0;3]
XADD (R8l, R8l)/[0;3]
XADD_LOCK (M16, R16)/[≤13;≤29]
XADD_LOCK (M32, R32)/[≤13;≤29]
XADD_LOCK (M64, R64)/[≤13;≤29]
XADD_LOCK (M8, R8h)/[≤13;≤29]
XADD_LOCK (M8, R8l)/[≤13;≤29]
XCHG (M16, R16)/[12;≤28]
XCHG (M32, R32)/[12;≤28]
XCHG (M64, R64)/[12;≤28]
XCHG (M8, R8h)/[12;≤28]
XCHG (M8, R8l)/[12;≤28]
XCHG (R16, AX)/[0;2]
XCHG (R16, R16)/[0;2]
XCHG (R32, EAX)/[0;2]
XCHG (R32, R32)/[0;2]
XCHG (R64, R64)/[0;2]
XCHG (R64, RAX)/[0;2]
XCHG (R8h, R8h)/[0;2]
XCHG (R8h, R8l)/[0;2]
XCHG (R8l, R8h)/[0;2]
XCHG (R8l, R8l)/[0;2]
XLAT/[3;≤4]
XOR (M16, 0)/[≤5;≤9]
XOR (M16, I16)/[≤5;≤9]
XOR (M16, I8)/[≤5;≤9]
XOR (M16, R16)/[1;≤9]
XOR (M32, 0)/[≤5;≤9]
XOR (M32, I32)/[≤5;≤9]
XOR (M32, I8)/[≤5;≤9]
XOR (M32, R32)/[1;≤9]
XOR (M64, 0)/[≤5;≤9]
XOR (M64, I32)/[≤5;≤9]
XOR (M64, I8)/[≤5;≤9]
XOR (M64, R64)/[1;≤9]
XOR (M8, 0)/[≤5;≤9]
XOR (M8, I8)/[≤5;≤9]
XOR (M8, R8h)/[1;≤9]
XOR (M8, R8l)/[1;≤9]
XOR (R16, M16)/[1;≤5]
XOR (R32, M32)/[1;≤5]
XOR (R64, M64)/[1;≤5]
XOR (R8h, M8)/[1;≤5]
XOR (R8l, M8)/[1;≤5]
XOR_30 (R8h, R8h)/[0;1]
XOR_30 (R8l, R8l)/[0;1]
XOR_31 (R16, R16)/[0;1]
XOR_31 (R32, R32)/[0;1]
XOR_31 (R64, R64)/[0;1]
XOR_32 (R8h, R8h)/[0;1]
XOR_32 (R8l, R8l)/[0;1]
XOR_33 (R16, R16)/[0;1]
XOR_33 (R32, R32)/[0;1]
XOR_33 (R64, R64)/[0;1]
XOR_LOCK (M16, 0)/[≤13;≤29]
XOR_LOCK (M16, I16)/[≤13;≤29]
XOR_LOCK (M16, I8)/[≤13;≤29]
XOR_LOCK (M16, R16)/[12;≤30]
XOR_LOCK (M32, 0)/[≤13;≤29]
XOR_LOCK (M32, I32)/[≤13;≤29]
XOR_LOCK (M32, I8)/[≤13;≤29]
XOR_LOCK (M32, R32)/[12;≤30]
XOR_LOCK (M64, 0)/[≤13;≤29]
XOR_LOCK (M64, I32)/[≤13;≤29]
XOR_LOCK (M64, I8)/[≤13;≤29]
XOR_LOCK (M64, R64)/[12;≤30]
XOR_LOCK (M8, 0)/[≤13;≤29]
XOR_LOCK (M8, I8)/[≤13;≤29]
XOR_LOCK (M8, R8h)/[12;≤30]
XOR_LOCK (M8, R8l)/[12;≤30]
CMPSQ/[4;≤12]
CMPXCHG16B (M128)/[0;≤21]
CMPXCHG16B_LOCK (M128)/[19;≤40]
LODSQ/[3;≤5]
MOVSQ/≤3
MOVSXD (R64, M32)/[4;≤5]
PUSHFQ/[≤5;≤12]
SCASQ/[1;≤5]
STOSQ/[≤0;≤3]
LZCNT (R16, M16)/[0;≤6]
LZCNT (R16, R16)/[0;2]
LZCNT (R32, M32)/[0;≤6]
LZCNT (R32, R32)/[0;2]
LZCNT (R64, M64)/[0;≤6]
LZCNT (R64, R64)/[0;2]
MASKMOVQ (MM, MM)/≤4
MOVD (M32, MM)/[≤7;≤11]
MOVD (MM, M32)/[≤3;≤4]
MOVD (MM, R32)/≤3
MOVD (R32, MM)/≤3
MOVNTQ (M64, MM)/[≤4;≤7]
MOVQ (M64, MM)/[≤4;≤7]
MOVQ (MM, M64)/[≤3;≤4]
MOVQ (MM, R64)/≤3
MOVQ (R64, MM)/≤3
PACKSSDW (MM, M64)/[1;≤5]
PACKSSWB (MM, M64)/[1;≤5]
PACKUSWB (MM, M64)/[1;≤5]
PADDB (MM, M64)/[1;≤5]
PADDD (MM, M64)/[1;≤5]
PADDSB (MM, M64)/[1;≤5]
PADDSW (MM, M64)/[1;≤5]
PADDUSB (MM, M64)/[1;≤5]
PADDUSW (MM, M64)/[1;≤5]
PADDW (MM, M64)/[1;≤5]
PAND (MM, M64)/[1;≤5]
PANDN (MM, M64)/[1;≤5]
PAVGB (MM, M64)/[1;≤5]
PAVGW (MM, M64)/[1;≤5]
PCMPEQB (MM, M64)/[1;≤5]
PCMPEQB (MM, MM)/[0;1]
PCMPEQD (MM, M64)/[1;≤5]
PCMPEQD (MM, MM)/[0;1]
PCMPEQW (MM, M64)/[1;≤5]
PCMPEQW (MM, MM)/[0;1]
PCMPGTB (MM, M64)/[1;≤5]
PCMPGTB (MM, MM)/[0;1]
PCMPGTD (MM, M64)/[1;≤5]
PCMPGTD (MM, MM)/[0;1]
PCMPGTW (MM, M64)/[1;≤5]
PCMPGTW (MM, MM)/[0;1]
PEXTRW (R32, MM, I8)/≤4
PINSRW (MM, M16, I8)/[1;≤5]
PINSRW (MM, R32, I8)/[1;≤3]
PMADDWD (MM, M64)/[3;≤7]
PMAXSW (MM, M64)/[1;≤5]
PMAXUB (MM, M64)/[1;≤5]
PMINSW (MM, M64)/[1;≤5]
PMINUB (MM, M64)/[1;≤5]
PMOVMSKB (R32, MM)/≤3
PMULHUW (MM, M64)/[3;≤7]
PMULHW (MM, M64)/[3;≤7]
PMULLW (MM, M64)/[3;≤7]
POR (MM, M64)/[1;≤5]
PSADBW (MM, M64)/[3;≤7]
PSHUFW (MM, M64, I8)/≤5
PSLLD (MM, M64)/[1;≤5]
PSLLQ (MM, M64)/[1;≤5]
PSLLW (MM, M64)/[1;≤5]
PSRAD (MM, M64)/[1;≤5]
PSRAW (MM, M64)/[1;≤5]
PSRLD (MM, M64)/[1;≤5]
PSRLQ (MM, M64)/[1;≤5]
PSRLW (MM, M64)/[1;≤5]
PSUBB (MM, M64)/[1;≤5]
PSUBB (MM, MM)/[0;1]
PSUBD (MM, M64)/[1;≤5]
PSUBD (MM, MM)/[0;1]
PSUBSB (MM, M64)/[1;≤5]
PSUBSB (MM, MM)/[0;1]
PSUBSW (MM, M64)/[1;≤5]
PSUBSW (MM, MM)/[0;1]
PSUBUSB (MM, M64)/[1;≤5]
PSUBUSB (MM, MM)/[0;1]
PSUBUSW (MM, M64)/[1;≤5]
PSUBUSW (MM, MM)/[0;1]
PSUBW (MM, M64)/[1;≤5]
PSUBW (MM, MM)/[0;1]
PUNPCKHBW (MM, M64)/[1;≤5]
PUNPCKHDQ (MM, M64)/[1;≤5]
PUNPCKHWD (MM, M64)/[1;≤5]
PUNPCKLBW (MM, M32)/[1;≤5]
PUNPCKLDQ (MM, M32)/[1;≤5]
PUNPCKLWD (MM, M32)/[1;≤5]
PXOR (MM, M64)/[1;≤5]
PXOR (MM, MM)/[0;1]
ADDPS (XMM, M128)/[3;≤18]
ADDSS (XMM, M32)/[3;≤9]
ANDNPS (XMM, M128)/[1;≤14]
ANDPS (XMM, M128)/[1;≤14]
CMPPS (XMM, M128, I8)/[3;≤18]
CMPSS (XMM, M32, I8)/[3;≤9]
COMISS (XMM, M32)/[≤4;≤7]
COMISS (XMM, XMM)/≤4
CVTPI2PS (XMM, M64)/[3;≤8]
CVTPI2PS (XMM, MM)/[3;≤5]
CVTPS2PI (MM, M64)/≤8
CVTPS2PI (MM, XMM)/≤5
CVTSI2SS (XMM, M32)/[3;≤8]
CVTSI2SS (XMM, M64)/[2;≤11]
CVTSI2SS (XMM, R32)/≤3
CVTSI2SS (XMM, R64)/[2;≤7]
CVTSS2SI (R32, M32)/[8;≤9]
CVTSS2SI (R32, XMM)/≤5
CVTSS2SI (R64, M32)/[9;≤10]
CVTSS2SI (R64, XMM)/≤6
CVTTPS2PI (MM, M64)/≤8
CVTTPS2PI (MM, XMM)/≤5
CVTTSS2SI (R32, M32)/[8;≤9]
CVTTSS2SI (R32, XMM)/≤5
CVTTSS2SI (R64, M32)/[9;≤10]
CVTTSS2SI (R64, XMM)/≤6
DIVPS (XMM, M128)/[≤6.0;≤18]
DIVPS (XMM, XMM)/[≤6.0;≤15]
DIVSS (XMM, M32)/[≤6.0;≤18]
DIVSS (XMM, XMM)/[≤6.0;≤15]
MAXPS (XMM, M128)/[3;≤18]
MAXSS (XMM, M32)/[3;≤9]
MINPS (XMM, M128)/[3;≤18]
MINSS (XMM, M32)/[3;≤9]
MOVAPS (M128, XMM)/[≤6;≤7]
MOVAPS (XMM, M128)/[≤3;≤13]
MOVHPS (M64, XMM)/[≤6;≤7]
MOVHPS (XMM, M64)/≤5
MOVLPS (M64, XMM)/[≤4;≤7]
MOVLPS (XMM, M64)/≤5
MOVMSKPS (R32, XMM)/≤3
MOVNTPS (M128, XMM)/[≤6;≤7]
MOVSS (M32, XMM)/[≤4;≤7]
MOVSS (XMM, M32)/[≤3;≤4]
MOVUPS (M128, XMM)/[≤8;≤9]
MOVUPS (XMM, M128)/[≤6;≤7]
MULPS (XMM, M128)/[4;≤19]
MULSS (XMM, M32)/[4;≤10]
ORPS (XMM, M128)/[1;≤14]
RCPPS (XMM, M128)/[≤8;≤17]
RCPSS (XMM, M32)/≤8
RSQRTPS (XMM, M128)/≤8
RSQRTPS (XMM, XMM)/[≤3.0;≤5]
RSQRTSS (XMM, M32)/≤8
RSQRTSS (XMM, XMM)/[≤3.0;≤5]
SHUFPS (XMM, M128, I8)/[1;≤14]
SQRTPS (XMM, M128)/[≤11.0;≤18]
SQRTPS (XMM, XMM)/[≤6.0;≤15]
SQRTSS (XMM, M32)/[≤11.0;≤18]
SQRTSS (XMM, XMM)/[≤6.0;≤15]
STMXCSR (M32)/≤23
SUBPS (XMM, M128)/[3;≤18]
SUBSS (XMM, M32)/[3;≤9]
UCOMISS (XMM, M32)/[≤4;≤7]
UCOMISS (XMM, XMM)/≤4
UNPCKHPS (XMM, M128)/[1;≤14]
UNPCKLPS (XMM, M128)/[1;≤14]
XORPS (XMM, M128)/[1;≤14]
XORPS (XMM, XMM)/[0;1]
ADDPD (XMM, M128)/[3;≤16]
ADDSD (XMM, M64)/[3;≤8]
ANDNPD (XMM, M128)/[1;≤14]
ANDPD (XMM, M128)/[1;≤14]
CMPPD (XMM, M128, I8)/[3;≤16]
CMPSD_XMM (XMM, M64, I8)/[3;≤8]
COMISD (XMM, M64)/[≤4;≤7]
COMISD (XMM, XMM)/≤4
CVTDQ2PD (XMM, M64)/≤9
CVTDQ2PS (XMM, M128)/[≤8;≤16]
CVTPD2DQ (XMM, M128)/[≤9;≤17]
CVTPD2PI (MM, M128)/[≤9;≤16]
CVTPD2PI (MM, XMM)/≤6
CVTPD2PS (XMM, M128)/[≤9;≤17]
CVTPI2PD (XMM, M64)/≤9
CVTPI2PD (XMM, MM)/≤6
CVTPS2DQ (XMM, M128)/[≤8;≤16]
CVTPS2PD (XMM, M64)/[≤7;≤8]
CVTSD2SI (R32, M64)/[8;≤16]
CVTSD2SI (R32, XMM)/≤5
CVTSD2SI (R64, M64)/[8;≤9]
CVTSD2SI (R64, XMM)/≤5
CVTSD2SS (XMM, M64)/[1;≤9]
CVTSD2SS (XMM, XMM)/[1;4]
CVTSI2SD (XMM, M32)/[3;≤8]
CVTSI2SD (XMM, M64)/[3;≤8]
CVTSI2SD (XMM, R32)/[3;≤4]
CVTSI2SD (XMM, R64)/≤3
CVTSS2SD (XMM, M32)/[2;≤8]
CVTTPD2DQ (XMM, M128)/[≤9;≤17]
CVTTPD2PI (MM, M128)/[≤9;≤16]
CVTTPD2PI (MM, XMM)/≤6
CVTTPS2DQ (XMM, M128)/[≤8;≤16]
CVTTSD2SI (R32, M64)/[8;≤16]
CVTTSD2SI (R32, XMM)/≤5
CVTTSD2SI (R64, M64)/[8;≤9]
CVTTSD2SI (R64, XMM)/≤5
DIVPD (XMM, M128)/[≤6.0;≤26]
DIVPD (XMM, XMM)/[≤6.0;≤23]
DIVSD (XMM, M64)/[≤6.0;≤26]
DIVSD (XMM, XMM)/[≤6.0;≤23]
MASKMOVDQU (XMM, XMM)/≤5
MAXPD (XMM, M128)/[3;≤16]
MAXSD (XMM, M64)/[3;≤8]
MINPD (XMM, M128)/[3;≤16]
MINSD (XMM, M64)/[3;≤8]
MOVAPD (M128, XMM)/[≤6;≤7]
MOVAPD (XMM, M128)/[≤3;≤13]
MOVD (M32, XMM)/[≤4;≤7]
MOVD (R32, XMM)/≤3
MOVD (XMM, M32)/[≤3;≤4]
MOVD (XMM, R32)/≤3
MOVDQ2Q (MM, XMM)/≤1
MOVDQA (M128, XMM)/[≤6;≤7]
MOVDQA (XMM, M128)/[≤3;≤13]
MOVDQU (M128, XMM)/[≤8;≤9]
MOVDQU (XMM, M128)/[≤6;≤7]
MOVHPD (M64, XMM)/[≤6;≤7]
MOVHPD (XMM, M64)/≤5
MOVLPD (M64, XMM)/[≤4;≤7]
MOVLPD (XMM, M64)/≤5
MOVMSKPD (R32, XMM)/≤3
MOVNTDQ (M128, XMM)/[≤6;≤7]
MOVNTI (M32, R32)/[≤4;≤7]
MOVNTI (M64, R64)/[≤4;≤7]
MOVNTPD (M128, XMM)/[≤6;≤7]
MOVQ (M64, XMM)/[≤4;≤7]
MOVQ (R64, XMM)/≤3
MOVQ (XMM, M64)/[≤3;≤4]
MOVQ (XMM, R64)/≤3
MOVQ2DQ (XMM, MM)/≤1
MOVSD_XMM (M64, XMM)/[≤4;≤7]
MOVSD_XMM (XMM, M64)/[≤3;≤4]
MOVUPD (M128, XMM)/[≤8;≤9]
MOVUPD (XMM, M128)/[≤6;≤7]
MULPD (XMM, M128)/[5;≤18]
MULSD (XMM, M64)/[5;≤10]
ORPD (XMM, M128)/[1;≤14]
PACKSSDW (XMM, M128)/[1;≤14]
PACKSSWB (XMM, M128)/[1;≤14]
PACKUSWB (XMM, M128)/[1;≤14]
PADDB (XMM, M128)/[1;≤14]
PADDD (XMM, M128)/[1;≤14]
PADDQ (MM, M64)/[2;≤6]
PADDQ (XMM, M128)/[2;≤15]
PADDSB (XMM, M128)/[1;≤14]
PADDSW (XMM, M128)/[1;≤14]
PADDUSB (XMM, M128)/[1;≤14]
PADDUSW (XMM, M128)/[1;≤14]
PADDW (XMM, M128)/[1;≤14]
PAND (XMM, M128)/[1;≤14]
PANDN (XMM, M128)/[1;≤14]
PAVGB (XMM, M128)/[1;≤14]
PAVGW (XMM, M128)/[1;≤14]
PCMPEQB (XMM, M128)/[1;≤14]
PCMPEQB (XMM, XMM)/[0;1]
PCMPEQD (XMM, M128)/[1;≤14]
PCMPEQD (XMM, XMM)/[0;1]
PCMPEQW (XMM, M128)/[1;≤14]
PCMPEQW (XMM, XMM)/[0;1]
PCMPGTB (XMM, M128)/[1;≤14]
PCMPGTB (XMM, XMM)/[0;1]
PCMPGTD (XMM, M128)/[1;≤14]
PCMPGTD (XMM, XMM)/[0;1]
PCMPGTW (XMM, M128)/[1;≤14]
PCMPGTW (XMM, XMM)/[0;1]
PEXTRW (R32, XMM, I8)/≤4
PINSRW (XMM, M16, I8)/[1;≤5]
PINSRW (XMM, R32, I8)/[1;≤3]
PMADDWD (XMM, M128)/[3;≤16]
PMAXSW (XMM, M128)/[1;≤14]
PMAXUB (XMM, M128)/[1;≤14]
PMINSW (XMM, M128)/[1;≤14]
PMINUB (XMM, M128)/[1;≤14]
PMOVMSKB (R32, XMM)/≤3
PMULHUW (XMM, M128)/[3;≤16]
PMULHW (XMM, M128)/[3;≤16]
PMULLW (XMM, M128)/[3;≤16]
PMULUDQ (MM, M64)/[3;≤7]
PMULUDQ (XMM, M128)/[3;≤16]
POR (XMM, M128)/[1;≤14]
PSADBW (XMM, M128)/[3;≤16]
PSHUFD (XMM, M128, I8)/[≤5;≤14]
PSHUFHW (XMM, M128, I8)/[≤5;≤14]
PSHUFLW (XMM, M128, I8)/[≤5;≤14]
PSLLD (XMM, M128)/[1;≤15]
PSLLD (XMM, XMM)/[1;2]
PSLLQ (XMM, M128)/[1;≤15]
PSLLQ (XMM, XMM)/[1;2]
PSLLW (XMM, M128)/[1;≤15]
PSLLW (XMM, XMM)/[1;2]
PSRAD (XMM, M128)/[1;≤15]
PSRAD (XMM, XMM)/[1;2]
PSRAW (XMM, M128)/[1;≤15]
PSRAW (XMM, XMM)/[1;2]
PSRLD (XMM, M128)/[1;≤15]
PSRLD (XMM, XMM)/[1;2]
PSRLQ (XMM, M128)/[1;≤15]
PSRLQ (XMM, XMM)/[1;2]
PSRLW (XMM, M128)/[1;≤15]
PSRLW (XMM, XMM)/[1;2]
PSUBB (XMM, M128)/[1;≤14]
PSUBB (XMM, XMM)/[0;1]
PSUBD (XMM, M128)/[1;≤14]
PSUBD (XMM, XMM)/[0;1]
PSUBQ (MM, M64)/[2;≤6]
PSUBQ (MM, MM)/[0;2]
PSUBQ (XMM, M128)/[2;≤15]
PSUBQ (XMM, XMM)/[1;2]
PSUBSB (XMM, M128)/[1;≤14]
PSUBSB (XMM, XMM)/[0;1]
PSUBSW (XMM, M128)/[1;≤14]
PSUBSW (XMM, XMM)/[0;1]
PSUBUSB (XMM, M128)/[1;≤14]
PSUBUSB (XMM, XMM)/[0;1]
PSUBUSW (XMM, M128)/[1;≤14]
PSUBUSW (XMM, XMM)/[0;1]
PSUBW (XMM, M128)/[1;≤14]
PSUBW (XMM, XMM)/[0;1]
PUNPCKHBW (XMM, M128)/[1;≤14]
PUNPCKHDQ (XMM, M128)/[1;≤14]
PUNPCKHQDQ (XMM, M128)/[1;≤14]
PUNPCKHWD (XMM, M128)/[1;≤14]
PUNPCKLBW (XMM, M128)/[1;≤14]
PUNPCKLDQ (XMM, M128)/[1;≤14]
PUNPCKLQDQ (XMM, M128)/[1;≤14]
PUNPCKLWD (XMM, M128)/[1;≤14]
PXOR (XMM, M128)/[1;≤14]
PXOR (XMM, XMM)/[0;1]
SHUFPD (XMM, M128, I8)/[1;≤14]
SQRTPD (XMM, M128)/[≤11.0;≤25]
SQRTPD (XMM, XMM)/[≤6.0;≤22]
SQRTSD (XMM, M64)/[≤11.0;≤25]
SQRTSD (XMM, XMM)/[≤6.0;≤22]
SUBPD (XMM, M128)/[3;≤16]
SUBSD (XMM, M64)/[3;≤8]
UCOMISD (XMM, M64)/[≤4;≤7]
UCOMISD (XMM, XMM)/≤4
UNPCKHPD (XMM, M128)/[1;≤14]
UNPCKLPD (XMM, M128)/[1;≤14]
XORPD (XMM, M128)/[1;≤14]
XORPD (XMM, XMM)/[0;1]
ADDSUBPD (XMM, M128)/[3;≤16]
ADDSUBPS (XMM, M128)/[3;≤18]
HADDPD (XMM, M128)/[6;≤17]
HADDPS (XMM, M128)/[7;≤20]
HSUBPD (XMM, M128)/[6;≤17]
HSUBPS (XMM, M128)/[7;≤20]
LDDQU (XMM, M128)/[≤6;≤7]
MOVDDUP (XMM, M64)/≤6
MOVSHDUP (XMM, M128)/[≤5;≤14]
MOVSLDUP (XMM, M128)/[≤5;≤14]
BLENDPD (XMM, M128, I8)/[1;≤14]
BLENDPS (XMM, M128, I8)/[1;≤14]
BLENDVPD (XMM, M128)/[2;≤15]
BLENDVPS (XMM, M128)/[2;≤15]
DPPD (XMM, M128, I8)/[9;≤23]
DPPS (XMM, M128, I8)/[11;≤25]
EXTRACTPS (M32, XMM, I8)/[≤5;≤7]
EXTRACTPS (R32, XMM, I8)/≤4
INSERTPS (XMM, M32, I8)/[1;≤5]
MOVNTDQA (XMM, M128)/[≤3;≤13]
MPSADBW (XMM, M128, I8)/[4;≤18]
MPSADBW (XMM, XMM, I8)/[4;5]
PACKUSDW (XMM, M128)/[1;≤14]
PBLENDVB (XMM, M128)/[2;≤15]
PBLENDW (XMM, M128, I8)/[1;≤14]
PCMPEQQ (XMM, M128)/[1;≤14]
PEXTRB (M8, XMM, I8)/[≤7;≤13]
PEXTRB (R32, XMM, I8)/≤4
PEXTRD (M32, XMM, I8)/[≤5;≤7]
PEXTRD (R32, XMM, I8)/≤4
PEXTRQ (M64, XMM, I8)/[≤5;≤7]
PEXTRQ (R64, XMM, I8)/≤4
PEXTRW_SSE4 (M16, XMM, I8)/[≤7;≤13]
PHMINPOSUW (XMM, M128)/[≤8;≤17]
PINSRB (XMM, M8, I8)/[1;≤5]
PINSRB (XMM, R32, I8)/[1;≤3]
PINSRD (XMM, M32, I8)/[1;≤5]
PINSRD (XMM, R32, I8)/[1;≤3]
PINSRQ (XMM, M64, I8)/[1;≤5]
PINSRQ (XMM, R64, I8)/[1;≤3]
PMAXSB (XMM, M128)/[1;≤14]
PMAXSD (XMM, M128)/[1;≤14]
PMAXUD (XMM, M128)/[1;≤14]
PMAXUW (XMM, M128)/[1;≤14]
PMINSB (XMM, M128)/[1;≤14]
PMINSD (XMM, M128)/[1;≤14]
PMINUD (XMM, M128)/[1;≤14]
PMINUW (XMM, M128)/[1;≤14]
PMOVSXBD (XMM, M32)/≤5
PMOVSXBQ (XMM, M16)/≤5
PMOVSXBW (XMM, M64)/≤5
PMOVSXDQ (XMM, M64)/≤5
PMOVSXWD (XMM, M64)/≤5
PMOVSXWQ (XMM, M32)/≤5
PMOVZXBD (XMM, M32)/≤5
PMOVZXBQ (XMM, M16)/≤5
PMOVZXBW (XMM, M64)/≤5
PMOVZXDQ (XMM, M64)/≤5
PMOVZXWD (XMM, M64)/≤5
PMOVZXWQ (XMM, M32)/≤5
PMULDQ (XMM, M128)/[3;≤16]
PMULLD (XMM, M128)/[5;≤18]
PTEST (XMM, M128)/[≤4;6]
PTEST (XMM, XMM)/≤4
ROUNDPD (XMM, M128, I8)/[≤8;≤16]
ROUNDPS (XMM, M128, I8)/[≤8;≤16]
ROUNDSD (XMM, M64, I8)/≤8
ROUNDSS (XMM, M32, I8)/≤8
PABSB (MM, M64)/≤5
PABSB (XMM, M128)/[≤5;≤14]
PABSD (MM, M64)/≤5
PABSD (XMM, M128)/[≤5;≤14]
PABSW (MM, M64)/≤5
PABSW (XMM, M128)/[≤5;≤14]
PALIGNR (MM, M64, I8)/[2;≤6]
PALIGNR (XMM, M128, I8)/[1;≤14]
PHADDD (MM, M64)/[3;≤7]
PHADDD (XMM, M128)/[3;≤16]
PHADDSW (MM, M64)/[3;≤7]
PHADDSW (XMM, M128)/[3;≤16]
PHADDW (MM, M64)/[3;≤7]
PHADDW (XMM, M128)/[3;≤16]
PHSUBD (MM, M64)/[3;≤7]
PHSUBD (XMM, M128)/[3;≤16]
PHSUBSW (MM, M64)/[3;≤7]
PHSUBSW (XMM, M128)/[3;≤16]
PHSUBW (MM, M64)/[3;≤7]
PHSUBW (XMM, M128)/[3;≤16]
PMADDUBSW (MM, M64)/[3;≤7]
PMADDUBSW (XMM, M128)/[3;≤16]
PMULHRSW (MM, M64)/[3;≤7]
PMULHRSW (XMM, M128)/[3;≤16]
PSHUFB (MM, M64)/[1;≤5]
PSHUFB (XMM, M128)/[1;≤14]
PSIGNB (MM, M64)/[1;≤5]
PSIGNB (XMM, M128)/[1;≤14]
PSIGND (MM, M64)/[1;≤5]
PSIGND (XMM, M128)/[1;≤14]
PSIGNW (MM, M64)/[1;≤5]
PSIGNW (XMM, M128)/[1;≤14]
