{
	"author": ["Daniele Ludovici", "Francisco Gilabert Villamón", "Simone Medardoni", "Crispín Gómez Requena", "María Engracia Gómez", "Pedro López", "Georgi Nedeltchev Gaydadjiev", "Davide Bertozzi"],
	"booktitle": "DATE",
	"crossref": "conf/date/2009",
	"dblpkey": "conf/date/LudoviciVMRGLGB09",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090727&count=326&index=113",
	"pages": "562-565",
	"publisher": "IEEE",
	"stemmed": ["assess", "fat", "tree", "topolog", "for", "regular", "network", "on", "chip", "design", "under", "nanoscal", "technolog", "constraint"],
	"tag": ["constraints", "design"],
	"title": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2009
}