$date
	Wed Apr  8 15:14:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_bench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ way $end
$scope module count $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ way $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
b0 !
$end
#50
1#
#100
b1101 !
b1101 %
1"
#200
0"
#300
b1100 !
b1100 %
1"
#400
0"
#500
b1011 !
b1011 %
1"
#600
0"
#700
b1001 !
b1001 %
1"
#800
0"
#900
b1000 !
b1000 %
1"
#1000
0"
#1100
b110 !
b110 %
1"
#1200
0"
#1300
b101 !
b101 %
1"
#1400
0"
#1500
b100 !
b100 %
1"
#1600
0"
#1700
b11 !
b11 %
1"
#1800
0"
#1900
b10 !
b10 %
1"
#2000
0"
#2100
b1 !
b1 %
1"
#2200
0"
#2300
b0 !
b0 %
1"
#2400
0"
#2500
b1101 !
b1101 %
1"
#2600
0"
#2700
b1100 !
b1100 %
1"
#2800
0"
#2900
b1011 !
b1011 %
1"
#3000
0"
#3100
b1001 !
b1001 %
1"
#3200
0"
#3300
b1000 !
b1000 %
1"
#3400
0"
#3500
b110 !
b110 %
1"
#3600
0"
#3700
b101 !
b101 %
1"
#3800
0"
#3900
b100 !
b100 %
1"
#4000
0"
#4100
b11 !
b11 %
1"
#4200
0"
#4300
b10 !
b10 %
1"
#4400
0"
#4500
b1 !
b1 %
1"
#4600
0"
#4700
b0 !
b0 %
1"
#4800
0"
#4900
b1101 !
b1101 %
1"
#5000
0"
#5050
1$
#5100
b0 !
b0 %
1"
#5200
0"
#5300
b1 !
b1 %
1"
#5400
0"
#5500
b10 !
b10 %
1"
#5600
0"
#5700
b11 !
b11 %
1"
#5800
0"
#5900
b100 !
b100 %
1"
#6000
0"
#6100
b101 !
b101 %
1"
#6200
0"
#6300
b110 !
b110 %
1"
#6400
0"
#6500
b1000 !
b1000 %
1"
#6600
0"
#6700
b1001 !
b1001 %
1"
#6800
0"
#6900
b1011 !
b1011 %
1"
#7000
0"
#7100
b1100 !
b1100 %
1"
#7200
0"
#7300
b1101 !
b1101 %
1"
#7400
0"
#7500
b0 !
b0 %
1"
#7600
0"
#7700
b1 !
b1 %
1"
#7800
0"
#7900
b10 !
b10 %
1"
#8000
0"
#8100
b11 !
b11 %
1"
#8200
0"
#8300
b100 !
b100 %
1"
#8400
0"
#8500
b101 !
b101 %
1"
#8600
0"
#8700
b110 !
b110 %
1"
#8800
0"
#8900
b1000 !
b1000 %
1"
#9000
0"
#9100
b1001 !
b1001 %
1"
#9200
0"
#9300
b1011 !
b1011 %
1"
#9400
0"
#9500
b1100 !
b1100 %
1"
#9600
0"
#9700
b1101 !
b1101 %
1"
#9800
0"
#9900
b0 !
b0 %
1"
#10000
0"
#10050
