verilog xil_defaultlib  \
"../../../bd/design_ID/ip/design_ID_IF_0_0/sim/design_ID_IF_0_0.v" \
"../../../bd/design_ID/ip/design_ID_RegsIfId_0_0/sim/design_ID_RegsIfId_0_0.v" \
"../../../bd/design_ID/ip/design_ID_ID_Stage_0_0/sim/design_ID_ID_Stage_0_0.v" \
"../../../bd/design_ID/ip/design_ID_ID_Stage_Reg_0_0/sim/design_ID_ID_Stage_Reg_0_0.v" \
"../../../bd/design_ID/sim/design_ID.v" \

verilog xil_defaultlib "glbl.v"

nosort
