Generating HDL for page 15.62.01.1 E CH I-O STORAGE at 9/19/2020 12:56:06 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_15_62_01_1_E_CH_I_O_STORAGE_tb.vhdl, generating default test bench code.
Note: DOT Function at 5B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 2B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 3D
Found combinatorial loop (need D FF) at output of gate at 2D
Found combinatorial loop (need D FF) at output of gate at 5F
Found combinatorial loop (need D FF) at output of gate at 4F
WARNING: During sheet edge merge, Logic block at 4H pin E outputs to two different signal names: -C INPUT OP TO 1301*E CH vs. -C INPUT OP TO 1405*E CH
WARNING: During sheet edge merge, Logic block at 2H pin G outputs to two different signal names: -C OUTPUT OP TO 1405*E CH vs. -C OUTPUT OP TO 1301*E CH
Removed 19 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 19 outputs from Gate at 1E to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1E14
Added LAMP signal LAMP_15A1F14
Generating Statement for block at 3A with output pin(s) of OUT_3A_B
	and inputs of MS_RECEIVER_LATCH_STAR_1311
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_H
	and inputs of PS_PERCENT_OR_COML_AT,PS_M_OR_L_OP_CODES
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_A, OUT_4B_A
	and inputs of OUT_DOT_5B
	and logic function of NOT
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of OUT_4B_A,PS_2ND_CLOCK_PULSE_2,PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_B
	and inputs of MS_E_CH_FILE_ADDR_TRANSFER
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_1B_A
	and inputs of OUT_DOT_2B
	and logic function of Special
Generating Statement for block at 5C with output pin(s) of OUT_5C_G
	and inputs of PS_I_RING_11_TIME,PS_LOGIC_GATE_F_1
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_B
	and inputs of OUT_5F_NoPin
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_2C_D
	and inputs of OUT_3C_B
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_1C_R
	and inputs of MS_E_CH_FILE_ADDR_TRANSFER
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_G
	and inputs of MS_1401_PRINT,MS_1401_PUNCH
	and logic function of NAND
Generating Statement for block at 3D with *latched* output pin(s) of OUT_3D_K_Latch
	and inputs of MS_E_CH_RESET,OUT_DOT_4D
	and logic function of NAND
Generating Statement for block at 2D with *latched* output pin(s) of OUT_2D_C_Latch
	and inputs of OUT_DOT_3D,OUT_3E_E
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_D
	and inputs of MS_TEST_PRINT_ERROR,MS_E_CH_FORMS_CTRL_OP_CODE_JRJ,MS_TEST_PUNCH_ERROR
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_E
	and inputs of OUT_4B_A,PS_2ND_CLOCK_PULSE_2,PS_W_OR_X_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_F, OUT_2E_F, OUT_2E_F
	and inputs of OUT_DOT_4D
	and logic function of NOT
Generating Statement for block at 1E with output pin(s) of OUT_1E_C
	and inputs of OUT_1C_R,OUT_DOT_3D
	and logic function of Special
Generating Statement for block at 5F with *latched* output pin(s) of OUT_5F_NoPin_Latch, OUT_5F_NoPin_Latch
	and inputs of MS_E_CH_RESET,OUT_DOT_5G
	and logic function of NAND
Generating Statement for block at 4F with *latched* output pin(s) of OUT_4F_P_Latch
	and inputs of OUT_3B_D,OUT_5F_NoPin,MS_E_CH_STACK_SEL_OP_CODE
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_C, OUT_3F_C, OUT_3F_C
	and inputs of OUT_DOT_5G
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_E
	and inputs of MS_1401_READ,MS_RECEIVER_LATCH_STAR_1311,MS_TEST_READ_E_OR_F
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_A
	and inputs of OUT_3F_C
	and logic function of EQUAL
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_2E_F
	and logic function of EQUAL
Generating Statement for block at 4H with output pin(s) of OUT_4H_E, OUT_4H_E
	and inputs of OUT_3F_C
	and logic function of EQUAL
Generating Statement for block at 2H with output pin(s) of OUT_2H_G, OUT_2H_G
	and inputs of OUT_2E_F
	and logic function of EQUAL
Generating Statement for block at 4I with output pin(s) of OUT_4I_B
	and inputs of OUT_3F_C
	and logic function of NOT
Generating Statement for block at 3I with output pin(s) of 
	and inputs of OUT_4I_B
	and logic function of Lamp
Generating Statement for block at 2I with output pin(s) of OUT_2I_A
	and inputs of OUT_2E_F
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of 
	and inputs of OUT_2I_A
	and logic function of Lamp
Generating Statement for block at 5B with output pin(s) of OUT_DOT_5B
	and inputs of OUT_5B_H,OUT_5C_G
	and logic function of OR
Generating Statement for block at 2B with output pin(s) of OUT_DOT_2B, OUT_DOT_2B
	and inputs of OUT_2B_B,OUT_2C_D
	and logic function of OR
Generating Statement for block at 3D with output pin(s) of OUT_DOT_3D, OUT_DOT_3D
	and inputs of OUT_3A_B,OUT_3D_K
	and logic function of OR
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D, OUT_DOT_4D
	and inputs of OUT_4D_G,OUT_2D_C,OUT_4E_D
	and logic function of OR
Generating Statement for block at 5G with output pin(s) of OUT_DOT_5G, OUT_DOT_5G
	and inputs of OUT_4F_P,OUT_5G_E
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_E_CH_INPUT_MODE
	from gate output OUT_1B_A
Generating output sheet edge signal assignment to 
	signal PS_E_CH_OUTPUT_MODE
	from gate output OUT_1E_C
Generating output sheet edge signal assignment to 
	signal MC_INPUT_MODE_TO_BUFFER
	from gate output OUT_4G_A
Generating output sheet edge signal assignment to 
	signal MC_OUTPUT_MODE_TO_BUFFER
	from gate output OUT_2G_E
Generating output sheet edge signal assignment to 
	signal MC_INPUT_OP_TO_1405_STAR_E_CH
	from gate output OUT_4H_E
Generating output sheet edge signal assignment to 
	signal MC_INPUT_OP_TO_1301_STAR_E_CH
	from gate output OUT_4H_E
Generating output sheet edge signal assignment to 
	signal MC_OUTPUT_OP_TO_1301_STAR_E_CH
	from gate output OUT_2H_G
Generating output sheet edge signal assignment to 
	signal MC_OUTPUT_OP_TO_1405_STAR_E_CH
	from gate output OUT_2H_G
Generating output sheet edge signal assignment to 
	signal MS_E_CH_INPUT_MODE
	from gate output OUT_DOT_2B
Generating D Flip Flop for block at 3D
Generating D Flip Flop for block at 2D
Generating D Flip Flop for block at 5F
Generating D Flip Flop for block at 4F
