[2025-09-16 22:56:47] START suite=qualcomm_srv trace=srv648_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv648_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2579112 heartbeat IPC: 3.877 cumulative IPC: 3.877 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5005043 heartbeat IPC: 4.122 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5005043 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5005043 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13333924 heartbeat IPC: 1.201 cumulative IPC: 1.201 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21635524 heartbeat IPC: 1.205 cumulative IPC: 1.203 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29902394 heartbeat IPC: 1.21 cumulative IPC: 1.205 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38189043 heartbeat IPC: 1.207 cumulative IPC: 1.205 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 46498333 heartbeat IPC: 1.203 cumulative IPC: 1.205 (Simulation time: 00 hr 06 min 39 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 54811863 heartbeat IPC: 1.203 cumulative IPC: 1.205 (Simulation time: 00 hr 07 min 42 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv648_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 63226202 heartbeat IPC: 1.188 cumulative IPC: 1.202 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71656504 heartbeat IPC: 1.186 cumulative IPC: 1.2 (Simulation time: 00 hr 09 min 57 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 80057185 heartbeat IPC: 1.19 cumulative IPC: 1.199 (Simulation time: 00 hr 11 min 02 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83455827 cumulative IPC: 1.198 (Simulation time: 00 hr 12 min 09 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83455827 cumulative IPC: 1.198 (Simulation time: 00 hr 12 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv648_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.198 instructions: 100000001 cycles: 83455827
CPU 0 Branch Prediction Accuracy: 92.64% MPKI: 13.07 Average ROB Occupancy at Mispredict: 29.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08596
BRANCH_INDIRECT: 0.372
BRANCH_CONDITIONAL: 11.24
BRANCH_DIRECT_CALL: 0.4211
BRANCH_INDIRECT_CALL: 0.5444
BRANCH_RETURN: 0.4062


====Backend Stall Breakdown====
ROB_STALL: 11185
LQ_STALL: 0
SQ_STALL: 50058


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 400
REPLAY_LOAD: 319
NON_REPLAY_LOAD: 3.1405137

== Total ==
ADDR_TRANS: 400
REPLAY_LOAD: 638
NON_REPLAY_LOAD: 10147

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 3231

cpu0->cpu0_STLB TOTAL        ACCESS:    2118916 HIT:    2118212 MISS:        704 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2118916 HIT:    2118212 MISS:        704 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 127.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9452682 HIT:    8669970 MISS:     782712 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7727061 HIT:    7009995 MISS:     717066 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579575 HIT:     527944 MISS:      51631 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144769 HIT:    1131561 MISS:      13208 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1277 HIT:        470 MISS:        807 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15861285 HIT:    7739873 MISS:    8121412 MSHR_MERGE:    2023583
cpu0->cpu0_L1I LOAD         ACCESS:   15861285 HIT:    7739873 MISS:    8121412 MSHR_MERGE:    2023583
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.85 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30662496 HIT:   26780901 MISS:    3881595 MSHR_MERGE:    1671503
cpu0->cpu0_L1D LOAD         ACCESS:   16780022 HIT:   14663490 MISS:    2116532 MSHR_MERGE:     487294
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13881057 HIT:   12117297 MISS:    1763760 MSHR_MERGE:    1184183
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1417 HIT:        114 MISS:       1303 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12994860 HIT:   10719019 MISS:    2275841 MSHR_MERGE:    1146510
cpu0->cpu0_ITLB LOAD         ACCESS:   12994860 HIT:   10719019 MISS:    2275841 MSHR_MERGE:    1146510
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29146084 HIT:   27817545 MISS:    1328539 MSHR_MERGE:     338953
cpu0->cpu0_DTLB LOAD         ACCESS:   29146084 HIT:   27817545 MISS:    1328539 MSHR_MERGE:     338953
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->LLC TOTAL        ACCESS:     881613 HIT:     871694 MISS:       9919 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     717066 HIT:     707431 MISS:       9635 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51631 HIT:      51594 MISS:         37 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     112109 HIT:     112105 MISS:          4 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        807 HIT:        564 MISS:        243 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         82
  ROW_BUFFER_MISS:       9833
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          7
  FULL:          0
Channel 0 REFRESHES ISSUED:       6954

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       550327       532221        61883          706
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           39           71           11
  STLB miss resolved @ L2C                0           35          241          253           17
  STLB miss resolved @ LLC                0           31          223          373           43
  STLB miss resolved @ MEM                0            0           82          112          117

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198052        46183      1526022       134631           11
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            7            9
  STLB miss resolved @ L2C                0            0            0            7            2
  STLB miss resolved @ LLC                0            7            9           27            5
  STLB miss resolved @ MEM                0            0            3           16           27
[2025-09-16 23:08:56] END   suite=qualcomm_srv trace=srv648_ap (rc=0)
