--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VGAWrite.twx VGAWrite.ncd -o VGAWrite.twr VGAWrite.pcf

Design file:              VGAWrite.ncd
Physical constraint file: VGAWrite.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 167 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.890ns.
--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_4 (SLICE_X2Y15.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_6 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_6 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.BQ       Tcko                  0.391   frogLogic/froggerHorizState<0>
                                                       frogLogic/froggerHorizState_6
    SLICE_X2Y15.B1       net (fanout=3)        0.628   frogLogic/froggerHorizState<6>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.CMUX     Tilo                  0.251   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0086_inv1
    SLICE_X2Y15.A1       net (fanout=4)        0.678   frogLogic/_n0086_inv
    SLICE_X2Y15.CLK      Tas                   0.341   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (1.188ns logic, 1.658ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_3 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.898ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.623 - 0.579)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_3 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.AQ       Tcko                  0.408   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    SLICE_X2Y15.B3       net (fanout=4)        0.663   frogLogic/froggerHorizState<3>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.CMUX     Tilo                  0.251   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0086_inv1
    SLICE_X2Y15.A1       net (fanout=4)        0.678   frogLogic/_n0086_inv
    SLICE_X2Y15.CLK      Tas                   0.341   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (1.205ns logic, 1.693ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_4 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.709ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_4 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y15.AQ       Tcko                  0.408   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4
    SLICE_X2Y15.B2       net (fanout=5)        0.474   frogLogic/froggerHorizState<4>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.CMUX     Tilo                  0.251   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n0086_inv1
    SLICE_X2Y15.A1       net (fanout=4)        0.678   frogLogic/_n0086_inv
    SLICE_X2Y15.CLK      Tas                   0.341   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (1.205ns logic, 1.504ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_1 (SLICE_X3Y16.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_6 (FF)
  Destination:          frogLogic/froggerHorizState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.711ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.561 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_6 to frogLogic/froggerHorizState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.BQ       Tcko                  0.391   frogLogic/froggerHorizState<0>
                                                       frogLogic/froggerHorizState_6
    SLICE_X2Y15.B1       net (fanout=3)        0.628   frogLogic/froggerHorizState<6>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.C        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n00771
    SLICE_X3Y16.A2       net (fanout=4)        0.608   frogLogic/_n0077
    SLICE_X3Y16.CLK      Tas                   0.322   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1_glue_set
                                                       frogLogic/froggerHorizState_1
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (1.123ns logic, 1.588ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_3 (FF)
  Destination:          frogLogic/froggerHorizState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_3 to frogLogic/froggerHorizState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.AQ       Tcko                  0.408   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    SLICE_X2Y15.B3       net (fanout=4)        0.663   frogLogic/froggerHorizState<3>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.C        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n00771
    SLICE_X3Y16.A2       net (fanout=4)        0.608   frogLogic/_n0077
    SLICE_X3Y16.CLK      Tas                   0.322   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1_glue_set
                                                       frogLogic/froggerHorizState_1
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (1.140ns logic, 1.623ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_4 (FF)
  Destination:          frogLogic/froggerHorizState_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.574ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.561 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_4 to frogLogic/froggerHorizState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y15.AQ       Tcko                  0.408   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4
    SLICE_X2Y15.B2       net (fanout=5)        0.474   frogLogic/froggerHorizState<4>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.C        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n00771
    SLICE_X3Y16.A2       net (fanout=4)        0.608   frogLogic/_n0077
    SLICE_X3Y16.CLK      Tas                   0.322   frogLogic/froggerHorizState<1>
                                                       frogLogic/froggerHorizState_1_glue_set
                                                       frogLogic/froggerHorizState_1
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (1.140ns logic, 1.434ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_3 (SLICE_X2Y17.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_6 (FF)
  Destination:          frogLogic/froggerHorizState_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.560 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_6 to frogLogic/froggerHorizState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.BQ       Tcko                  0.391   frogLogic/froggerHorizState<0>
                                                       frogLogic/froggerHorizState_6
    SLICE_X2Y15.B1       net (fanout=3)        0.628   frogLogic/froggerHorizState<6>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.C        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n00771
    SLICE_X2Y17.SR       net (fanout=4)        0.452   frogLogic/_n0077
    SLICE_X2Y17.CLK      Tsrck                 0.444   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (1.245ns logic, 1.432ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_3 (FF)
  Destination:          frogLogic/froggerHorizState_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_3 to frogLogic/froggerHorizState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.AQ       Tcko                  0.408   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    SLICE_X2Y15.B3       net (fanout=4)        0.663   frogLogic/froggerHorizState<3>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.C        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n00771
    SLICE_X2Y17.SR       net (fanout=4)        0.452   frogLogic/_n0077
    SLICE_X2Y17.CLK      Tsrck                 0.444   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (1.262ns logic, 1.467ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/froggerHorizState_4 (FF)
  Destination:          frogLogic/froggerHorizState_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.560 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/froggerHorizState_4 to frogLogic/froggerHorizState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y15.AQ       Tcko                  0.408   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4
    SLICE_X2Y15.B2       net (fanout=5)        0.474   frogLogic/froggerHorizState<4>
    SLICE_X2Y15.B        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>11
    SLICE_X2Y15.C4       net (fanout=2)        0.352   frogLogic/froggerHorizState[7]_GND_3_o_equal_33_o<7>1
    SLICE_X2Y15.C        Tilo                  0.205   frogLogic/froggerHorizState<4>
                                                       frogLogic/_n00771
    SLICE_X2Y17.SR       net (fanout=4)        0.452   frogLogic/_n0077
    SLICE_X2Y17.CLK      Tsrck                 0.444   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (1.262ns logic, 1.278ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerVerticalState_2 (SLICE_X3Y19.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerVerticalState_1 (FF)
  Destination:          frogLogic/froggerVerticalState_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerVerticalState_1 to frogLogic/froggerVerticalState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.BQ       Tcko                  0.198   frogLogic/froggerVerticalState<1>
                                                       frogLogic/froggerVerticalState_1
    SLICE_X3Y19.B5       net (fanout=7)        0.075   frogLogic/froggerVerticalState<1>
    SLICE_X3Y19.CLK      Tah         (-Th)    -0.155   frogLogic/froggerVerticalState<1>
                                                       frogLogic/Result<2>11
                                                       frogLogic/froggerVerticalState_2
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.353ns logic, 0.075ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerVerticalState_0 (SLICE_X3Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerVerticalState_0 (FF)
  Destination:          frogLogic/froggerVerticalState_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerVerticalState_0 to frogLogic/froggerVerticalState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.AQ       Tcko                  0.198   frogLogic/froggerVerticalState<1>
                                                       frogLogic/froggerVerticalState_0
    SLICE_X3Y19.A6       net (fanout=8)        0.031   frogLogic/froggerVerticalState<0>
    SLICE_X3Y19.CLK      Tah         (-Th)    -0.215   frogLogic/froggerVerticalState<1>
                                                       frogLogic/Result<0>11_INV_0
                                                       frogLogic/froggerVerticalState_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_4 (SLICE_X2Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerHorizState_3 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.406 - 0.337)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerHorizState_3 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y17.AQ       Tcko                  0.200   frogLogic/froggerHorizState<3>
                                                       frogLogic/froggerHorizState_3
    SLICE_X2Y15.A6       net (fanout=4)        0.150   frogLogic/froggerHorizState<3>
    SLICE_X2Y15.CLK      Tah         (-Th)    -0.190   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.390ns logic, 0.150ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/froggerHorizState<4>/CLK
  Logical resource: frogLogic/froggerHorizState_4/CK
  Location pin: SLICE_X2Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/froggerHorizState<3>/CLK
  Logical resource: frogLogic/froggerHorizState_3/CK
  Location pin: SLICE_X2Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.890|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 167 paths, 0 nets, and 53 connections

Design statistics:
   Minimum period:   2.890ns{1}   (Maximum frequency: 346.021MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 13 18:25:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



