#[doc = "Register `PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg1_pru1` reader"]
pub type R = crate::R<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec>;
#[doc = "Register `PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg1_pru1` writer"]
pub type W = crate::W<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec>;
#[doc = "Field `RX_CLASS0_SEL` reader - 1:0\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass0SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS0_SEL` writer - 1:0\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass0SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS1_SEL` reader - 3:2\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass1SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS1_SEL` writer - 3:2\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass1SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS2_SEL` reader - 5:4\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass2SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS2_SEL` writer - 5:4\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass2SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS3_SEL` reader - 7:6\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass3SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS3_SEL` writer - 7:6\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass3SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS4_SEL` reader - 9:8\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass4SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS4_SEL` writer - 9:8\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass4SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS5_SEL` reader - 11:10\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass5SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS5_SEL` writer - 11:10\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass5SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS6_SEL` reader - 13:12\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass6SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS6_SEL` writer - 13:12\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass6SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS7_SEL` reader - 15:14\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass7SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS7_SEL` writer - 15:14\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass7SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS8_SEL` reader - 17:16\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass8SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS8_SEL` writer - 17:16\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass8SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS9_SEL` reader - 19:18\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass9SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS9_SEL` writer - 19:18\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass9SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS10_SEL` reader - 21:20\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass10SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS10_SEL` writer - 21:20\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass10SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS11_SEL` reader - 23:22\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass11SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS11_SEL` writer - 23:22\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass11SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS12_SEL` reader - 25:24\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass12SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS12_SEL` writer - 25:24\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass12SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS13_SEL` reader - 27:26\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass13SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS13_SEL` writer - 27:26\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass13SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS14_SEL` reader - 29:28\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass14SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS14_SEL` writer - 29:28\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass14SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `RX_CLASS15_SEL` reader - 31:30\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass15SelR = crate::FieldReader;
#[doc = "Field `RX_CLASS15_SEL` writer - 31:30\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
pub type RxClass15SelW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
impl R {
    #[doc = "Bits 0:1 - 1:0\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class0_sel(&self) -> RxClass0SelR {
        RxClass0SelR::new((self.bits & 3) as u8)
    }
    #[doc = "Bits 2:3 - 3:2\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class1_sel(&self) -> RxClass1SelR {
        RxClass1SelR::new(((self.bits >> 2) & 3) as u8)
    }
    #[doc = "Bits 4:5 - 5:4\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class2_sel(&self) -> RxClass2SelR {
        RxClass2SelR::new(((self.bits >> 4) & 3) as u8)
    }
    #[doc = "Bits 6:7 - 7:6\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class3_sel(&self) -> RxClass3SelR {
        RxClass3SelR::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bits 8:9 - 9:8\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class4_sel(&self) -> RxClass4SelR {
        RxClass4SelR::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bits 10:11 - 11:10\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class5_sel(&self) -> RxClass5SelR {
        RxClass5SelR::new(((self.bits >> 10) & 3) as u8)
    }
    #[doc = "Bits 12:13 - 13:12\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class6_sel(&self) -> RxClass6SelR {
        RxClass6SelR::new(((self.bits >> 12) & 3) as u8)
    }
    #[doc = "Bits 14:15 - 15:14\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class7_sel(&self) -> RxClass7SelR {
        RxClass7SelR::new(((self.bits >> 14) & 3) as u8)
    }
    #[doc = "Bits 16:17 - 17:16\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class8_sel(&self) -> RxClass8SelR {
        RxClass8SelR::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bits 18:19 - 19:18\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class9_sel(&self) -> RxClass9SelR {
        RxClass9SelR::new(((self.bits >> 18) & 3) as u8)
    }
    #[doc = "Bits 20:21 - 21:20\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class10_sel(&self) -> RxClass10SelR {
        RxClass10SelR::new(((self.bits >> 20) & 3) as u8)
    }
    #[doc = "Bits 22:23 - 23:22\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class11_sel(&self) -> RxClass11SelR {
        RxClass11SelR::new(((self.bits >> 22) & 3) as u8)
    }
    #[doc = "Bits 24:25 - 25:24\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class12_sel(&self) -> RxClass12SelR {
        RxClass12SelR::new(((self.bits >> 24) & 3) as u8)
    }
    #[doc = "Bits 26:27 - 27:26\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class13_sel(&self) -> RxClass13SelR {
        RxClass13SelR::new(((self.bits >> 26) & 3) as u8)
    }
    #[doc = "Bits 28:29 - 29:28\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class14_sel(&self) -> RxClass14SelR {
        RxClass14SelR::new(((self.bits >> 28) & 3) as u8)
    }
    #[doc = "Bits 30:31 - 31:30\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    pub fn rx_class15_sel(&self) -> RxClass15SelR {
        RxClass15SelR::new(((self.bits >> 30) & 3) as u8)
    }
}
impl W {
    #[doc = "Bits 0:1 - 1:0\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class0_sel(
        &mut self,
    ) -> RxClass0SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass0SelW::new(self, 0)
    }
    #[doc = "Bits 2:3 - 3:2\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class1_sel(
        &mut self,
    ) -> RxClass1SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass1SelW::new(self, 2)
    }
    #[doc = "Bits 4:5 - 5:4\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class2_sel(
        &mut self,
    ) -> RxClass2SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass2SelW::new(self, 4)
    }
    #[doc = "Bits 6:7 - 7:6\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class3_sel(
        &mut self,
    ) -> RxClass3SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass3SelW::new(self, 6)
    }
    #[doc = "Bits 8:9 - 9:8\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class4_sel(
        &mut self,
    ) -> RxClass4SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass4SelW::new(self, 8)
    }
    #[doc = "Bits 10:11 - 11:10\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class5_sel(
        &mut self,
    ) -> RxClass5SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass5SelW::new(self, 10)
    }
    #[doc = "Bits 12:13 - 13:12\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class6_sel(
        &mut self,
    ) -> RxClass6SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass6SelW::new(self, 12)
    }
    #[doc = "Bits 14:15 - 15:14\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class7_sel(
        &mut self,
    ) -> RxClass7SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass7SelW::new(self, 14)
    }
    #[doc = "Bits 16:17 - 17:16\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class8_sel(
        &mut self,
    ) -> RxClass8SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass8SelW::new(self, 16)
    }
    #[doc = "Bits 18:19 - 19:18\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class9_sel(
        &mut self,
    ) -> RxClass9SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass9SelW::new(self, 18)
    }
    #[doc = "Bits 20:21 - 21:20\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class10_sel(
        &mut self,
    ) -> RxClass10SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass10SelW::new(self, 20)
    }
    #[doc = "Bits 22:23 - 23:22\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class11_sel(
        &mut self,
    ) -> RxClass11SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass11SelW::new(self, 22)
    }
    #[doc = "Bits 24:25 - 25:24\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class12_sel(
        &mut self,
    ) -> RxClass12SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass12SelW::new(self, 24)
    }
    #[doc = "Bits 26:27 - 27:26\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class13_sel(
        &mut self,
    ) -> RxClass13SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass13SelW::new(self, 26)
    }
    #[doc = "Bits 28:29 - 29:28\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class14_sel(
        &mut self,
    ) -> RxClass14SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass14SelW::new(self, 28)
    }
    #[doc = "Bits 30:31 - 31:30\\]
rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND"]
    #[inline(always)]
    #[must_use]
    pub fn rx_class15_sel(
        &mut self,
    ) -> RxClass15SelW<Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec> {
        RxClass15SelW::new(self, 30)
    }
}
#[doc = "PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg1_pru1\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_mii_rt__pr1_mii_rt_g_cfg__regs_g_rx_class_cfg1_pru1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_mii_rt__pr1_mii_rt_g_cfg__regs_g_rx_class_cfg1_pru1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec;
impl crate::RegisterSpec for Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_mii_rt__pr1_mii_rt_g_cfg__regs_g_rx_class_cfg1_pru1::R`](R) reader structure"]
impl crate::Readable for Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_mii_rt__pr1_mii_rt_g_cfg__regs_g_rx_class_cfg1_pru1::W`](W) writer structure"]
impl crate::Writable for Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg1_pru1 to value 0"]
impl crate::Resettable for Pr1MiiRt_Pr1MiiRtGCfg_RegsGRxClassCfg1Pru1Spec {
    const RESET_VALUE: u32 = 0;
}
