C:\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe  -osyn  "C:\Users\markul4\Desktop\lab4 PLIS\impl1\synwork\lab4PLIS_impl1_hdl_.srs"  -top  CNT19  -prodtype  synplify_pro  -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "C:\Users\markul4\Desktop\lab4 PLIS\impl1\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd -lib work "C:\Users\markul4\Desktop\lab4 PLIS\impl1\source\cntr19 FPGA.vhd"  -log  "C:\Users\markul4\Desktop\lab4 PLIS\impl1\syntax.log"  -fileorder  "C:\Users\markul4\Desktop\lab4 PLIS\impl1\syntmp\hdlorder.tcl"  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe -osyn "C:\Users\markul4\Desktop\lab4 PLIS\impl1\synwork\lab4PLIS_impl1_hdl_.srs" -top CNT19 -prodtype synplify_pro -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "C:\Users\markul4\Desktop\lab4 PLIS\impl1\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd -lib work "C:\Users\markul4\Desktop\lab4 PLIS\impl1\source\cntr19 FPGA.vhd" -log "C:\Users\markul4\Desktop\lab4 PLIS\impl1\syntax.log" -fileorder "C:\Users\markul4\Desktop\lab4 PLIS\impl1\syntmp\hdlorder.tcl" -jobname "hdl_info_gen"
rc:0 success:1 runtime:0
file:..\synwork\lab4PLIS_impl1_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\vhdl\xp2.vhd|io:i|time:1542231136|size:146261|exec:0|csum:39E3C05F2F228E6747F370884BDFBB67
file:..\source\cntr19 FPGA.vhd|io:i|time:1652945830|size:857|exec:0|csum:072C4E59CA57B6992B7E79E8412434D2
file:..\syntax.log|io:o|time:1653319249|size:1129|exec:0|csum:
file:..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe|io:i|time:1603955922|size:6088192|exec:1|csum:65784030B81A37FDBF615E387BAB679B
