{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 03:05:42 2014 " "Info: Processing started: Wed Oct 01 03:05:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 part4.v(11) " "Info (10281): Verilog HDL Declaration information at part4.v(11): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 part4.v(15) " "Info (10281): Verilog HDL Declaration information at part4.v(15): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 8 8 " "Info (12021): Found 8 design units, including 8 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Info (12023): Found entity 1: part3" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info (12023): Found entity 2: full_adder" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 b2d_7seg " "Info (12023): Found entity 3: b2d_7seg" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 comparator " "Info (12023): Found entity 4: comparator" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 comparator9 " "Info (12023): Found entity 5: comparator9" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 circuitA " "Info (12023): Found entity 6: circuitA" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 circuitB " "Info (12023): Found entity 7: circuitB" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 mux_4bit_2to1 " "Info (12023): Found entity 8: mux_4bit_2to1" {  } { { "part4.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "part4 " "Error (12007): Top-level design entity \"part4\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.map.smsg " "Info (144001): Generated suppressed messages file E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part4/part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Error: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 01 03:05:43 2014 " "Error: Processing ended: Wed Oct 01 03:05:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
