
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009386                       # Number of seconds simulated
sim_ticks                                  9385912728                       # Number of ticks simulated
final_tick                               521995115616                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199723                       # Simulator instruction rate (inst/s)
host_op_rate                                   253587                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 239933                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344436                       # Number of bytes of host memory used
host_seconds                                 39118.84                       # Real time elapsed on the host
sim_insts                                  7812948395                       # Number of instructions simulated
sim_ops                                    9920029117                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       323072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       273664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       278528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       275712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       275456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       200704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       103552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       272896                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2040192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       507520                       # Number of bytes written to this memory
system.physmem.bytes_written::total            507520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2524                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2138                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2176                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2154                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2152                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1568                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          809                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2132                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15939                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3965                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3965                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       463674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     34420947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       490949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29156887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       477311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29675111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       490949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     29375087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       504586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     29347812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       409124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     21383536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       559136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11032704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       504586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     29075063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               217367459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       463674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       490949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       477311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       490949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       504586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       409124                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       559136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       504586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3900313                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54072525                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54072525                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54072525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       463674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     34420947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       490949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29156887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       477311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29675111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       490949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     29375087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       504586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     29347812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       409124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     21383536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       559136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11032704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       504586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     29075063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              271439984                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22508185                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1757609                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1585543                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93951                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       665305                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626839                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96856                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18612323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11057658                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1757609                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       723695                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2185522                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295421                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        403051                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1070191                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21400012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.935305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19214490     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77657      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160341      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66153      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362706      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322415      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62564      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131324      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002362      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21400012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078088                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491273                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18508572                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       508179                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2177242                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7135                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198878                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154476                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12964963                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1461                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198878                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18528057                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         352408                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        96053                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166019                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58591                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12957095                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24468                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          333                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15219873                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61025473                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61025473                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747136                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1517                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          773                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           150392                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14124                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75239                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12930542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12425809                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6594                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1011299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2424947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21400012                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580645                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378216                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16987282     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1318976      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1086269      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       468284      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594196      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575581      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327502      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25634      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16288      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21400012                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31455     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        245063     86.39%     97.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7167      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7798485     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108455      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977419     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540706     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12425809                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552057                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283685                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022830                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46541909                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13943709                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12318583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12709494                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22263                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120050                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10162                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1105                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198878                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         320087                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16333                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12932072                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054393                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544477                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          773                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        54000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110056                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12337944                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967286                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87865                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507844                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616528                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540558                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548154                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12319044                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12318583                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653816                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13113222                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547293                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507413                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1181840                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95806                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21201134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16941069     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1553302      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729906      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721373      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195565      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       838780      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62674      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45706      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112759      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21201134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112759                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34021640                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26065507                       # The number of ROB writes
system.switch_cpus0.timesIdled                 409983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1108173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.250818                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.250818                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444283                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444283                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60989276                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14310981                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15433050                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22508185                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1834789                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1500875                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       180417                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       755731                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          721724                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          188258                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8061                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17787040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10412549                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1834789                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       909982                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2181302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         525251                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        310225                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1095247                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       181650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20619431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18438129     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          118093      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          186296      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          296864      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          123524      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          137613      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          147394      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95457      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1076061      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20619431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081517                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462612                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17625931                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       472959                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2174274                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5672                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        340592                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       300274                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12714170                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1640                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        340592                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17653197                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         149534                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       246082                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2153026                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        76997                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12705221                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1652                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21274                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        29455                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3294                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17637303                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59102171                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59102171                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15028805                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2608474                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3255                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1801                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           234470                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1212061                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       650717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19235                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       147096                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12685501                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3265                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11994877                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15116                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1628202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3640956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          330                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20619431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.274152                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15565075     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2028175      9.84%     85.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1108080      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       755003      3.66%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       708979      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       203518      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       159360      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        54061      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        37180      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20619431                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2871     12.67%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8862     39.10%     51.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10931     48.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10048034     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189692      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1453      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1109020      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       646678      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11994877                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532912                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22664                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001889                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44646964                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14317119                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11799415                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12017541                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36022                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       219955                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        20060                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          769                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        340592                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         102791                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10552                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12688790                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1212061                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       650717                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1799                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7749                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104628                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       103589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       208217                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11822328                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1042723                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       172548                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1689090                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1662787                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            646367                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525246                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11799599                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11799415                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6900510                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18032000                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524228                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382681                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8828585                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10821526                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1867276                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2935                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       184005                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20278839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533636                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15883714     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2129354     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       829796      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       445409      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       333587      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       186496      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       115933      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102473      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       252077      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20278839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8828585                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10821526                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1622763                       # Number of memory references committed
system.switch_cpus1.commit.loads               992106                       # Number of loads committed
system.switch_cpus1.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1553317                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9751047                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       219829                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       252077                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32715499                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25718244                       # The number of ROB writes
system.switch_cpus1.timesIdled                 288754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1888754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8828585                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10821526                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8828585                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.549467                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.549467                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392239                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392239                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53311447                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16357079                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11856935                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2932                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                22508185                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1832834                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1499108                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       180705                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       751789                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          720541                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          187915                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8055                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17786020                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10402181                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1832834                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       908456                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2178392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         526375                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        308667                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1095278                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       182006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20614805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18436413     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          117492      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          185838      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          296955      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          123031      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          136917      0.66%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          146605      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96527      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1075027      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20614805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081430                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462151                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17624028                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       472287                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2171377                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         5656                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        341454                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       300147                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12701900                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1625                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        341454                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17651395                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         152693                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       241431                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2150114                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        77715                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12693918                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1458                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21294                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        29896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3231                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17621845                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59045979                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59045979                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15007931                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2613884                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3163                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1711                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           236164                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1210852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       649804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19199                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       147947                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12674848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3174                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11981799                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15163                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1630274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3649899                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20614805                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581223                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273462                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15565432     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2025491      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1106884      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       756681      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       707220      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       202756      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       159594      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        53703      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        37044      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20614805                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2870     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9041     39.62%     52.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10909     47.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10037640     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189540      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1451      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1107309      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       645859      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11981799                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532331                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22820                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001905                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44616379                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14308442                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11786567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12004619                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        35519                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       220119                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        20020                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          769                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        341454                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         107468                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10621                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12678046                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1210852                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       649804                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1712                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7842                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          150                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       104870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       103566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       208436                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11809527                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1041763                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       172265                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1687313                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1660776                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            645550                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524677                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11786795                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11786567                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6891856                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18007727                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523657                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382717                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8816319                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     10806511                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1871546                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2929                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       184271                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20273351                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386029                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     15883071     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2127771     10.50%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       828655      4.09%     92.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       444309      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       333603      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186342      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       115734      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102951      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       250915      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20273351                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8816319                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10806511                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1620513                       # Number of memory references committed
system.switch_cpus2.commit.loads               990729                       # Number of loads committed
system.switch_cpus2.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1551163                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9737520                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       219526                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       250915                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            32700428                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25697620                       # The number of ROB writes
system.switch_cpus2.timesIdled                 288970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1893380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8816319                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10806511                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8816319                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.553014                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.553014                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391694                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391694                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53252506                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16338089                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11845081                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          2924                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22508185                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1834222                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1500546                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       180554                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       753110                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          721065                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          187812                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         7982                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17782263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10409822                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1834222                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       908877                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2180586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         526497                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        309442                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1095045                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       181767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20614296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18433710     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          118214      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          185950      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          297304      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          123216      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          137160      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          146590      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95813      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1076339      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20614296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081491                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462491                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17620051                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       473299                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2173489                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         5720                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        341734                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       300107                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12711053                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1615                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        341734                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17647886                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         151251                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       243633                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2151824                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        77965                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12702189                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1600                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21434                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        29962                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         3235                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     17631465                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     59086243                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     59086243                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15013040                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2618419                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3214                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1759                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           237340                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1211977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       650483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19280                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       147843                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12682231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3226                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11985670                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        15174                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1637321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3667721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          296                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20614296                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581425                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273812                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15563756     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2026118      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1107500      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       755447      3.66%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       707912      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       202890      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       159725      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        53821      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        37127      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20614296                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2860     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9099     39.78%     52.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10915     47.72%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10040464     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189619      1.58%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1451      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1107778      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       646358      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11985670                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532503                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              22874                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001908                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44623684                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14322930                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11790048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12008544                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        35608                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       220929                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        20505                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          776                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        341734                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         105266                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10516                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12685484                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1211977                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       650483                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1763                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       104760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       103744                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       208504                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11813168                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1042019                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       172502                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1688026                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1661260                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            646007                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524839                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11790262                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11790048                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6894414                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18020081                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523812                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382596                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8819249                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     10810119                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1875391                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2930                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       184111                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20272562                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533239                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386434                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15881845     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2127401     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       828855      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       444488      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       333781      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       186222      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       115854      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102742      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       251374      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20272562                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8819249                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      10810119                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1621024                       # Number of memory references committed
system.switch_cpus3.commit.loads               991046                       # Number of loads committed
system.switch_cpus3.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1551676                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9740764                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       219597                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       251374                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            32706633                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25712788                       # The number of ROB writes
system.switch_cpus3.timesIdled                 288816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1893889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8819249                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             10810119                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8819249                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.552166                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.552166                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391824                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391824                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53268492                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16343303                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11853175                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          2926                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                22508185                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1832249                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1498604                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       180774                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       752804                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          720321                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          187949                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8043                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17780132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10401028                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1832249                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       908270                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2178189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         526885                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        315362                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1094805                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       181946                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20615852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.968651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18437663     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          118090      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          185168      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          296669      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          122660      0.59%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          137313      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          147063      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           96013      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1075213      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20615852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081404                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462100                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17618182                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       479006                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2171074                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         5689                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        341898                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       300057                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12701125                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1618                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        341898                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17645665                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         153003                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       248087                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2149752                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        77444                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12692543                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1620                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21595                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         3005                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     17615933                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     59044325                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     59044325                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15004125                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2611808                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3255                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1804                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           235777                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1211384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       650274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19258                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       147985                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12673535                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11980344                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15271                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1633450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3653819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20615852                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581123                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273571                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15567844     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2025268      9.82%     85.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1106218      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       755144      3.66%     94.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       707952      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       203228      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       159225      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        53874      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        37099      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20615852                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2855     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          9011     39.49%     52.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10954     48.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10036063     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       189482      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1450      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1107270      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       646079      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11980344                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532266                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22820                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001905                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     44614631                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14310401                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11784709                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12003164                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        35493                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       220869                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        20644                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          782                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        341898                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         106170                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        10640                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12676823                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         2309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1211384                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       650274                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1804                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          7832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       104689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       103776                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       208465                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11807866                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1041430                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       172478                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1687137                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1659965                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            645707                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524603                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11784935                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11784709                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6890594                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18011904                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523574                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382558                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8814111                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     10803882                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1872968                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         2927                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       184336                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20273954                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532895                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386095                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     15886146     78.36%     78.36% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2125649     10.48%     88.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       828541      4.09%     92.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       444041      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       333743      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       186242      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       115597      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       102696      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       251299      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20273954                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8814111                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      10803882                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1620145                       # Number of memory references committed
system.switch_cpus4.commit.loads               990515                       # Number of loads committed
system.switch_cpus4.commit.membars               1460                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1550813                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9735153                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       219487                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       251299                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            32699440                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25695630                       # The number of ROB writes
system.switch_cpus4.timesIdled                 288717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1892333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8814111                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             10803882                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8814111                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.553653                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.553653                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.391596                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.391596                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53245881                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16333899                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11843602                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          2924                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                22508185                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1702613                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1527905                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       135466                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1152226                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1134497                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           97048                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         3980                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18119755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               9686949                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1702613                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1231545                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2160157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         450159                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        259339                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1096305                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       132666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     20853219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.517754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.754527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18693062     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          337858      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          160417      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          333388      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           97905      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          310369      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           46334      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           74568      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          799318      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     20853219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075644                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.430375                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17838867                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       544606                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2155747                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1748                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        312247                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       153811                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1721                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      10776985                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4205                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        312247                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17870175                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         343857                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       108274                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2128307                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        90355                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      10760160                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8334                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        75728                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     14039027                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     48667630                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     48667630                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     11329550                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2709451                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1376                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          698                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           183399                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1996387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       300666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         2748                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        68369                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          10704049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         10006213                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         6408                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1975188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4054019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     20853219                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.479840                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.088626                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16455908     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1365896      6.55%     85.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1497846      7.18%     92.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       865189      4.15%     96.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       430754      2.07%     98.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       107684      0.52%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       124475      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2964      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2503      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     20853219                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          16022     56.88%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          6739     23.92%     80.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         5407     19.20%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      7811098     78.06%     78.06% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        74823      0.75%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          678      0.01%     78.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1821725     18.21%     97.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       297889      2.98%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      10006213                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.444559                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28168                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002815                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     40900220                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     12680646                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      9750639                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      10034381                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         7342                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       411806                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         8042                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        312247                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         214266                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11205                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     10705438                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          412                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1996387                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       300666                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          697                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          3533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        91162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        52168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       143330                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      9883640                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1796730                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       122572                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2094597                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1507433                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            297867                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.439113                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               9753008                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              9750639                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          5912637                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         12647815                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.433204                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.467483                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      7785146                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      8715916                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1989949                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       134450                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20540972                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.424319                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297055                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17320564     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1247662      6.07%     90.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       819180      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       254564      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       433708      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        80621      0.39%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        51436      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        46247      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       286990      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20540972                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      7785146                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       8715916                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1877199                       # Number of memory references committed
system.switch_cpus5.commit.loads              1584575                       # Number of loads committed
system.switch_cpus5.commit.membars                682                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1342110                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          7601677                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       104195                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       286990                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            30959821                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           21724252                       # The number of ROB writes
system.switch_cpus5.timesIdled                 407207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1654966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            7785146                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              8715916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      7785146                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.891171                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.891171                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.345881                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.345881                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        46023708                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       12652388                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       11533154                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1366                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                22508185                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2043836                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1701785                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       187806                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       774645                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          744235                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          219527                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8717                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17773603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11213003                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2043836                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       963762                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2335462                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         524714                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        565304                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1105697                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       179490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     21009565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.656019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.032187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18674103     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          142845      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179057      0.85%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          287307      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          120492      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          154589      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          180811      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           82874      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1187487      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     21009565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090804                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498174                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17668511                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       680748                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2324216                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1174                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        334908                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       310814                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          288                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13706031                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        334908                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17687049                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          57782                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       572579                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2306862                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        50378                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13620608                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7260                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35006                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19020864                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     63333014                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     63333014                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15870483                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3150381                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3286                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1711                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           177841                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1277544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       666277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7406                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       151887                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13295081                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12741590                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        13585                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1640664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3355877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     21009565                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606466                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327539                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15612414     74.31%     74.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2461155     11.71%     86.03% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1005210      4.78%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       564904      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       763822      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       236456      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       231430      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       124237      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         9937      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     21009565                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          88055     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12114     10.86%     89.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11393     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10733635     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       173898      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1168637      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       663846      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12741590                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566087                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             111562                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008756                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46617892                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14939128                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12406687                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12853152                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9380                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       245997                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10644                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        334908                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          44102                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         5608                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13298382                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10552                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1277544                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       666277                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1712                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       110346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       106380                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       216726                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12517942                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1148819                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       223648                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1812536                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1769218                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            663717                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556151                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12406791                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12406687                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7432046                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19970022                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551208                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372160                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9233379                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11377725                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1920689                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       189175                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20674657                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.550322                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.370507                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     15857385     76.70%     76.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2441907     11.81%     88.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       887320      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       441246      2.13%     94.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       403215      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       169406      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       168077      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        79720      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       226381      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20674657                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9233379                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11377725                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1687180                       # Number of memory references committed
system.switch_cpus6.commit.loads              1031547                       # Number of loads committed
system.switch_cpus6.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1649026                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10243826                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       234976                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       226381                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            33746625                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           26931749                       # The number of ROB writes
system.switch_cpus6.timesIdled                 272185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1498620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9233379                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11377725                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9233379                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.437698                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.437698                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410223                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410223                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        56321958                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17336630                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12673261                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22508185                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1833193                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1499854                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       181088                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       751288                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          720208                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          187734                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8046                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17780707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10406007                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1833193                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       907942                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2179260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         527762                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        312680                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1095263                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       182271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20615406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18436146     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          118316      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          185473      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          297131      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          122560      0.59%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          136741      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          146610      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           95926      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1076503      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20615406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081446                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462321                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17619142                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       475919                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2172045                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         5812                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        342485                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       299768                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12707048                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1644                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        342485                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17647003                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         152873                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       244620                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2150395                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        78027                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12698154                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1616                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         21597                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        29972                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3149                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     17626446                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59068781                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59068781                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15005845                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2620584                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3237                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1785                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           237450                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1212369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       649816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        19310                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       147583                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12678224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3247                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11981887                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15227                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1637606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3667776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          316                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20615406                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581210                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273580                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15566195     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2026100      9.83%     85.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1106661      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       755202      3.66%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       707638      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       203169      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       159532      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        54002      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        36907      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20615406                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2841     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9119     39.90%     52.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10894     47.67%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10038194     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       189416      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1451      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1107109      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       645717      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11981887                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532335                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22854                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001907                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44617261                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14319231                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11785570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12004741                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        35473                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       221781                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        20107                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          774                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        342485                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         106096                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        10598                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12681494                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1212369                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       649816                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1783                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          7728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       104948                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       209209                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11808757                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1041428                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       173130                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1686815                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1660371                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            645387                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524643                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11785783                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11785570                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6893529                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18018671                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523613                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382577                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8815125                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     10805032                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1876480                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         2931                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       184618                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20272921                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532979                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386212                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15884502     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2126471     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       828408      4.09%     92.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       443684      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       333612      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       186336      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       115948      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       102803      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       251157      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20272921                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8815125                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      10805032                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1620288                       # Number of memory references committed
system.switch_cpus7.commit.loads               990586                       # Number of loads committed
system.switch_cpus7.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1550943                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9736203                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       219501                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       251157                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32703211                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25705562                       # The number of ROB writes
system.switch_cpus7.timesIdled                 289039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1892779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8815125                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             10805032                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8815125                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.553360                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.553360                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391641                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391641                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53248743                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16338169                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11848206                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          2928                       # number of misc regfile writes
system.l2.replacements                          15936                       # number of replacements
system.l2.tagsinuse                      32765.242982                       # Cycle average of tags in use
system.l2.total_refs                          1704918                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48693                       # Sample count of references to valid blocks.
system.l2.avg_refs                          35.013616                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           190.698220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.383548                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1234.884416                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.286472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    946.623371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.184603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    972.646727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.211828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    954.909305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.914175                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    953.920370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     21.476373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    780.670470                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     31.245437                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    392.577178                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.024002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    945.519952                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4052.804832                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3103.194662                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3052.807436                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3062.691933                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3086.846022                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3701.416456                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1975.305636                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3136.999557                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005820                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000866                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.037686                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.028889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000830                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.029683                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000830                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.029142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000821                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.029111                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000655                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.023824                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.011981                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000916                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.028855                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.123682                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.094702                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.093164                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.093466                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.094203                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.112958                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.060282                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.095734                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999916                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4670                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4296                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4288                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4282                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3436                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2547                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4295                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32104                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9946                       # number of Writeback hits
system.l2.Writeback_hits::total                  9946                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4311                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4296                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4297                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2560                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4309                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32203                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4676                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4311                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4296                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4303                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4297                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3442                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2560                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4309                       # number of overall hits
system.l2.overall_hits::total                   32203                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2524                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2138                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2176                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2152                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1568                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          809                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2132                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15939                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2524                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2138                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2176                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2152                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1568                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          809                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2132                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15939                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2524                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2138                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2176                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2154                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2152                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1568                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          809                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2132                       # number of overall misses
system.l2.overall_misses::total                 15939                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5001563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    383328557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5548422                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    322175159                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5258638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    327130972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5705000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    325722139                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5678328                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    324954640                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4645826                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    235795384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6053604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    122178941                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5780861                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    319966106                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2404924140                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5001563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    383328557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5548422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    322175159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5258638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    327130972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5705000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    325722139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5678328                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    324954640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4645826                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    235795384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6053604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    122178941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5780861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    319966106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2404924140                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5001563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    383328557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5548422                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    322175159                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5258638                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    327130972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5705000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    325722139                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5678328                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    324954640                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4645826                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    235795384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6053604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    122178941                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5780861                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    319966106                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2404924140                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         6457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         6442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         6434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5004                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               48043                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9946                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9946                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                99                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7200                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         6472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         6457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         6449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5010                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3369                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6441                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48142                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7200                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         6472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         6457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         6449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5010                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3369                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6441                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48142                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.350848                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.332297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.336999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.334368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.334473                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.313349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.241061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.331726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.331765                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.350556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.331524                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.336218                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.333591                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.333695                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.312974                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.240131                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.331005                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.331083                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.350556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.331524                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.336218                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.333591                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.333695                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.312974                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.240131                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.331005                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.331083                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147104.794118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151873.437797                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154122.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150689.971469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150246.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150335.924632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 158472.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151217.334726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153468.324324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151001.226766                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154860.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150379.709184                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147648.878049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151024.648949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 156239.486486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150077.910882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150883.000188                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147104.794118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151873.437797                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154122.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150689.971469                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150246.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150335.924632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 158472.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151217.334726                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153468.324324                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151001.226766                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154860.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150379.709184                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147648.878049                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151024.648949                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 156239.486486                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150077.910882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150883.000188                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147104.794118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151873.437797                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154122.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150689.971469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150246.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150335.924632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 158472.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151217.334726                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153468.324324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151001.226766                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154860.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150379.709184                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147648.878049                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151024.648949                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 156239.486486                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150077.910882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150883.000188                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3965                       # number of writebacks
system.l2.writebacks::total                      3965                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2524                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2176                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2152                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          809                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15939                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15939                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15939                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3019953                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    236347748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3452712                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    197669425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3220584                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    200429490                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3610709                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    200329218                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3526877                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    199648250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2902693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    144431160                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3665165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     75068060                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3631159                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    195803479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1476756682                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3019953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    236347748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3452712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    197669425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3220584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    200429490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3610709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    200329218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3526877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    199648250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2902693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    144431160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3665165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     75068060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3631159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    195803479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1476756682                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3019953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    236347748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3452712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    197669425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3220584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    200429490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3610709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    200329218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3526877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    199648250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2902693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    144431160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3665165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     75068060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3631159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    195803479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1476756682                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.350848                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.332297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.336999                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.334368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.334473                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.313349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.241061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.331726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.331765                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.350556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.331524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.336218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.333591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.333695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.312974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.240131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.331005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.331083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.350556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.331524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.336218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.333591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.333695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.312974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.240131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.331005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.331083                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88822.147059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93640.153724                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95908.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92455.297007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92016.685714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92109.140625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 100297.472222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93003.350975                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        95321                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92773.350372                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96756.433333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92111.709184                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89394.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92791.174289                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98139.432432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91840.280957                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92650.522743                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88822.147059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93640.153724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95908.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92455.297007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92016.685714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92109.140625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100297.472222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93003.350975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        95321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92773.350372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96756.433333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92111.709184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89394.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92791.174289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98139.432432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91840.280957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92650.522743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88822.147059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93640.153724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95908.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92455.297007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92016.685714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92109.140625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100297.472222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93003.350975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        95321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92773.350372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96756.433333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92111.709184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89394.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92791.174289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98139.432432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91840.280957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92650.522743                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               571.827368                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001078037                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1731968.922145                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.100499                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.726868                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048238                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.868152                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.916390                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1070147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1070147                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1070147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1070147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1070147                       # number of overall hits
system.cpu0.icache.overall_hits::total        1070147                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6818268                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6818268                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6818268                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6818268                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6818268                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6818268                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1070191                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1070191                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1070191                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1070191                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1070191                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1070191                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154960.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154960.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154960.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154960.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154960.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154960.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5545098                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5545098                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5545098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5545098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5545098                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5545098                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158431.371429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158431.371429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158431.371429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158431.371429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158431.371429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158431.371429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7200                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393104036                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7456                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52723.180794                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.786334                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.213666                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432759                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567241                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800535                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800535                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4333311                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4333311                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4333311                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4333311                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25388                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25388                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25408                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2825007330                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2825007330                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1574794                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1574794                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2826582124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2826582124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2826582124                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2826582124                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825923                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825923                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358719                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358719                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358719                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358719                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008984                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008984                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005829                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005829                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005829                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005829                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111273.331101                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111273.331101                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78739.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78739.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111247.722135                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111247.722135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111247.722135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111247.722135                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1623                       # number of writebacks
system.cpu0.dcache.writebacks::total             1623                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18194                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18208                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18208                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18208                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18208                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7194                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7200                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7200                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    730150967                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    730150967                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    730535567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    730535567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    730535567                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    730535567                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001652                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001652                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 101494.435224                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101494.435224                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 101463.273194                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101463.273194                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 101463.273194                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101463.273194                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.749764                       # Cycle average of tags in use
system.cpu1.icache.total_refs               977198714                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1854267.009488                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.749764                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049278                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.834535                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1095199                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1095199                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1095199                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1095199                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1095199                       # number of overall hits
system.cpu1.icache.overall_hits::total        1095199                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7963692                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7963692                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7963692                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7963692                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7963692                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7963692                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1095247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1095247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1095247                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1095247                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1095247                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1095247                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165910.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165910.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165910.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165910.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165910.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165910.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6393223                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6393223                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6393223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6393223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6393223                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6393223                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172789.810811                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172789.810811                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172789.810811                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172789.810811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172789.810811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172789.810811                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6449                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162701005                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6705                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24265.623415                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.114018                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.885982                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.891070                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.108930                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       758561                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         758561                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       627604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        627604                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1749                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1749                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1386165                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1386165                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1386165                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1386165                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16456                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16456                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           89                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16545                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16545                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16545                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16545                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1855477049                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1855477049                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7721150                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7721150                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1863198199                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1863198199                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1863198199                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1863198199                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       775017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       775017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       627693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       627693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1402710                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1402710                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1402710                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1402710                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021233                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021233                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011795                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011795                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011795                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011795                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112753.831368                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112753.831368                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86754.494382                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86754.494382                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112613.973950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112613.973950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112613.973950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112613.973950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1395                       # number of writebacks
system.cpu1.dcache.writebacks::total             1395                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10022                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10022                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10096                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10096                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6434                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6434                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6449                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6449                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    631823593                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    631823593                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1077112                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1077112                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    632900705                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    632900705                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    632900705                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    632900705                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004598                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004598                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004598                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004598                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98200.744949                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98200.744949                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71807.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71807.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98139.355714                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98139.355714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98139.355714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98139.355714                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.189892                       # Cycle average of tags in use
system.cpu2.icache.total_refs               977198745                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1857792.290875                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.189892                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.046779                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.832035                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1095230                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1095230                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1095230                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1095230                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1095230                       # number of overall hits
system.cpu2.icache.overall_hits::total        1095230                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7100741                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7100741                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7100741                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7100741                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7100741                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7100741                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1095278                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1095278                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1095278                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1095278                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1095278                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1095278                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 147932.104167                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 147932.104167                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 147932.104167                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 147932.104167                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 147932.104167                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 147932.104167                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5722222                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5722222                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5722222                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5722222                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5722222                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5722222                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158950.611111                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158950.611111                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158950.611111                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158950.611111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158950.611111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158950.611111                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6472                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162699859                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6728                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              24182.499851                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   228.044667                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    27.955333                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.890799                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.109201                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       758366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         758366                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       626734                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        626734                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1672                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1462                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1462                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1385100                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1385100                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1385100                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1385100                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16578                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16578                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           92                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16670                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16670                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16670                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16670                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1869000202                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1869000202                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7415665                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7415665                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1876415867                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1876415867                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1876415867                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1876415867                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       774944                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       774944                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       626826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       626826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1401770                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1401770                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1401770                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1401770                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021393                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021393                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000147                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011892                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011892                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011892                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011892                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112739.787791                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112739.787791                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80605.054348                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80605.054348                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112562.439532                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112562.439532                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112562.439532                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112562.439532                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1333                       # number of writebacks
system.cpu2.dcache.writebacks::total             1333                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10121                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10121                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           77                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10198                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10198                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10198                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10198                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6457                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6457                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6472                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6472                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6472                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6472                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    635791799                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    635791799                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1030587                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1030587                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    636822386                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    636822386                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    636822386                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    636822386                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008332                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008332                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004617                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004617                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004617                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004617                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98465.510144                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98465.510144                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68705.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68705.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98396.536774                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98396.536774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98396.536774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98396.536774                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.867926                       # Cycle average of tags in use
system.cpu3.icache.total_refs               977198511                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1854266.624288                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.867926                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.047865                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.833122                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1094996                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1094996                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1094996                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1094996                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1094996                       # number of overall hits
system.cpu3.icache.overall_hits::total        1094996                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8142833                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8142833                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8142833                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8142833                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8142833                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8142833                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1095045                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1095045                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1095045                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1095045                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1095045                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1095045                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 166180.265306                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 166180.265306                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 166180.265306                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 166180.265306                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 166180.265306                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 166180.265306                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6571567                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6571567                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6571567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6571567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6571567                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6571567                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177609.918919                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177609.918919                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177609.918919                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177609.918919                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177609.918919                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177609.918919                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6457                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               162700277                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6713                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              24236.597199                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   228.092912                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    27.907088                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.890988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.109012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       758542                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         758542                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       626932                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        626932                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1715                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1463                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1463                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1385474                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1385474                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1385474                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1385474                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16432                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16432                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           87                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16519                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16519                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16519                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16519                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1859898595                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1859898595                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7662528                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7662528                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1867561123                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1867561123                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1867561123                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1867561123                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       774974                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       774974                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       627019                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       627019                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1463                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1463                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1401993                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1401993                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1401993                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1401993                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021203                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021203                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000139                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000139                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011783                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011783                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011783                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011783                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113187.597067                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113187.597067                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88075.034483                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88075.034483                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113055.337672                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113055.337672                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113055.337672                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113055.337672                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1383                       # number of writebacks
system.cpu3.dcache.writebacks::total             1383                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9990                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9990                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           72                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10062                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10062                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10062                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10062                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6442                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6442                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6457                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6457                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6457                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6457                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    636228577                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    636228577                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1107985                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1107985                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    637336562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    637336562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    637336562                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    637336562                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004606                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004606                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004606                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004606                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98762.585688                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98762.585688                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 73865.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73865.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 98704.748645                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98704.748645                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 98704.748645                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98704.748645                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.999332                       # Cycle average of tags in use
system.cpu4.icache.total_refs               977198271                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1850754.301136                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.999332                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046473                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831730                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1094756                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1094756                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1094756                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1094756                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1094756                       # number of overall hits
system.cpu4.icache.overall_hits::total        1094756                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7765976                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7765976                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7765976                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7765976                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7765976                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7765976                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1094805                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1094805                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1094805                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1094805                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1094805                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1094805                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158489.306122                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158489.306122                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158489.306122                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158489.306122                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158489.306122                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158489.306122                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6442708                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6442708                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6442708                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6442708                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6442708                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6442708                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169544.947368                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169544.947368                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169544.947368                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169544.947368                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169544.947368                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169544.947368                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6449                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               162699561                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6705                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              24265.408054                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   228.060085                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    27.939915                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.890860                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.109140                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       758130                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         758130                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       626584                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        626584                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1760                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1462                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1462                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1384714                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1384714                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1384714                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1384714                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        16461                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        16461                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           89                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        16550                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         16550                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        16550                       # number of overall misses
system.cpu4.dcache.overall_misses::total        16550                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1860490458                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1860490458                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7609251                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7609251                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1868099709                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1868099709                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1868099709                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1868099709                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       774591                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       774591                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       626673                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       626673                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1401264                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1401264                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1401264                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1401264                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021251                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021251                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000142                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011811                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011811                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011811                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011811                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113024.145435                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113024.145435                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85497.202247                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85497.202247                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112876.115347                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112876.115347                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112876.115347                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112876.115347                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1424                       # number of writebacks
system.cpu4.dcache.writebacks::total             1424                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10027                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10027                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           74                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10101                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10101                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10101                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10101                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6434                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6434                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6449                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6449                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6449                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6449                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    633932419                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    633932419                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1078177                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1078177                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    635010596                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    635010596                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    635010596                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    635010596                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004602                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004602                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004602                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 98528.507771                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 98528.507771                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71878.466667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71878.466667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 98466.521321                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 98466.521321                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 98466.521321                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 98466.521321                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               549.779754                       # Cycle average of tags in use
system.cpu5.icache.total_refs               888912114                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1593032.462366                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.450607                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.329148                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.037581                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843476                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.881057                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1096267                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1096267                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1096267                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1096267                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1096267                       # number of overall hits
system.cpu5.icache.overall_hits::total        1096267                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.cpu5.icache.overall_misses::total           38                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5799413                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5799413                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5799413                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5799413                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5799413                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5799413                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1096305                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1096305                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1096305                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1096305                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1096305                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1096305                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 152616.131579                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 152616.131579                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 152616.131579                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 152616.131579                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 152616.131579                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 152616.131579                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5022360                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5022360                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5022360                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5022360                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5022360                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5022360                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 162011.612903                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 162011.612903                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 162011.612903                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 162011.612903                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 162011.612903                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 162011.612903                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5010                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               199353817                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5266                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              37856.782567                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.258471                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.741529                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.719760                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.280240                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1650082                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1650082                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       291215                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        291215                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          687                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          687                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          683                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          683                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1941297                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1941297                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1941297                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1941297                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        17440                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        17440                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        17470                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         17470                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        17470                       # number of overall misses
system.cpu5.dcache.overall_misses::total        17470                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1816734918                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1816734918                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2485726                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2485726                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1819220644                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1819220644                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1819220644                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1819220644                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1667522                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1667522                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       291245                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       291245                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          683                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          683                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1958767                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1958767                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1958767                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1958767                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010459                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010459                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000103                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008919                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008919                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008919                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008919                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 104170.580161                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 104170.580161                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82857.533333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82857.533333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 104133.980767                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 104133.980767                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 104133.980767                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 104133.980767                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          605                       # number of writebacks
system.cpu5.dcache.writebacks::total              605                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12436                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12436                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12460                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12460                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12460                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12460                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5004                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5004                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5010                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5010                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5010                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5010                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    478782913                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    478782913                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    479167513                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    479167513                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    479167513                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    479167513                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003001                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003001                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002558                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002558                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002558                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002558                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95680.038569                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95680.038569                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95642.218164                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95642.218164                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95642.218164                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95642.218164                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               490.256913                       # Cycle average of tags in use
system.cpu6.icache.total_refs               974689202                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1957207.232932                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.256913                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.056501                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.785668                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1105641                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1105641                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1105641                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1105641                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1105641                       # number of overall hits
system.cpu6.icache.overall_hits::total        1105641                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8400333                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8400333                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8400333                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8400333                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8400333                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8400333                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1105697                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1105697                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1105697                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1105697                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1105697                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1105697                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000051                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000051                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150005.946429                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150005.946429                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150005.946429                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150005.946429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150005.946429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150005.946429                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6624682                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6624682                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6624682                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6624682                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6624682                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6624682                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 154062.372093                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 154062.372093                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 154062.372093                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 154062.372093                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 154062.372093                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 154062.372093                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3369                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               144279705                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3625                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              39801.297931                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.255512                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.744488                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.856467                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.143533                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       880075                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         880075                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       652366                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        652366                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1684                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1586                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1532441                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1532441                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1532441                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1532441                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8615                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8615                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           62                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         8677                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          8677                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         8677                       # number of overall misses
system.cpu6.dcache.overall_misses::total         8677                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    851490204                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    851490204                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      5193970                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      5193970                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    856684174                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    856684174                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    856684174                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    856684174                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       888690                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       888690                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       652428                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       652428                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1541118                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1541118                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1541118                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1541118                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009694                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009694                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000095                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005630                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005630                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005630                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005630                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 98838.096808                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 98838.096808                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83773.709677                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83773.709677                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 98730.456840                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 98730.456840                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 98730.456840                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 98730.456840                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          750                       # number of writebacks
system.cpu6.dcache.writebacks::total              750                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5259                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5259                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           49                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5308                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5308                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5308                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5308                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3356                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3356                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           13                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3369                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3369                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3369                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3369                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    298303068                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    298303068                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       955910                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       955910                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    299258978                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    299258978                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    299258978                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    299258978                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003776                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003776                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002186                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002186                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002186                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002186                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88886.492253                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88886.492253                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 73531.538462                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73531.538462                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88827.241912                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88827.241912                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88827.241912                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88827.241912                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               521.858304                       # Cycle average of tags in use
system.cpu7.icache.total_refs               977198730                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1850755.170455                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.858304                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.051055                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.836311                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1095215                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1095215                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1095215                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1095215                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1095215                       # number of overall hits
system.cpu7.icache.overall_hits::total        1095215                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8515371                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8515371                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8515371                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8515371                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8515371                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8515371                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1095263                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1095263                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1095263                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1095263                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1095263                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1095263                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 177403.562500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 177403.562500                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 177403.562500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 177403.562500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 177403.562500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 177403.562500                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6985896                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6985896                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6985896                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6985896                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6985896                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6985896                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 183839.368421                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 183839.368421                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 183839.368421                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 183839.368421                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 183839.368421                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 183839.368421                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6441                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               162699602                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6697                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              24294.400776                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   228.100244                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    27.899756                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.891017                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.108983                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       758114                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         758114                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       626666                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        626666                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1733                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1733                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1464                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1464                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1384780                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1384780                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1384780                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1384780                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        16510                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        16510                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           77                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        16587                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         16587                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        16587                       # number of overall misses
system.cpu7.dcache.overall_misses::total        16587                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1861963058                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1861963058                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6672621                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6672621                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1868635679                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1868635679                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1868635679                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1868635679                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       774624                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       774624                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       626743                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       626743                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1464                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1464                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1401367                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1401367                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1401367                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1401367                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021314                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021314                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000123                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011836                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011836                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011836                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011836                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112777.895700                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112777.895700                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86657.415584                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86657.415584                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112656.639477                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112656.639477                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112656.639477                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112656.639477                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1433                       # number of writebacks
system.cpu7.dcache.writebacks::total             1433                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10083                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10083                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           63                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10146                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10146                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10146                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10146                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6427                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6427                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6441                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6441                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6441                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6441                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    630289005                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    630289005                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       995818                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       995818                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    631284823                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    631284823                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    631284823                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    631284823                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008297                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008297                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004596                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004596                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 98068.928738                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 98068.928738                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71129.857143                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71129.857143                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 98010.374631                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 98010.374631                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 98010.374631                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 98010.374631                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
