# vsim -c -keepstdout -do "add wave *;run -all;quit" CPU 
# Start time: 14:49:39 on Jan 23,2018
# Loading sv_std.std
# Loading work.CPU_sv_unit
# Loading work.CPU
# Loading work.PC
# Loading work.Fetch
# Loading work.Schedule
# Loading work.Decode
# Loading work.Memory
# Loading work.Execute
# add wave *
# run -all
# do_halt: 0
# pc:   0, inst: xxxxxxxxxxxxxxxx
# pc:   0, inst: 0000000000000000
# pc:   0, inst: xxxxxxxxxxxxxxxx
# pc:   0, inst: 0000000000000000
# [ERROR src/Decode.sv]: 145
# pc:   1, val1:     x
# pc:   1, val2:    24
# [ERROR src/Decode.sv]: 145
# pc:   1, inst: 0101001000011000
# pc:   2, val1:     0
# pc:   2, val2:    24
# pc:   2, inst: 0101001000011000
# pc:   3, inst: 0000000000000000
# pc:   4, inst: 0000000000000000
# pc:   5, inst: 1111111111111111
# pc:   6, inst: xxxxxxxxxxxxxxxx
# =================================
# memory[ 0]:     x
# memory[ 1]:    10
# memory[ 2]:     x
# memory[ 3]:     x
# memory[ 4]:     x
# memory[ 5]:     x
# memory[ 6]:     x
# memory[ 7]:     x
# memory[ 8]:     x
# memory[ 9]:     x
# memory[10]:     x
# memory[11]:     x
# memory[12]:     x
# memory[13]:     x
# memory[14]:     x
# memory[15]:     x
# memory[16]:     x
# memory[17]:     x
# memory[18]:     x
# memory[19]:     x
# =================================
# =================================
# regs[ 0]:     0
# regs[ 1]:     0
# regs[ 2]:    24
# regs[ 3]:     0
# regs[ 4]:     0
# regs[ 5]:     0
# regs[ 6]:     0
# regs[ 7]:     0
# regs[ 8]:     0
# regs[ 9]:     0
# regs[10]:     0
# regs[11]:     0
# regs[12]:     0
# regs[13]:     0
# regs[14]:     0
# regs[15]:     0
# =================================
# ** Note: $finish    : CPU.sv(81)
#    Time: 1700 ps  Iteration: 3  Instance: /CPU
# End time: 14:49:39 on Jan 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
