#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Jun  2 03:02:26 2016
# Process ID: 4608
# Log file: /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axi_cdma_0_synth_1/axi_cdma_0.vds
# Journal file: /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axi_cdma_0_synth_1/vivado.jou
#-----------------------------------------------------------
source axi_cdma_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found '/media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_funcsim.vhdl'. Please regenerate to continue.
read_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 811.031 ; gain = 12.000
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.cache/wt [current_project]
# set_property parent.project_dir /media/sf_VMLinux/Projects/UndergroundRadar/kc705_dds_mig [current_project]
# catch { write_hwdef -file axi_cdma_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top axi_cdma_0 -part xc7k325tffg900-2 -mode out_of_context
Command: synth_design -top axi_cdma_0 -part xc7k325tffg900-2 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:02:20 . Memory (MB): peak = 858.031 ; gain = 164.129
---------------------------------------------------------------------------------
