// Seed: 1787095164
module module_0 (
    inout tri0 id_0,
    input tri0 id_1
);
  assign id_0 = 1;
  wire id_3;
  tri1 id_4 = 1;
  wire id_5;
  always @(posedge 1);
  genvar id_6;
  wand  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  =  1  ,  id_19  ,  id_20  =  1  ,  id_21  ,  id_22  ;
  wire id_23;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1
);
  for (id_3 = id_0; (id_3) - id_1; id_3 = 1) begin
    for (id_4 = id_3; id_4++; id_4 = 1) begin
      id_5 :
      assert property (@(posedge 1) 1)
      else;
    end
  end
  module_0(
      id_3, id_1
  );
endmodule
