{
  "module_name": "qcom,qdu1000-gcc.h",
  "hash_id": "dbd75053cc6504be2d5ea12b82378c8895478247443fb5c5532744589ffd54bb",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,qdu1000-gcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_GCC_QDU1000_H\n#define _DT_BINDINGS_CLK_QCOM_GCC_QDU1000_H\n\n \n#define GCC_GPLL0\t\t\t\t\t0\n#define GCC_GPLL0_OUT_EVEN\t\t\t\t1\n#define GCC_GPLL1\t\t\t\t\t2\n#define GCC_GPLL2\t\t\t\t\t3\n#define GCC_GPLL2_OUT_EVEN\t\t\t\t4\n#define GCC_GPLL3\t\t\t\t\t5\n#define GCC_GPLL4\t\t\t\t\t6\n#define GCC_GPLL5\t\t\t\t\t7\n#define GCC_GPLL5_OUT_EVEN\t\t\t\t8\n#define GCC_GPLL6\t\t\t\t\t9\n#define GCC_GPLL7\t\t\t\t\t10\n#define GCC_GPLL8\t\t\t\t\t11\n#define GCC_AGGRE_NOC_ECPRI_DMA_CLK\t\t\t12\n#define GCC_AGGRE_NOC_ECPRI_DMA_CLK_SRC\t\t\t13\n#define GCC_AGGRE_NOC_ECPRI_GSI_CLK_SRC\t\t\t14\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t\t15\n#define GCC_CFG_NOC_ECPRI_CC_AHB_CLK\t\t\t16\n#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK\t\t\t17\n#define GCC_DDRSS_ECPRI_DMA_CLK\t\t\t\t18\n#define GCC_ECPRI_AHB_CLK\t\t\t\t19\n#define GCC_ECPRI_CC_GPLL0_CLK_SRC\t\t\t20\n#define GCC_ECPRI_CC_GPLL1_EVEN_CLK_SRC\t\t\t21\n#define GCC_ECPRI_CC_GPLL2_EVEN_CLK_SRC\t\t\t22\n#define GCC_ECPRI_CC_GPLL3_CLK_SRC\t\t\t23\n#define GCC_ECPRI_CC_GPLL4_CLK_SRC\t\t\t24\n#define GCC_ECPRI_CC_GPLL5_EVEN_CLK_SRC\t\t\t25\n#define GCC_ECPRI_XO_CLK\t\t\t\t26\n#define GCC_ETH_DBG_SNOC_AXI_CLK\t\t\t27\n#define GCC_GEMNOC_PCIE_QX_CLK\t\t\t\t28\n#define GCC_GP1_CLK\t\t\t\t\t29\n#define GCC_GP1_CLK_SRC\t\t\t\t\t30\n#define GCC_GP2_CLK\t\t\t\t\t31\n#define GCC_GP2_CLK_SRC\t\t\t\t\t32\n#define GCC_GP3_CLK\t\t\t\t\t33\n#define GCC_GP3_CLK_SRC\t\t\t\t\t34\n#define GCC_PCIE_0_AUX_CLK\t\t\t\t35\n#define GCC_PCIE_0_AUX_CLK_SRC\t\t\t\t36\n#define GCC_PCIE_0_CFG_AHB_CLK\t\t\t\t37\n#define GCC_PCIE_0_CLKREF_EN\t\t\t\t38\n#define GCC_PCIE_0_MSTR_AXI_CLK\t\t\t\t39\n#define GCC_PCIE_0_PHY_AUX_CLK\t\t\t\t40\n#define GCC_PCIE_0_PHY_RCHNG_CLK\t\t\t41\n#define GCC_PCIE_0_PHY_RCHNG_CLK_SRC\t\t\t42\n#define GCC_PCIE_0_PIPE_CLK\t\t\t\t43\n#define GCC_PCIE_0_SLV_AXI_CLK\t\t\t\t44\n#define GCC_PCIE_0_SLV_Q2A_AXI_CLK\t\t\t45\n#define GCC_PDM2_CLK\t\t\t\t\t46\n#define GCC_PDM2_CLK_SRC\t\t\t\t47\n#define GCC_PDM_AHB_CLK\t\t\t\t\t48\n#define GCC_PDM_XO4_CLK\t\t\t\t\t49\n#define GCC_QMIP_ANOC_PCIE_CLK\t\t\t\t50\n#define GCC_QMIP_ECPRI_DMA0_CLK\t\t\t\t51\n#define GCC_QMIP_ECPRI_DMA1_CLK\t\t\t\t52\n#define GCC_QMIP_ECPRI_GSI_CLK\t\t\t\t53\n#define GCC_QUPV3_WRAP0_CORE_2X_CLK\t\t\t54\n#define GCC_QUPV3_WRAP0_CORE_CLK\t\t\t55\n#define GCC_QUPV3_WRAP0_S0_CLK\t\t\t\t56\n#define GCC_QUPV3_WRAP0_S0_CLK_SRC\t\t\t57\n#define GCC_QUPV3_WRAP0_S1_CLK\t\t\t\t58\n#define GCC_QUPV3_WRAP0_S1_CLK_SRC\t\t\t59\n#define GCC_QUPV3_WRAP0_S2_CLK\t\t\t\t60\n#define GCC_QUPV3_WRAP0_S2_CLK_SRC\t\t\t61\n#define GCC_QUPV3_WRAP0_S3_CLK\t\t\t\t62\n#define GCC_QUPV3_WRAP0_S3_CLK_SRC\t\t\t63\n#define GCC_QUPV3_WRAP0_S4_CLK\t\t\t\t64\n#define GCC_QUPV3_WRAP0_S4_CLK_SRC\t\t\t65\n#define GCC_QUPV3_WRAP0_S5_CLK\t\t\t\t66\n#define GCC_QUPV3_WRAP0_S5_CLK_SRC\t\t\t67\n#define GCC_QUPV3_WRAP0_S6_CLK\t\t\t\t68\n#define GCC_QUPV3_WRAP0_S6_CLK_SRC\t\t\t69\n#define GCC_QUPV3_WRAP0_S7_CLK\t\t\t\t70\n#define GCC_QUPV3_WRAP0_S7_CLK_SRC\t\t\t71\n#define GCC_QUPV3_WRAP1_CORE_2X_CLK\t\t\t72\n#define GCC_QUPV3_WRAP1_CORE_CLK\t\t\t73\n#define GCC_QUPV3_WRAP1_S0_CLK\t\t\t\t74\n#define GCC_QUPV3_WRAP1_S0_CLK_SRC\t\t\t75\n#define GCC_QUPV3_WRAP1_S1_CLK\t\t\t\t76\n#define GCC_QUPV3_WRAP1_S1_CLK_SRC\t\t\t77\n#define GCC_QUPV3_WRAP1_S2_CLK\t\t\t\t78\n#define GCC_QUPV3_WRAP1_S2_CLK_SRC\t\t\t79\n#define GCC_QUPV3_WRAP1_S3_CLK\t\t\t\t80\n#define GCC_QUPV3_WRAP1_S3_CLK_SRC\t\t\t81\n#define GCC_QUPV3_WRAP1_S4_CLK\t\t\t\t82\n#define GCC_QUPV3_WRAP1_S4_CLK_SRC\t\t\t83\n#define GCC_QUPV3_WRAP1_S5_CLK\t\t\t\t84\n#define GCC_QUPV3_WRAP1_S5_CLK_SRC\t\t\t85\n#define GCC_QUPV3_WRAP1_S6_CLK\t\t\t\t86\n#define GCC_QUPV3_WRAP1_S6_CLK_SRC\t\t\t87\n#define GCC_QUPV3_WRAP1_S7_CLK\t\t\t\t88\n#define GCC_QUPV3_WRAP1_S7_CLK_SRC\t\t\t89\n#define GCC_QUPV3_WRAP_0_M_AHB_CLK\t\t\t90\n#define GCC_QUPV3_WRAP_0_S_AHB_CLK\t\t\t91\n#define GCC_QUPV3_WRAP_1_M_AHB_CLK\t\t\t92\n#define GCC_QUPV3_WRAP_1_S_AHB_CLK\t\t\t93\n#define GCC_SDCC5_AHB_CLK\t\t\t\t94\n#define GCC_SDCC5_APPS_CLK\t\t\t\t95\n#define GCC_SDCC5_APPS_CLK_SRC\t\t\t\t96\n#define GCC_SDCC5_ICE_CORE_CLK\t\t\t\t97\n#define GCC_SDCC5_ICE_CORE_CLK_SRC\t\t\t98\n#define GCC_SNOC_CNOC_GEMNOC_PCIE_QX_CLK\t\t99\n#define GCC_SNOC_CNOC_GEMNOC_PCIE_SOUTH_QX_CLK\t\t100\n#define GCC_SNOC_CNOC_PCIE_QX_CLK\t\t\t101\n#define GCC_SNOC_PCIE_SF_CENTER_QX_CLK\t\t\t102\n#define GCC_SNOC_PCIE_SF_SOUTH_QX_CLK\t\t\t103\n#define GCC_TSC_CFG_AHB_CLK\t\t\t\t104\n#define GCC_TSC_CLK_SRC\t\t\t\t\t105\n#define GCC_TSC_CNTR_CLK\t\t\t\t106\n#define GCC_TSC_ETU_CLK\t\t\t\t\t107\n#define GCC_USB2_CLKREF_EN\t\t\t\t108\n#define GCC_USB30_PRIM_MASTER_CLK\t\t\t109\n#define GCC_USB30_PRIM_MASTER_CLK_SRC\t\t\t110\n#define GCC_USB30_PRIM_MOCK_UTMI_CLK\t\t\t111\n#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC\t\t112\n#define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC\t113\n#define GCC_USB30_PRIM_SLEEP_CLK\t\t\t114\n#define GCC_USB3_PRIM_PHY_AUX_CLK\t\t\t115\n#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC\t\t\t116\n#define GCC_USB3_PRIM_PHY_COM_AUX_CLK\t\t\t117\n#define GCC_USB3_PRIM_PHY_PIPE_CLK\t\t\t118\n#define GCC_SM_BUS_AHB_CLK\t\t\t\t119\n#define GCC_SM_BUS_XO_CLK\t\t\t\t120\n#define GCC_SM_BUS_XO_CLK_SRC\t\t\t\t121\n#define GCC_USB3_PRIM_PHY_PIPE_CLK_SRC\t\t\t122\n#define GCC_ETH_100G_C2C_HM_APB_CLK\t\t\t123\n#define GCC_ETH_100G_FH_HM_APB_0_CLK\t\t\t124\n#define GCC_ETH_100G_FH_HM_APB_1_CLK\t\t\t125\n#define GCC_ETH_100G_FH_HM_APB_2_CLK\t\t\t126\n#define GCC_ETH_DBG_C2C_HM_APB_CLK\t\t\t127\n#define GCC_AGGRE_NOC_ECPRI_GSI_CLK\t\t\t128\n#define GCC_PCIE_0_PIPE_CLK_SRC\t\t\t\t129\n#define GCC_PCIE_0_PHY_AUX_CLK_SRC\t\t\t130\n#define GCC_GPLL1_OUT_EVEN\t\t\t\t131\n#define GCC_DDRSS_ECPRI_GSI_CLK\t\t\t\t132\n\n \n#define GCC_ECPRI_CC_BCR\t\t\t\t0\n#define GCC_ECPRI_SS_BCR\t\t\t\t1\n#define GCC_ETH_WRAPPER_BCR\t\t\t\t2\n#define GCC_PCIE_0_BCR\t\t\t\t\t3\n#define GCC_PCIE_0_LINK_DOWN_BCR\t\t\t4\n#define GCC_PCIE_0_NOCSR_COM_PHY_BCR\t\t\t5\n#define GCC_PCIE_0_PHY_BCR\t\t\t\t6\n#define GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR\t\t7\n#define GCC_PCIE_PHY_CFG_AHB_BCR\t\t\t8\n#define GCC_PCIE_PHY_COM_BCR\t\t\t\t9\n#define GCC_PDM_BCR\t\t\t\t\t10\n#define GCC_QUPV3_WRAPPER_0_BCR\t\t\t\t11\n#define GCC_QUPV3_WRAPPER_1_BCR\t\t\t\t12\n#define GCC_QUSB2PHY_PRIM_BCR\t\t\t\t13\n#define GCC_QUSB2PHY_SEC_BCR\t\t\t\t14\n#define GCC_SDCC5_BCR\t\t\t\t\t15\n#define GCC_TCSR_PCIE_BCR\t\t\t\t16\n#define GCC_TSC_BCR\t\t\t\t\t17\n#define GCC_USB30_PRIM_BCR\t\t\t\t18\n#define GCC_USB3_DP_PHY_PRIM_BCR\t\t\t19\n#define GCC_USB3_DP_PHY_SEC_BCR\t\t\t\t20\n#define GCC_USB3_PHY_PRIM_BCR\t\t\t\t21\n#define GCC_USB3_PHY_SEC_BCR\t\t\t\t22\n#define GCC_USB3PHY_PHY_PRIM_BCR\t\t\t23\n#define GCC_USB3PHY_PHY_SEC_BCR\t\t\t\t24\n#define GCC_USB_PHY_CFG_AHB2PHY_BCR\t\t\t25\n\n \n#define PCIE_0_GDSC\t\t\t\t\t0\n#define PCIE_0_PHY_GDSC\t\t\t\t\t1\n#define USB30_PRIM_GDSC\t\t\t\t\t2\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}