

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7'
================================================================
* Date:           Wed May 15 15:49:28 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.543 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    68112|    68112|  0.681 ms|  0.681 ms|  68112|  68112|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_128_6_VITIS_LOOP_130_7  |    68110|    68110|        19|          4|          1|  17024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 4, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add751727 = alloca i32 1"   --->   Operation 22 'alloca' 'add751727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 24 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten12"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %i_3"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %add751727"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc76"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i15 %indvar_flatten12" [lstm_hls/rnn.cpp:128]   --->   Operation 31 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%icmp_ln128 = icmp_eq  i15 %indvar_flatten12_load, i15 17024" [lstm_hls/rnn.cpp:128]   --->   Operation 33 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%add_ln128_1 = add i15 %indvar_flatten12_load, i15 1" [lstm_hls/rnn.cpp:128]   --->   Operation 34 'add' 'add_ln128_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc84, void %for.inc.i49.preheader.exitStub" [lstm_hls/rnn.cpp:128]   --->   Operation 35 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [lstm_hls/rnn.cpp:130]   --->   Operation 36 'load' 'j_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_3_load = load i8 %i_3" [lstm_hls/rnn.cpp:128]   --->   Operation 37 'load' 'i_3_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.90ns)   --->   "%add_ln128 = add i8 %i_3_load, i8 1" [lstm_hls/rnn.cpp:128]   --->   Operation 38 'add' 'add_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.90ns)   --->   "%icmp_ln130 = icmp_eq  i8 %j_load, i8 133" [lstm_hls/rnn.cpp:130]   --->   Operation 39 'icmp' 'icmp_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.44ns)   --->   "%select_ln128 = select i1 %icmp_ln130, i8 0, i8 %j_load" [lstm_hls/rnn.cpp:128]   --->   Operation 40 'select' 'select_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln128_2 = select i1 %icmp_ln130, i8 %add_ln128, i8 %i_3_load" [lstm_hls/rnn.cpp:128]   --->   Operation 41 'select' 'select_ln128_2' <Predicate = (!icmp_ln128)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%select_ln128_2_cast = zext i8 %select_ln128_2" [lstm_hls/rnn.cpp:128]   --->   Operation 42 'zext' 'select_ln128_2_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 43 [3/3] (1.08ns) (grouped into DSP with root node add_ln131)   --->   "%mul_ln131 = mul i15 %select_ln128_2_cast, i15 133" [lstm_hls/rnn.cpp:128]   --->   Operation 43 'mul' 'mul_ln131' <Predicate = (!icmp_ln128)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j_3_cast = zext i8 %select_ln128" [lstm_hls/rnn.cpp:128]   --->   Operation 44 'zext' 'j_3_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %j_3_cast" [lstm_hls/rnn.cpp:131]   --->   Operation 45 'getelementptr' 'vec_i_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%vec_i_load = load i8 %vec_i_addr" [lstm_hls/rnn.cpp:131]   --->   Operation 46 'load' 'vec_i_load' <Predicate = (!icmp_ln128)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 133> <RAM>
ST_1 : Operation 47 [1/1] (0.90ns)   --->   "%add_ln130 = add i8 %select_ln128, i8 1" [lstm_hls/rnn.cpp:130]   --->   Operation 47 'add' 'add_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.90ns)   --->   "%ifzero6 = icmp_eq  i8 %add_ln130, i8 133" [lstm_hls/rnn.cpp:130]   --->   Operation 48 'icmp' 'ifzero6' <Predicate = (!icmp_ln128)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %ifzero6, void %ifFalse5, void %ifTrue4" [lstm_hls/rnn.cpp:130]   --->   Operation 49 'br' 'br_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln128 = store i15 %add_ln128_1, i15 %indvar_flatten12" [lstm_hls/rnn.cpp:128]   --->   Operation 50 'store' 'store_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln128 = store i8 %select_ln128_2, i8 %i_3" [lstm_hls/rnn.cpp:128]   --->   Operation 51 'store' 'store_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln130 = store i8 %add_ln130, i8 %j" [lstm_hls/rnn.cpp:130]   --->   Operation 52 'store' 'store_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 53 [2/3] (1.08ns) (grouped into DSP with root node add_ln131)   --->   "%mul_ln131 = mul i15 %select_ln128_2_cast, i15 133" [lstm_hls/rnn.cpp:128]   --->   Operation 53 'mul' 'mul_ln131' <Predicate = (!icmp_ln128)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/2] (1.35ns)   --->   "%vec_i_load = load i8 %vec_i_addr" [lstm_hls/rnn.cpp:131]   --->   Operation 54 'load' 'vec_i_load' <Predicate = (!icmp_ln128)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 133> <RAM>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln131)   --->   "%mul_ln131 = mul i15 %select_ln128_2_cast, i15 133" [lstm_hls/rnn.cpp:128]   --->   Operation 55 'mul' 'mul_ln131' <Predicate = (!icmp_ln128)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %select_ln128" [lstm_hls/rnn.cpp:131]   --->   Operation 56 'zext' 'zext_ln131' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln131 = add i15 %mul_ln131, i15 %zext_ln131" [lstm_hls/rnn.cpp:131]   --->   Operation 57 'add' 'add_ln131' <Predicate = (!icmp_ln128)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 58 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln131 = add i15 %mul_ln131, i15 %zext_ln131" [lstm_hls/rnn.cpp:131]   --->   Operation 58 'add' 'add_ln131' <Predicate = (!icmp_ln128)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i15 %add_ln131" [lstm_hls/rnn.cpp:131]   --->   Operation 59 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%Weight0_i_addr = getelementptr i32 %Weight0_i, i64 0, i64 %zext_ln131_1" [lstm_hls/rnn.cpp:131]   --->   Operation 60 'getelementptr' 'Weight0_i_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.35ns)   --->   "%Weight0_i_load = load i15 %Weight0_i_addr" [lstm_hls/rnn.cpp:131]   --->   Operation 61 'load' 'Weight0_i_load' <Predicate = (!icmp_ln128)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 17024> <ROM>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 62 [1/2] (1.35ns)   --->   "%Weight0_i_load = load i15 %Weight0_i_addr" [lstm_hls/rnn.cpp:131]   --->   Operation 62 'load' 'Weight0_i_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 17024> <ROM>
ST_5 : [1/1] (0.83ns)   --->   Input mux for Operation 63 '%mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load'
ST_5 : Operation 63 [4/4] (3.83ns)   --->   "%mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:131]   --->   Operation 63 'fmul' 'mul2' <Predicate = true> <Delay = 3.83> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 64 [3/4] (4.67ns)   --->   "%mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:131]   --->   Operation 64 'fmul' 'mul2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 65 [2/4] (4.67ns)   --->   "%mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:131]   --->   Operation 65 'fmul' 'mul2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 66 [1/4] (4.67ns)   --->   "%mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:131]   --->   Operation 66 'fmul' 'mul2' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.54>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%add751727_load = load i32 %add751727" [lstm_hls/rnn.cpp:128]   --->   Operation 67 'load' 'add751727_load' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.52ns)   --->   "%select_ln128_1 = select i1 %icmp_ln130, i32 0, i32 %add751727_load" [lstm_hls/rnn.cpp:128]   --->   Operation 68 'select' 'select_ln128_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i8 %select_ln128_2" [lstm_hls/rnn.cpp:128]   --->   Operation 69 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.57ns)   --->   Input mux for Operation 70 '%add4 = fadd i32 %select_ln128_1, i32 %mul2'
ST_9 : Operation 70 [5/5] (5.44ns)   --->   "%add4 = fadd i32 %select_ln128_1, i32 %mul2" [lstm_hls/rnn.cpp:131]   --->   Operation 70 'fadd' 'add4' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%Bias0_i_addr = getelementptr i32 %Bias0_i, i64 0, i64 %zext_ln128" [lstm_hls/rnn.cpp:133]   --->   Operation 71 'getelementptr' 'Bias0_i_addr' <Predicate = (ifzero6)> <Delay = 0.00>
ST_9 : Operation 72 [2/2] (1.35ns)   --->   "%Bias0_i_load = load i7 %Bias0_i_addr" [lstm_hls/rnn.cpp:133]   --->   Operation 72 'load' 'Bias0_i_load' <Predicate = (ifzero6)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 73 [4/5] (6.01ns)   --->   "%add4 = fadd i32 %select_ln128_1, i32 %mul2" [lstm_hls/rnn.cpp:131]   --->   Operation 73 'fadd' 'add4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/2] (1.35ns)   --->   "%Bias0_i_load = load i7 %Bias0_i_addr" [lstm_hls/rnn.cpp:133]   --->   Operation 74 'load' 'Bias0_i_load' <Predicate = (ifzero6)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 75 [3/5] (6.01ns)   --->   "%add4 = fadd i32 %select_ln128_1, i32 %mul2" [lstm_hls/rnn.cpp:131]   --->   Operation 75 'fadd' 'add4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 76 [2/5] (6.01ns)   --->   "%add4 = fadd i32 %select_ln128_1, i32 %mul2" [lstm_hls/rnn.cpp:131]   --->   Operation 76 'fadd' 'add4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.50>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_6_VITIS_LOOP_130_7_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17024, i64 17024, i64 17024"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [lstm_hls/rnn.cpp:130]   --->   Operation 80 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/5] (6.01ns)   --->   "%add4 = fadd i32 %select_ln128_1, i32 %mul2" [lstm_hls/rnn.cpp:131]   --->   Operation 81 'fadd' 'add4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (0.48ns)   --->   "%store_ln131 = store i32 %add4, i32 %add751727" [lstm_hls/rnn.cpp:131]   --->   Operation 82 'store' 'store_ln131' <Predicate = true> <Delay = 0.48>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc76"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.01>
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 84 '%add3 = fadd i32 %add4, i32 %Bias0_i_load'
ST_14 : Operation 84 [5/5] (5.44ns)   --->   "%add3 = fadd i32 %add4, i32 %Bias0_i_load" [lstm_hls/rnn.cpp:133]   --->   Operation 84 'fadd' 'add3' <Predicate = (ifzero6)> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.01>
ST_15 : Operation 85 [4/5] (6.01ns)   --->   "%add3 = fadd i32 %add4, i32 %Bias0_i_load" [lstm_hls/rnn.cpp:133]   --->   Operation 85 'fadd' 'add3' <Predicate = (ifzero6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.01>
ST_16 : Operation 86 [3/5] (6.01ns)   --->   "%add3 = fadd i32 %add4, i32 %Bias0_i_load" [lstm_hls/rnn.cpp:133]   --->   Operation 86 'fadd' 'add3' <Predicate = (ifzero6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.01>
ST_17 : Operation 87 [2/5] (6.01ns)   --->   "%add3 = fadd i32 %add4, i32 %Bias0_i_load" [lstm_hls/rnn.cpp:133]   --->   Operation 87 'fadd' 'add3' <Predicate = (ifzero6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.01>
ST_18 : Operation 88 [1/5] (6.01ns)   --->   "%add3 = fadd i32 %add4, i32 %Bias0_i_load" [lstm_hls/rnn.cpp:133]   --->   Operation 88 'fadd' 'add3' <Predicate = (ifzero6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.35>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %zext_ln128" [lstm_hls/rnn.cpp:129]   --->   Operation 89 'getelementptr' 'vec_tmp_addr' <Predicate = (ifzero6)> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (1.35ns)   --->   "%store_ln133 = store i32 %add3, i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:133]   --->   Operation 90 'store' 'store_ln133' <Predicate = (ifzero6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse5"   --->   Operation 91 'br' 'br_ln0' <Predicate = (ifzero6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.166ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0.000 ns)
	'load' operation ('j_load', lstm_hls/rnn.cpp:130) on local variable 'j' [22]  (0.000 ns)
	'icmp' operation ('icmp_ln130', lstm_hls/rnn.cpp:130) [27]  (0.907 ns)
	'select' operation ('select_ln128', lstm_hls/rnn.cpp:128) [28]  (0.445 ns)
	'add' operation ('add_ln130', lstm_hls/rnn.cpp:130) [46]  (0.907 ns)
	'icmp' operation ('ifzero6', lstm_hls/rnn.cpp:130) [47]  (0.907 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation ('vec_i_load', lstm_hls/rnn.cpp:131) on array 'vec_i' [43]  (1.352 ns)

 <State 3>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[37] ('mul_ln131', lstm_hls/rnn.cpp:128) [33]  (0.000 ns)
	'add' operation of DSP[37] ('add_ln131', lstm_hls/rnn.cpp:131) [37]  (0.831 ns)

 <State 4>: 2.183ns
The critical path consists of the following:
	'add' operation of DSP[37] ('add_ln131', lstm_hls/rnn.cpp:131) [37]  (0.831 ns)
	'getelementptr' operation ('Weight0_i_addr', lstm_hls/rnn.cpp:131) [39]  (0.000 ns)
	'load' operation ('Weight0_i_load', lstm_hls/rnn.cpp:131) on array 'Weight0_i' [41]  (1.352 ns)

 <State 5>: 6.023ns
The critical path consists of the following:
	'load' operation ('Weight0_i_load', lstm_hls/rnn.cpp:131) on array 'Weight0_i' [41]  (1.352 ns)
	multiplexor before operation 'fmul' with delay (0.837 ns)
'fmul' operation ('mul2', lstm_hls/rnn.cpp:131) [44]  (3.834 ns)

 <State 6>: 4.671ns
The critical path consists of the following:
	'fmul' operation ('mul2', lstm_hls/rnn.cpp:131) [44]  (4.671 ns)

 <State 7>: 4.671ns
The critical path consists of the following:
	'fmul' operation ('mul2', lstm_hls/rnn.cpp:131) [44]  (4.671 ns)

 <State 8>: 4.671ns
The critical path consists of the following:
	'fmul' operation ('mul2', lstm_hls/rnn.cpp:131) [44]  (4.671 ns)

 <State 9>: 6.543ns
The critical path consists of the following:
	'load' operation ('add751727_load', lstm_hls/rnn.cpp:128) on local variable 'add751727' [21]  (0.000 ns)
	'select' operation ('select_ln128_1', lstm_hls/rnn.cpp:128) [29]  (0.525 ns)
	multiplexor before operation 'fadd' with delay (0.570 ns)
'fadd' operation ('add4', lstm_hls/rnn.cpp:131) [45]  (5.448 ns)

 <State 10>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add4', lstm_hls/rnn.cpp:131) [45]  (6.018 ns)

 <State 11>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add4', lstm_hls/rnn.cpp:131) [45]  (6.018 ns)

 <State 12>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add4', lstm_hls/rnn.cpp:131) [45]  (6.018 ns)

 <State 13>: 6.507ns
The critical path consists of the following:
	'fadd' operation ('add4', lstm_hls/rnn.cpp:131) [45]  (6.018 ns)
	'store' operation ('store_ln131', lstm_hls/rnn.cpp:131) of variable 'add4', lstm_hls/rnn.cpp:131 on local variable 'add751727' [60]  (0.489 ns)

 <State 14>: 6.018ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.570 ns)
'fadd' operation ('add3', lstm_hls/rnn.cpp:133) [52]  (5.448 ns)

 <State 15>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add3', lstm_hls/rnn.cpp:133) [52]  (6.018 ns)

 <State 16>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add3', lstm_hls/rnn.cpp:133) [52]  (6.018 ns)

 <State 17>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add3', lstm_hls/rnn.cpp:133) [52]  (6.018 ns)

 <State 18>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('add3', lstm_hls/rnn.cpp:133) [52]  (6.018 ns)

 <State 19>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation ('vec_tmp_addr', lstm_hls/rnn.cpp:129) [53]  (0.000 ns)
	'store' operation ('store_ln133', lstm_hls/rnn.cpp:133) of variable 'add3', lstm_hls/rnn.cpp:133 on array 'vec_tmp' [54]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
