

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Fri Dec 27 12:09:21 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.988|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11033|  11033|  11033|  11033|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  11032|  11032|       394|          -|          -|    28|    no    |
        | + Loop 1.1      |    392|    392|        14|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |      3|      3|         3|          -|          -|     1|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 3 
14 --> 15 
15 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [../layers_c/pointwise_conv2d.cpp:11]   --->   Operation 16 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [../layers_c/pointwise_conv2d.cpp:12]   --->   Operation 17 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader4.preheader.critedge ], [ %out_h, %.preheader4.loopexit ]"   --->   Operation 20 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %out_h_0, -4" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 21 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 22 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 23 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %4, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:17]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 26 'zext' 'zext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln23_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 27 'bitconcatenate' 'shl_ln23_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %shl_ln23_7 to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 28 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23, %zext_ln23_1" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 29 'sub' 'sub_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 30 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 31 'speclooptripcount' 'empty_37' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 34 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 35 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 36 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader4.loopexit, label %0" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 38 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %zext_ln23_2, %sub_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 39 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln23_6 = sext i11 %add_ln23 to i12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 40 'sext' 'sext_ln23_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.63ns)   --->   "%add_ln23_1 = add i12 %sext_ln23_6, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 41 'add' 'add_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i12 %add_ln23_1 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 42 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i32 %sext_ln23_1 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 43 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%input_addr_49 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_3" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 44 'getelementptr' 'input_addr_49' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 45 'load' 'input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 46 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_49, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 47 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 48 [1/1] (1.54ns)   --->   "%add_ln23_2 = add i12 %sext_ln23_6, 1568" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 48 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i12 %add_ln23_2 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 49 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%input_addr_50 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_4" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 50 'getelementptr' 'input_addr_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 51 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 52 [1/1] (1.54ns)   --->   "%add_ln23_3 = add i12 %sext_ln23_6, -1744" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 52 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i12 %add_ln23_3 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 53 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_addr_51 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_5" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 54 'getelementptr' 'input_addr_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 55 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i11 %add_ln23 to i13" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 56 'sext' 'sext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_50, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 57 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i16 %input_load_2 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 58 'sext' 'sext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (5.58ns)   --->   "%mul_ln23_2 = mul i30 %sext_ln23_3, 7191" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 59 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_2, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 60 'partselect' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_51, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 61 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln23_7 = sext i16 %input_load_3 to i28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 62 'sext' 'sext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (5.58ns)   --->   "%mul_ln23_3 = mul i28 %sext_ln23_7, -1764" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 63 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln23_3, i32 14, i32 27)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 64 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln23_8 = sext i14 %tmp_2 to i16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 65 'sext' 'sext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.67ns)   --->   "%add_ln23_4 = add i13 %sext_ln23_5, 3136" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 66 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i13 %add_ln23_4 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 67 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%input_addr_52 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_6" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 68 'getelementptr' 'input_addr_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 69 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 70 [1/1] (1.67ns)   --->   "%add_ln23_5 = add i13 %sext_ln23_5, 3920" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 70 'add' 'add_ln23_5' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i13 %add_ln23_5 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 71 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%input_addr_53 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_7" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 72 'getelementptr' 'input_addr_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 73 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 74 [1/1] (2.07ns)   --->   "%add_ln23_16 = add i16 %sext_ln23_8, %trunc_ln23_2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 74 'add' 'add_ln23_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.7>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_52, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 75 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln23_9 = sext i16 %input_load_4 to i29" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 76 'sext' 'sext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (5.58ns)   --->   "%mul_ln23_4 = mul i29 %sext_ln23_9, 3434" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 77 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln23_4, i32 14, i32 28)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 78 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln23_10 = sext i15 %tmp_3 to i16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 79 'sext' 'sext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_53, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 80 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln23_13 = sext i16 %input_load_5 to i29" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 81 'sext' 'sext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (5.58ns)   --->   "%mul_ln23_5 = mul i29 %sext_ln23_13, -2964" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 82 'mul' 'mul_ln23_5' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln23_5, i32 14, i32 28)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 83 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln23_20 = sext i15 %tmp_4 to i16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 84 'sext' 'sext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.67ns)   --->   "%add_ln23_6 = add i13 %sext_ln23_5, -3488" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 85 'add' 'add_ln23_6' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i13 %add_ln23_6 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 86 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%input_addr_54 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_8" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 87 'getelementptr' 'input_addr_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 88 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 89 [1/1] (1.67ns)   --->   "%add_ln23_7 = add i13 %sext_ln23_5, -2704" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 89 'add' 'add_ln23_7' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i13 %add_ln23_7 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 90 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr_55 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_9" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 91 'getelementptr' 'input_addr_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 92 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 93 [1/1] (1.94ns)   --->   "%add_ln23_17 = add i16 %sext_ln23_20, %sext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 93 'add' 'add_ln23_17' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.4>
ST_7 : Operation 94 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_54, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 94 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %input_load_6, i5 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 95 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln23_21 = sext i21 %tmp to i22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 96 'sext' 'sext_ln23_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_1 = sub i22 0, %sext_ln23_21" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 97 'sub' 'sub_ln23_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %input_load_6, i2 0)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 98 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln23_22 = sext i18 %tmp_1 to i22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 99 'sext' 'sext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%sub_ln23_2 = sub i22 %sub_ln23_1, %sext_ln23_22" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 100 'sub' 'sub_ln23_2' <Predicate = true> <Delay = 4.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %sub_ln23_2, i32 14, i32 21)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 101 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln23_23 = sext i8 %tmp_5 to i16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 102 'sext' 'sext_ln23_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_55, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 103 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln23_24 = sext i16 %input_load_7 to i26" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 104 'sext' 'sext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (5.58ns)   --->   "%mul_ln23_6 = mul i26 %sext_ln23_24, -478" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 105 'mul' 'mul_ln23_6' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_PartSelect.i12.i26.i32.i32(i26 %mul_ln23_6, i32 14, i32 25)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 106 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln23_25 = sext i12 %tmp_6 to i16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 107 'sext' 'sext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.54ns)   --->   "%add_ln23_8 = add i13 %sext_ln23_5, -1920" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 108 'add' 'add_ln23_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i13 %add_ln23_8 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 109 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%input_addr_56 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_10" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 110 'getelementptr' 'input_addr_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 111 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 112 [1/1] (1.54ns)   --->   "%add_ln23_9 = add i13 %sext_ln23_5, -1136" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 112 'add' 'add_ln23_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i13 %add_ln23_9 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 113 'zext' 'zext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%input_addr_57 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_11" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 114 'getelementptr' 'input_addr_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 115 'load' 'input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 116 [1/1] (1.54ns)   --->   "%add_ln23_18 = add i16 %sext_ln23_25, %sext_ln23_23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 116 'add' 'add_ln23_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (2.07ns)   --->   "%add_ln23_19 = add i16 %add_ln23_17, %add_ln23_18" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 117 'add' 'add_ln23_19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln23_4 = sext i11 %add_ln23 to i14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 118 'sext' 'sext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_56, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 119 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln23_26 = sext i16 %input_load_8 to i27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 120 'sext' 'sext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (5.58ns)   --->   "%mul_ln23_7 = mul i27 %sext_ln23_26, 748" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 121 'mul' 'mul_ln23_7' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln23_7, i32 14, i32 26)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 122 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln23_27 = sext i13 %tmp_7 to i16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 123 'sext' 'sext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_57, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 124 'load' 'input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln23_11 = sext i16 %input_load_9 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 125 'sext' 'sext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (5.58ns)   --->   "%mul_ln23_8 = mul i30 %sext_ln23_11, 7038" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 126 'mul' 'mul_ln23_8' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln23_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_8, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 127 'partselect' 'trunc_ln23_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.81ns)   --->   "%add_ln23_10 = add i14 %sext_ln23_4, 7840" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 128 'add' 'add_ln23_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i14 %add_ln23_10 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 129 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_58 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_12" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 130 'getelementptr' 'input_addr_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 131 'load' 'input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 132 [1/1] (1.81ns)   --->   "%add_ln23_11 = add i14 %sext_ln23_4, -7760" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 132 'add' 'add_ln23_11' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i14 %add_ln23_11 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 133 'zext' 'zext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%input_addr_59 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_13" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 134 'getelementptr' 'input_addr_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 135 'load' 'input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 136 [1/1] (2.07ns)   --->   "%add_ln23_20 = add i16 %trunc_ln23_9, %sext_ln23_27" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 136 'add' 'add_ln23_20' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.9>
ST_9 : Operation 137 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_58, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 137 'load' 'input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln23_12 = sext i16 %input_load_10 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 138 'sext' 'sext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (5.58ns)   --->   "%mul_ln23_9 = mul i30 %sext_ln23_12, 7886" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 139 'mul' 'mul_ln23_9' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln23_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_9, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 140 'partselect' 'trunc_ln23_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_59, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 141 'load' 'input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln23_28 = sext i16 %input_load_11 to i29" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 142 'sext' 'sext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (5.58ns)   --->   "%mul_ln23_10 = mul i29 %sext_ln23_28, 3798" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 143 'mul' 'mul_ln23_10' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_8 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln23_10, i32 14, i32 28)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 144 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln23_29 = sext i15 %tmp_8 to i16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 145 'sext' 'sext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (1.81ns)   --->   "%add_ln23_12 = add i14 %sext_ln23_4, -6976" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 146 'add' 'add_ln23_12' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i14 %add_ln23_12 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 147 'zext' 'zext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_60 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_14" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 148 'getelementptr' 'input_addr_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 149 'load' 'input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 150 [1/1] (1.81ns)   --->   "%add_ln23_13 = add i14 %sext_ln23_4, -6192" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 150 'add' 'add_ln23_13' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i14 %add_ln23_13 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 151 'zext' 'zext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%input_addr_61 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_15" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 152 'getelementptr' 'input_addr_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 153 'load' 'input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 154 [1/1] (2.07ns)   --->   "%add_ln23_21 = add i16 %sext_ln23_29, %trunc_ln23_s" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 154 'add' 'add_ln23_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (2.07ns)   --->   "%add_ln23_22 = add i16 %add_ln23_20, %add_ln23_21" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 155 'add' 'add_ln23_22' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 156 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_60, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 156 'load' 'input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln23_14 = sext i16 %input_load_12 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 157 'sext' 'sext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (5.58ns)   --->   "%mul_ln23_11 = mul i30 %sext_ln23_14, -11586" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 158 'mul' 'mul_ln23_11' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_11, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 159 'partselect' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_61, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 160 'load' 'input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln23_15 = sext i16 %input_load_13 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 161 'sext' 'sext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (5.58ns)   --->   "%mul_ln23_12 = mul i30 %sext_ln23_15, 5575" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 162 'mul' 'mul_ln23_12' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_12, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 163 'partselect' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.81ns)   --->   "%add_ln23_14 = add i14 %sext_ln23_4, -5408" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 164 'add' 'add_ln23_14' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i14 %add_ln23_14 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 165 'zext' 'zext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%input_addr_62 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_16" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 166 'getelementptr' 'input_addr_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 167 'load' 'input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 168 [1/1] (1.81ns)   --->   "%add_ln23_15 = add i14 %sext_ln23_4, -4624" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 168 'add' 'add_ln23_15' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i14 %add_ln23_15 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 169 'zext' 'zext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%input_addr_63 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_17" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 170 'getelementptr' 'input_addr_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 171 'load' 'input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 172 [1/1] (2.07ns)   --->   "%add_ln23_23 = add i16 %trunc_ln23_4, %trunc_ln23_3" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 172 'add' 'add_ln23_23' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.9>
ST_11 : Operation 173 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_62, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 173 'load' 'input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln23_16 = sext i16 %input_load_14 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 174 'sext' 'sext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (5.58ns)   --->   "%mul_ln23_13 = mul i30 %sext_ln23_16, -7347" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 175 'mul' 'mul_ln23_13' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_13, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 176 'partselect' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_63, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 177 'load' 'input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln23_17 = sext i16 %input_load_15 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 178 'sext' 'sext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (5.58ns)   --->   "%mul_ln23_14 = mul i30 %sext_ln23_17, -9605" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 179 'mul' 'mul_ln23_14' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_14, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 180 'partselect' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (2.07ns)   --->   "%add_ln23_24 = add i16 %trunc_ln23_6, %trunc_ln23_5" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 181 'add' 'add_ln23_24' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (2.07ns)   --->   "%add_ln23_25 = add i16 %add_ln23_23, %add_ln23_24" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 182 'add' 'add_ln23_25' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.58>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23 to i15" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 183 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i16 %input_load_1 to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 184 'sext' 'sext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (5.58ns)   --->   "%mul_ln23_1 = mul i30 %sext_ln23_2, -16381" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 185 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_1, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 186 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (2.07ns)   --->   "%add_ln23_26 = add i16 %add_ln23_22, %add_ln23_25" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 187 'add' 'add_ln23_26' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 188 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 10.8>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%buffer_0_0 = phi i16 [ -10739, %0 ], [ %add_ln23_32, %2 ]" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 189 'phi' 'buffer_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%in_d_0_0 = phi i5 [ 0, %0 ], [ %xor_ln20, %2 ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 190 'phi' 'in_d_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %in_d_0_0, -16" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 191 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 192 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i5 %in_d_0_0 to i15" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 194 'zext' 'zext_ln23_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (5.63ns)   --->   "%mul_ln23 = mul i15 %zext_ln23_18, 784" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 195 'mul' 'mul_ln23' <Predicate = (!icmp_ln20)> <Delay = 5.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (1.94ns)   --->   "%add_ln23_27 = add i15 %mul_ln23, %sext_ln23" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 196 'add' 'add_ln23_27' <Predicate = (!icmp_ln20)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln23_18 = sext i15 %add_ln23_27 to i32" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 197 'sext' 'sext_ln23_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i32 %sext_ln23_18 to i64" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 198 'zext' 'zext_ln23_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_19" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 199 'getelementptr' 'input_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 200 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 200 'load' 'input_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 201 [1/1] (0.78ns)   --->   "%xor_ln20 = xor i5 %in_d_0_0, -16" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 201 'xor' 'xor_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i16 %buffer_0_0 to i15" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 202 'trunc' 'trunc_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_0_0, i32 15)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 203 'bitselect' 'tmp_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.75ns)   --->   "%select_ln27 = select i1 %tmp_9, i15 0, i15 %trunc_ln20" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 204 'select' 'select_ln27' <Predicate = (icmp_ln20)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i15 %select_ln27 to i16" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 205 'zext' 'zext_ln27' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i11 %add_ln23 to i32" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 206 'sext' 'sext_ln30' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 207 'zext' 'zext_ln30' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 208 'getelementptr' 'output_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (3.25ns)   --->   "store i16 %zext_ln27, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 209 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:18]   --->   Operation 210 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 12.9>
ST_14 : Operation 211 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 211 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln23_19 = sext i16 %input_load to i30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 212 'sext' 'sext_ln23_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (5.58ns)   --->   "%mul_ln23_15 = mul i30 %sext_ln23_19, -6502" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 213 'mul' 'mul_ln23_15' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_15, i32 14, i32 29)" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 214 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (2.07ns)   --->   "%add_ln23_28 = add i16 %trunc_ln1, %trunc_ln23_1" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 215 'add' 'add_ln23_28' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (2.07ns)   --->   "%add_ln23_29 = add i16 %add_ln23_16, %add_ln23_28" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 216 'add' 'add_ln23_29' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.23>
ST_15 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln23_30 = add i16 %add_ln23_19, %add_ln23_29" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 217 'add' 'add_ln23_30' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (2.07ns)   --->   "%add_ln23_31 = add i16 %add_ln23_26, %add_ln23_30" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 218 'add' 'add_ln23_31' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [1/1] (2.07ns)   --->   "%add_ln23_32 = add i16 %buffer_0_0, %add_ln23_31" [../layers_c/pointwise_conv2d.cpp:23]   --->   Operation 219 'add' 'add_ln23_32' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/pointwise_conv2d.cpp:17) [8]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/pointwise_conv2d.cpp:17) [8]  (0 ns)
	'add' operation ('out_h', ../layers_c/pointwise_conv2d.cpp:17) [11]  (1.78 ns)

 <State 3>: 6.53ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/pointwise_conv2d.cpp:18) [21]  (0 ns)
	'add' operation ('add_ln23', ../layers_c/pointwise_conv2d.cpp:23) [28]  (1.64 ns)
	'add' operation ('add_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [33]  (1.64 ns)
	'getelementptr' operation ('input_addr_49', ../layers_c/pointwise_conv2d.cpp:23) [36]  (0 ns)
	'load' operation ('input_load_1', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [37]  (3.25 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln23_2', ../layers_c/pointwise_conv2d.cpp:23) [41]  (1.55 ns)
	'getelementptr' operation ('input_addr_50', ../layers_c/pointwise_conv2d.cpp:23) [43]  (0 ns)
	'load' operation ('input_load_2', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [44]  (3.25 ns)

 <State 5>: 10.9ns
The critical path consists of the following:
	'load' operation ('input_load_2', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [44]  (3.25 ns)
	'mul' operation ('mul_ln23_2', ../layers_c/pointwise_conv2d.cpp:23) [46]  (5.58 ns)
	'add' operation ('add_ln23_16', ../layers_c/pointwise_conv2d.cpp:23) [150]  (2.08 ns)

 <State 6>: 10.8ns
The critical path consists of the following:
	'load' operation ('input_load_4', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [59]  (3.25 ns)
	'mul' operation ('mul_ln23_4', ../layers_c/pointwise_conv2d.cpp:23) [61]  (5.58 ns)
	'add' operation ('add_ln23_17', ../layers_c/pointwise_conv2d.cpp:23) [151]  (1.94 ns)

 <State 7>: 12.5ns
The critical path consists of the following:
	'load' operation ('input_load_7', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [87]  (3.25 ns)
	'mul' operation ('mul_ln23_6', ../layers_c/pointwise_conv2d.cpp:23) [89]  (5.58 ns)
	'add' operation ('add_ln23_18', ../layers_c/pointwise_conv2d.cpp:23) [152]  (1.55 ns)
	'add' operation ('add_ln23_19', ../layers_c/pointwise_conv2d.cpp:23) [153]  (2.08 ns)

 <State 8>: 10.9ns
The critical path consists of the following:
	'load' operation ('input_load_8', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [95]  (3.25 ns)
	'mul' operation ('mul_ln23_7', ../layers_c/pointwise_conv2d.cpp:23) [97]  (5.58 ns)
	'add' operation ('add_ln23_20', ../layers_c/pointwise_conv2d.cpp:23) [154]  (2.08 ns)

 <State 9>: 13ns
The critical path consists of the following:
	'load' operation ('input_load_10', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [110]  (3.25 ns)
	'mul' operation ('mul_ln23_9', ../layers_c/pointwise_conv2d.cpp:23) [112]  (5.58 ns)
	'add' operation ('add_ln23_21', ../layers_c/pointwise_conv2d.cpp:23) [155]  (2.08 ns)
	'add' operation ('add_ln23_22', ../layers_c/pointwise_conv2d.cpp:23) [156]  (2.08 ns)

 <State 10>: 10.9ns
The critical path consists of the following:
	'load' operation ('input_load_12', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [125]  (3.25 ns)
	'mul' operation ('mul_ln23_11', ../layers_c/pointwise_conv2d.cpp:23) [127]  (5.58 ns)
	'add' operation ('add_ln23_23', ../layers_c/pointwise_conv2d.cpp:23) [157]  (2.08 ns)

 <State 11>: 13ns
The critical path consists of the following:
	'load' operation ('input_load_14', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [139]  (3.25 ns)
	'mul' operation ('mul_ln23_13', ../layers_c/pointwise_conv2d.cpp:23) [141]  (5.58 ns)
	'add' operation ('add_ln23_24', ../layers_c/pointwise_conv2d.cpp:23) [158]  (2.08 ns)
	'add' operation ('add_ln23_25', ../layers_c/pointwise_conv2d.cpp:23) [159]  (2.08 ns)

 <State 12>: 5.58ns
The critical path consists of the following:
	'mul' operation ('mul_ln23_1', ../layers_c/pointwise_conv2d.cpp:23) [39]  (5.58 ns)

 <State 13>: 10.8ns
The critical path consists of the following:
	'phi' operation ('in_d_0_0', ../layers_c/pointwise_conv2d.cpp:20) with incoming values : ('xor_ln20', ../layers_c/pointwise_conv2d.cpp:20) [164]  (0 ns)
	'mul' operation ('mul_ln23', ../layers_c/pointwise_conv2d.cpp:23) [170]  (5.63 ns)
	'add' operation ('add_ln23_27', ../layers_c/pointwise_conv2d.cpp:23) [171]  (1.94 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:23) [174]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [175]  (3.25 ns)

 <State 14>: 13ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [175]  (3.25 ns)
	'mul' operation ('mul_ln23_15', ../layers_c/pointwise_conv2d.cpp:23) [177]  (5.58 ns)
	'add' operation ('add_ln23_28', ../layers_c/pointwise_conv2d.cpp:23) [179]  (2.08 ns)
	'add' operation ('add_ln23_29', ../layers_c/pointwise_conv2d.cpp:23) [180]  (2.08 ns)

 <State 15>: 6.23ns
The critical path consists of the following:
	'add' operation ('add_ln23_30', ../layers_c/pointwise_conv2d.cpp:23) [181]  (2.08 ns)
	'add' operation ('add_ln23_31', ../layers_c/pointwise_conv2d.cpp:23) [182]  (2.08 ns)
	'add' operation ('add_ln23_32', ../layers_c/pointwise_conv2d.cpp:23) [183]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
