module Seg7Dec (C, LEDR, HEX0);
	input [1:0] C;
	
	output [1:0] LEDR;
	output reg [6:0] HEX0;
	
	assign LEDR[0] = C[0];
	assign LEDR[1] = C[1];
	
	always @ (C) begin
		case (C)
			0: HEX0 = 7'b0111101; //d
			1: HEX0 = 7'b1001111; //E
			2: HEX0 = 7'b0110000; //1
			3: HEX0 = 7'b1111110; //0
			default: HEX0 = 7'bx;
		endcase
	end
endmodule