A. Agarwal , V. Zolotov , D. T. Blaauw, Statistical timing analysis using bounds and selective enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.9, p.1243-1260, November 2006[doi>10.1109/TCAD.2003.816217]
Aseem Agarwal , David Blaauw , Vladimir Zolotov , Sarma Vrudhula, Statistical timing analysis using bounds and selective enumeration, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA[doi>10.1145/589411.589415]
Todd M. Austin, Designing robust microarchitectures, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996591]
Sandeep Dhar , Dragan MaksimoviÄ‡ , Bruno Kranzen, Closed-loop adaptive voltage scaling controller for standard-cell ASICs, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566437]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Rajamohana Hegde , Naresh R. Shanbhag, Energy-efficient signal processing via algorithmic noise-tolerance, Proceedings of the 1999 international symposium on Low power electronics and design, p.30-35, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313834]
J. A. G. Jess , K. Kalafala , S. R. Naidu , R. H. J. M. Otten , C. Visweswariah, Statistical timing for parametric yield prediction of digital integrated circuits, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776066]
Kehl, T. 1993. Hardware self-tuning and circuit performance monitoring. In the International Conference on Computer Design (ICCD).
Jing-Jia Liou , A. Krstic , Yi-Ming Jiang , Kwang-Ting Cheng, Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.756-769, November 2006[doi>10.1109/TCAD.2003.811442]
Narendra V. Shenoy , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Minimum padding to satisfy short path constraints, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.156-161, November 07-11, 1993, Santa Clara, California, USA
Uht, A. 2003. Uniprocessor performance enhancement through adaptive clock frequency control. In the International Conference on Advances in Infrastructure for e-Business, e-Education, e-Science, e-Medicine, and Mobile Technologies on the Internet (SSGRR).
Chandu Visweswariah, Death, taxes and failing chips, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775921]
