[
  {"op": "null", "runid": 0, "instr_name": "CONV", "parents": [], "children": [1], "siblings": [], "batch_size": 4, "conv_type": 6, "kernel_size": 7, "h_pad": 3, "v_pad": 3,  "stride": 2, "input_width": 224,  "input_height": 224,  "input_channel": 3,  "output_channel": 64,  "input_addr": "0x1",  "filter_addr": "0x2",  "quant_addr": "0x3", "output_addr": "0x4", "input_size": 8, "output_size": 8, "width_shift": 0, "width_size": 0, "height_shift": 0, "height_size": 0, "channel_shift": 0 },
  {"op": "null", "runid": 1, "instr_name": "ACTIVE", "parents": [0], "children": [2], "siblings": [], "batch_size": 3, "active_type": 1, "input_width": 112, "input_height": 112, "input_channel": 64, "output_width": 0, "output_height": 0, "output_channel": 0, "input_addr": "0x6", "quant_addr": "0x8", "output_addr": "0x7", "input_size": 8, "output_size": 8},
  {"op": "null", "runid": 2, "instr_name": "POOL", "parents": [1], "children": [3, 4], "siblings": [], "batch_size": 2, "pool_type": 3, "kernel_size": 5, "stride": 1, "input_width": 57, "input_height": 58, "input_channel": 59, "input_addr": "0x81", "quant_addr": "0x8", "output_addr": "0x91", "input_size": 8, "output_size": 8},
  {"op": "null", "runid": 3, "instr_name": "CONV", "parents": [2], "children": [9], "siblings": [4], "batch_size": 4, "conv_type": 1, "kernel_size": 1, "h_pad": 0, "v_pad": 0, "stride": 1, "input_width": 56, "input_height": 56, "input_channel": 64, "output_channel": 256, "input_addr": "0x10", "filter_addr": "0x11", "quant_addr": "0x12", "output_addr": "0x13", "input_size": 8, "output_size": 8, "width_shift": 0, "width_size": 0, "height_shift": 0, "height_size": 0, "channel_shift": 0 },
  {"op": "null", "runid": 4, "instr_name": "CONV", "parents": [2], "children": [5], "siblings": [3], "batch_size": 3, "conv_type": 6, "kernel_size": 1, "h_pad": 0, "v_pad": 0, "stride": 1, "input_width": 56, "input_height": 56, "input_channel": 64, "output_channel": 256, "input_addr": "0x14", "filter_addr": "0x15", "quant_addr": "0x16", "output_addr": "0x17", "input_size": 8, "output_size": 8, "width_shift": 0, "width_size": 0, "height_shift": 0, "height_size": 0, "channel_shift": 0 },
  {"op": "null", "runid": 5, "instr_name": "ACTIVE", "parents": [4], "children": [6], "siblings": [], "batch_size": 4, "active_type": 2, "input_width": 53, "input_height": 54, "input_channel": 55, "output_width": 1, "output_height": 2, "output_channel": 3, "input_addr": "0x54", "quant_addr": "0x8", "output_addr": "0x55", "input_size": 8, "output_size": 8},
  {"op": "null", "runid": 6, "instr_name": "CONV", "parents": [5], "children": [7], "siblings": [], "batch_size": 4, "conv_type": 6, "kernel_size": 3, "h_pad": 0, "v_pad": 0, "stride": 1, "input_width": 56, "input_height": 56, "input_channel": 64, "output_channel": 256, "input_addr": "0x18", "filter_addr": "0x19", "quant_addr": "0x20", "output_addr": "0x21", "input_size": 8, "output_size": 8, "width_shift": 0, "width_size": 0, "height_shift": 0, "height_size": 0, "channel_shift": 0 },
  {"op": "null", "runid": 7, "instr_name": "ACTIVE", "parents": [6], "children": [8], "siblings": [], "batch_size": 4, "active_type": 1, "input_width": 112, "input_height": 112, "input_channel": 64, "output_width": 0, "output_height": 0, "output_channel": 0, "input_addr": "0x22", "quant_addr": "0x8", "output_addr": "0x23", "input_size": 25690112, "output_size": 25690112 },
  {"op": "null", "runid": 8, "instr_name": "CONV", "parents": [7], "children": [9], "siblings": [], "batch_size": 4, "conv_type": 6, "kernel_size": 1, "h_pad": 0, "v_pad": 0, "stride": 1, "input_width": 56, "input_height": 56, "input_channel": 64, "output_channel": 256, "input_addr": "0x24", "filter_addr": "0x25", "quant_addr": "0x26", "output_addr": "0x27", "input_size": 8, "output_size": 8, "width_shift": 0, "width_size": 0, "height_shift": 0, "height_size": 0, "channel_shift": 0 },
  {"op": "null", "runid": 9, "instr_name": "ELTWISE", "parents": [3, 8], "children": [10], "siblings": [], "batch_size": 3, "input_width": 200, "input_height": 201, "input_channel": 202, "input_addr": "0x98", "residual_addr": "0x99", "quant_addr": "0x8", "output_addr": "0x100", "input_size": 8, "output_size": 8},
  {"op": "null", "runid": 10, "instr_name": "ACTIVE", "parents": [9], "children": [], "siblings": [], "batch_size": 4, "active_type": 1, "input_width": 112, "input_height": 112, "input_channel": 64, "output_width": 0, "output_height": 0, "output_channel": 0, "input_addr": "0x31", "quant_addr": "0x8", "output_addr": "0x32", "input_size": 25690112, "output_size": 25690112 }
]
