
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 53 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 53 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9070390 heartbeat IPC: 1.97075 cumulative IPC: 1.97075 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14312715 heartbeat IPC: 1.90755 cumulative IPC: 1.93864 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18705437 heartbeat IPC: 2.27649 cumulative IPC: 2.03953 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23772377 heartbeat IPC: 1.97358 cumulative IPC: 2.02263 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28690760 heartbeat IPC: 2.03319 cumulative IPC: 2.02474 (Simulation time: 0 hr 6 min 35 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33470349 heartbeat IPC: 2.09223 cumulative IPC: 2.03568 (Simulation time: 0 hr 7 min 45 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38131414 heartbeat IPC: 2.14543 cumulative IPC: 2.05067 (Simulation time: 0 hr 8 min 53 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42492576 heartbeat IPC: 2.29297 cumulative IPC: 2.07812 (Simulation time: 0 hr 9 min 59 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46829423 heartbeat IPC: 2.30582 cumulative IPC: 2.10117 (Simulation time: 0 hr 11 min 5 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51176447 heartbeat IPC: 2.30042 cumulative IPC: 2.11953 (Simulation time: 0 hr 12 min 9 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47180258 cumulative IPC: 2.11953 (Simulation time: 0 hr 12 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.11953 instructions: 100000001 cycles: 47180258
cpu0_DTLB TOTAL     ACCESS:   40468037  HIT:   40460086  MISS:       7951
cpu0_DTLB LOAD      ACCESS:   32304612  HIT:   32301745  MISS:       2867
cpu0_DTLB RFO       ACCESS:    8163425  HIT:    8158341  MISS:       5084
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.0496 cycles
cpu0_ITLB TOTAL     ACCESS:     795993  HIT:     795886  MISS:        107
cpu0_ITLB LOAD      ACCESS:     795993  HIT:     795886  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64615  HIT:      64279  MISS:        336
cpu0_L1I LOAD      ACCESS:      64615  HIT:      64279  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.018 cycles
cpu0_STLB TOTAL     ACCESS:       8058  HIT:       7278  MISS:        780
cpu0_STLB LOAD      ACCESS:       2974  HIT:       2807  MISS:        167
cpu0_STLB RFO       ACCESS:       5084  HIT:       4471  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.133 cycles
cpu0_L1D TOTAL     ACCESS:   32109773  HIT:   31644078  MISS:     465695
cpu0_L1D LOAD      ACCESS:   28654233  HIT:   28497705  MISS:     156528
cpu0_L1D RFO       ACCESS:    3454771  HIT:    3145786  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        587  MISS:        182
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 393.771 cycles
cpu0_L2C TOTAL     ACCESS:     771883  HIT:     484690  MISS:     287193
cpu0_L2C LOAD      ACCESS:     156864  HIT:     142179  MISS:      14685
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     305852  HIT:     305815  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        182  HIT:        165  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 621.011 cycles
LLC TOTAL     ACCESS:     557113  HIT:     246639  MISS:     310474
LLC LOAD      ACCESS:      14685  HIT:      11637  MISS:       3048
LLC RFO       ACCESS:     272308  HIT:     106095  MISS:     166213
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270103  HIT:     128898  MISS:     141205
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 555.025 cycles
Insertion Distribution: 
	LOAD 0 0 3945 402 
	RFO 0 0 42562 154394 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 141986 
	 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2146  ROW_BUFFER_MISS:     167109
 DBUS AVG_CONGESTED_CYCLE:    3.99306
 WQ ROW_BUFFER_HIT:      10578  ROW_BUFFER_MISS:     150321  FULL:       4803


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.012
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

