vendor_name = ModelSim
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/ulamips.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/regbuf.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/reg32.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/reg.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_n.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_4.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_3.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_2.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_tb.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_pkg.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi_tb.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_mem.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_control.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem_addr.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/inst_mem.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/clk_div.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/breg.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/alu_ctr.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/adder.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_rom.mif
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extbits.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux8_4.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux16_2.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/byte_mem_sel.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem.qip
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/db/multiciclo.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/db/altsyncram_f7f1.tdf
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/demux4.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/demux2.vhd
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/db/altsyncram_dbi1.tdf
source_file = 1, C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/db/multiciclo.ram0_breg_9a0f9e64.hdl.mif
design_name = multiciclo
instance = comp, \alu|tmp[0]~0\, alu|tmp[0]~0, multiciclo, 1
instance = comp, \alu|tmp[1]~2\, alu|tmp[1]~2, multiciclo, 1
instance = comp, \alu|tmp[2]~4\, alu|tmp[2]~4, multiciclo, 1
instance = comp, \alu|tmp[3]~6\, alu|tmp[3]~6, multiciclo, 1
instance = comp, \alu|tmp[5]~10\, alu|tmp[5]~10, multiciclo, 1
instance = comp, \alu|tmp[7]~14\, alu|tmp[7]~14, multiciclo, 1
instance = comp, \alu|tmp[8]~16\, alu|tmp[8]~16, multiciclo, 1
instance = comp, \alu|tmp[12]~24\, alu|tmp[12]~24, multiciclo, 1
instance = comp, \alu|tmp[14]~28\, alu|tmp[14]~28, multiciclo, 1
instance = comp, \alu|tmp[15]~30\, alu|tmp[15]~30, multiciclo, 1
instance = comp, \alu|tmp[17]~34\, alu|tmp[17]~34, multiciclo, 1
instance = comp, \alu|tmp[18]~36\, alu|tmp[18]~36, multiciclo, 1
instance = comp, \alu|tmp[19]~38\, alu|tmp[19]~38, multiciclo, 1
instance = comp, \alu|tmp[27]~54\, alu|tmp[27]~54, multiciclo, 1
instance = comp, \alu|tmp[28]~56\, alu|tmp[28]~56, multiciclo, 1
instance = comp, \alu|tmp[29]~58\, alu|tmp[29]~58, multiciclo, 1
instance = comp, \alu|Add1~2\, alu|Add1~2, multiciclo, 1
instance = comp, \alu|Add1~8\, alu|Add1~8, multiciclo, 1
instance = comp, \alu|Add1~16\, alu|Add1~16, multiciclo, 1
instance = comp, \alu|Add1~20\, alu|Add1~20, multiciclo, 1
instance = comp, \alu|Add1~26\, alu|Add1~26, multiciclo, 1
instance = comp, \alu|Add1~36\, alu|Add1~36, multiciclo, 1
instance = comp, \alu|Add1~38\, alu|Add1~38, multiciclo, 1
instance = comp, \alu|Add1~50\, alu|Add1~50, multiciclo, 1
instance = comp, \alu|Add1~56\, alu|Add1~56, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_1|auto_generated|ram_block1a0, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_0|auto_generated|ram_block1a0, multiciclo, 1
instance = comp, \rdm|sr_out[1]\, rdm|sr_out[1], multiciclo, 1
instance = comp, \rdm|sr_out[4]\, rdm|sr_out[4], multiciclo, 1
instance = comp, \rdm|sr_out[29]\, rdm|sr_out[29], multiciclo, 1
instance = comp, \rdm|sr_out[28]\, rdm|sr_out[28], multiciclo, 1
instance = comp, \rdm|sr_out[25]\, rdm|sr_out[25], multiciclo, 1
instance = comp, \rdm|sr_out[23]\, rdm|sr_out[23], multiciclo, 1
instance = comp, \rdm|sr_out[22]\, rdm|sr_out[22], multiciclo, 1
instance = comp, \rdm|sr_out[21]\, rdm|sr_out[21], multiciclo, 1
instance = comp, \rdm|sr_out[20]\, rdm|sr_out[20], multiciclo, 1
instance = comp, \rdm|sr_out[9]\, rdm|sr_out[9], multiciclo, 1
instance = comp, \rdm|sr_out[7]\, rdm|sr_out[7], multiciclo, 1
instance = comp, \rdm|sr_out[1]~1\, rdm|sr_out[1]~1, multiciclo, 1
instance = comp, \rdm|sr_out[4]~4\, rdm|sr_out[4]~4, multiciclo, 1
instance = comp, \rdm|sr_out[29]~29\, rdm|sr_out[29]~29, multiciclo, 1
instance = comp, \rdm|sr_out[28]~28\, rdm|sr_out[28]~28, multiciclo, 1
instance = comp, \rdm|sr_out[25]~25\, rdm|sr_out[25]~25, multiciclo, 1
instance = comp, \rdm|sr_out[23]~23\, rdm|sr_out[23]~23, multiciclo, 1
instance = comp, \rdm|sr_out[22]~22\, rdm|sr_out[22]~22, multiciclo, 1
instance = comp, \rdm|sr_out[21]~21\, rdm|sr_out[21]~21, multiciclo, 1
instance = comp, \rdm|sr_out[20]~20\, rdm|sr_out[20]~20, multiciclo, 1
instance = comp, \rdm|sr_out[9]~9\, rdm|sr_out[9]~9, multiciclo, 1
instance = comp, \rdm|sr_out[7]~7\, rdm|sr_out[7]~7, multiciclo, 1
instance = comp, \actr|alu_ctr~2\, actr|alu_ctr~2, multiciclo, 1
instance = comp, \actr|alu_ctr~11\, actr|alu_ctr~11, multiciclo, 1
instance = comp, \actr|alu_ctr~12\, actr|alu_ctr~12, multiciclo, 1
instance = comp, \actr|Equal5~4\, actr|Equal5~4, multiciclo, 1
instance = comp, \actr|alu_ctr[0]~19\, actr|alu_ctr[0]~19, multiciclo, 1
instance = comp, \rgA|sr_out[3]\, rgA|sr_out[3], multiciclo, 1
instance = comp, \rgA|sr_out[2]\, rgA|sr_out[2], multiciclo, 1
instance = comp, \rgA|sr_out[4]\, rgA|sr_out[4], multiciclo, 1
instance = comp, \rgA|sr_out[26]\, rgA|sr_out[26], multiciclo, 1
instance = comp, \rgA|sr_out[24]\, rgA|sr_out[24], multiciclo, 1
instance = comp, \rgA|sr_out[22]\, rgA|sr_out[22], multiciclo, 1
instance = comp, \rgA|sr_out[20]\, rgA|sr_out[20], multiciclo, 1
instance = comp, \rgA|sr_out[19]\, rgA|sr_out[19], multiciclo, 1
instance = comp, \rgA|sr_out[18]\, rgA|sr_out[18], multiciclo, 1
instance = comp, \rgA|sr_out[15]\, rgA|sr_out[15], multiciclo, 1
instance = comp, \alu|ShiftLeft0~11\, alu|ShiftLeft0~11, multiciclo, 1
instance = comp, \rgA|sr_out[5]\, rgA|sr_out[5], multiciclo, 1
instance = comp, \rgA|sr_out[13]\, rgA|sr_out[13], multiciclo, 1
instance = comp, \rgA|sr_out[12]\, rgA|sr_out[12], multiciclo, 1
instance = comp, \rgA|sr_out[11]\, rgA|sr_out[11], multiciclo, 1
instance = comp, \alu|ShiftLeft0~13\, alu|ShiftLeft0~13, multiciclo, 1
instance = comp, \rgA|sr_out[9]\, rgA|sr_out[9], multiciclo, 1
instance = comp, \rgA|sr_out[8]\, rgA|sr_out[8], multiciclo, 1
instance = comp, \rgB|sr_out[12]\, rgB|sr_out[12], multiciclo, 1
instance = comp, \rgB|sr_out[2]\, rgB|sr_out[2], multiciclo, 1
instance = comp, \alu|Mux31~7\, alu|Mux31~7, multiciclo, 1
instance = comp, \alu|ShiftRight0~15\, alu|ShiftRight0~15, multiciclo, 1
instance = comp, \alu|ShiftRight0~22\, alu|ShiftRight0~22, multiciclo, 1
instance = comp, \alu|Mux30~5\, alu|Mux30~5, multiciclo, 1
instance = comp, \alu|ShiftLeft0~20\, alu|ShiftLeft0~20, multiciclo, 1
instance = comp, \alu|Mux30~6\, alu|Mux30~6, multiciclo, 1
instance = comp, \alu|a32~2\, alu|a32~2, multiciclo, 1
instance = comp, \alu|Mux30~7\, alu|Mux30~7, multiciclo, 1
instance = comp, \alu|Mux30~8\, alu|Mux30~8, multiciclo, 1
instance = comp, \alu|Mux30~14\, alu|Mux30~14, multiciclo, 1
instance = comp, \alu|Mux29~2\, alu|Mux29~2, multiciclo, 1
instance = comp, \alu|Mux29~6\, alu|Mux29~6, multiciclo, 1
instance = comp, \alu|Mux28~19\, alu|Mux28~19, multiciclo, 1
instance = comp, \alu|ShiftRight0~60\, alu|ShiftRight0~60, multiciclo, 1
instance = comp, \alu|Mux28~20\, alu|Mux28~20, multiciclo, 1
instance = comp, \alu|a32~4\, alu|a32~4, multiciclo, 1
instance = comp, \alu|ShiftRight0~62\, alu|ShiftRight0~62, multiciclo, 1
instance = comp, \alu|ShiftRight0~65\, alu|ShiftRight0~65, multiciclo, 1
instance = comp, \alu|ShiftRight1~71\, alu|ShiftRight1~71, multiciclo, 1
instance = comp, \alu|Mux27~3\, alu|Mux27~3, multiciclo, 1
instance = comp, \alu|Mux27~4\, alu|Mux27~4, multiciclo, 1
instance = comp, \alu|ShiftRight0~66\, alu|ShiftRight0~66, multiciclo, 1
instance = comp, \alu|Mux26~0\, alu|Mux26~0, multiciclo, 1
instance = comp, \alu|Mux26~6\, alu|Mux26~6, multiciclo, 1
instance = comp, \alu|a32~7\, alu|a32~7, multiciclo, 1
instance = comp, \alu|ShiftRight0~81\, alu|ShiftRight0~81, multiciclo, 1
instance = comp, \alu|ShiftRight0~82\, alu|ShiftRight0~82, multiciclo, 1
instance = comp, \alu|ShiftRight1~80\, alu|ShiftRight1~80, multiciclo, 1
instance = comp, \alu|Mux23~2\, alu|Mux23~2, multiciclo, 1
instance = comp, \alu|Mux23~3\, alu|Mux23~3, multiciclo, 1
instance = comp, \alu|Mux23~4\, alu|Mux23~4, multiciclo, 1
instance = comp, \alu|Mux23~5\, alu|Mux23~5, multiciclo, 1
instance = comp, \alu|Mux23~6\, alu|Mux23~6, multiciclo, 1
instance = comp, \alu|Mux23~7\, alu|Mux23~7, multiciclo, 1
instance = comp, \alu|Mux22~2\, alu|Mux22~2, multiciclo, 1
instance = comp, \alu|Mux22~9\, alu|Mux22~9, multiciclo, 1
instance = comp, \alu|a32~10\, alu|a32~10, multiciclo, 1
instance = comp, \alu|Mux21~9\, alu|Mux21~9, multiciclo, 1
instance = comp, \alu|a32~11\, alu|a32~11, multiciclo, 1
instance = comp, \alu|Mux20~2\, alu|Mux20~2, multiciclo, 1
instance = comp, \alu|Mux19~2\, alu|Mux19~2, multiciclo, 1
instance = comp, \alu|Mux19~10\, alu|Mux19~10, multiciclo, 1
instance = comp, \alu|Mux18~2\, alu|Mux18~2, multiciclo, 1
instance = comp, \alu|Mux18~3\, alu|Mux18~3, multiciclo, 1
instance = comp, \alu|Mux18~6\, alu|Mux18~6, multiciclo, 1
instance = comp, \alu|Mux17~2\, alu|Mux17~2, multiciclo, 1
instance = comp, \alu|Mux16~2\, alu|Mux16~2, multiciclo, 1
instance = comp, \alu|ShiftRight0~91\, alu|ShiftRight0~91, multiciclo, 1
instance = comp, \alu|Mux16~3\, alu|Mux16~3, multiciclo, 1
instance = comp, \alu|ShiftLeft0~82\, alu|ShiftLeft0~82, multiciclo, 1
instance = comp, \alu|Mux15~3\, alu|Mux15~3, multiciclo, 1
instance = comp, \alu|Mux15~4\, alu|Mux15~4, multiciclo, 1
instance = comp, \alu|Mux13~0\, alu|Mux13~0, multiciclo, 1
instance = comp, \alu|Mux13~4\, alu|Mux13~4, multiciclo, 1
instance = comp, \alu|Mux13~5\, alu|Mux13~5, multiciclo, 1
instance = comp, \alu|Mux13~6\, alu|Mux13~6, multiciclo, 1
instance = comp, \alu|a32~17\, alu|a32~17, multiciclo, 1
instance = comp, \alu|Mux12~10\, alu|Mux12~10, multiciclo, 1
instance = comp, \alu|Mux12~13\, alu|Mux12~13, multiciclo, 1
instance = comp, \alu|Mux12~14\, alu|Mux12~14, multiciclo, 1
instance = comp, \alu|Mux12~15\, alu|Mux12~15, multiciclo, 1
instance = comp, \alu|ShiftLeft0~94\, alu|ShiftLeft0~94, multiciclo, 1
instance = comp, \alu|a32~18\, alu|a32~18, multiciclo, 1
instance = comp, \alu|Mux11~4\, alu|Mux11~4, multiciclo, 1
instance = comp, \alu|Mux10~0\, alu|Mux10~0, multiciclo, 1
instance = comp, \alu|ShiftLeft0~98\, alu|ShiftLeft0~98, multiciclo, 1
instance = comp, \alu|Mux10~4\, alu|Mux10~4, multiciclo, 1
instance = comp, \alu|a32~20\, alu|a32~20, multiciclo, 1
instance = comp, \alu|Mux8~0\, alu|Mux8~0, multiciclo, 1
instance = comp, \alu|ShiftLeft0~106\, alu|ShiftLeft0~106, multiciclo, 1
instance = comp, \alu|a32~21\, alu|a32~21, multiciclo, 1
instance = comp, \alu|ShiftLeft0~109\, alu|ShiftLeft0~109, multiciclo, 1
instance = comp, \alu|ShiftLeft0~110\, alu|ShiftLeft0~110, multiciclo, 1
instance = comp, \alu|ShiftLeft0~111\, alu|ShiftLeft0~111, multiciclo, 1
instance = comp, \alu|Mux7~2\, alu|Mux7~2, multiciclo, 1
instance = comp, \alu|Mux7~3\, alu|Mux7~3, multiciclo, 1
instance = comp, \alu|Mux6~4\, alu|Mux6~4, multiciclo, 1
instance = comp, \alu|Mux6~5\, alu|Mux6~5, multiciclo, 1
instance = comp, \alu|a32~24\, alu|a32~24, multiciclo, 1
instance = comp, \alu|Mux3~0\, alu|Mux3~0, multiciclo, 1
instance = comp, \alu|ShiftLeft0~120\, alu|ShiftLeft0~120, multiciclo, 1
instance = comp, \alu|Mux3~4\, alu|Mux3~4, multiciclo, 1
instance = comp, \alu|Mux3~10\, alu|Mux3~10, multiciclo, 1
instance = comp, \alu|Mux3~11\, alu|Mux3~11, multiciclo, 1
instance = comp, \alu|Mux3~12\, alu|Mux3~12, multiciclo, 1
instance = comp, \alu|Mux3~13\, alu|Mux3~13, multiciclo, 1
instance = comp, \alu|ShiftLeft0~122\, alu|ShiftLeft0~122, multiciclo, 1
instance = comp, \alu|Mux2~6\, alu|Mux2~6, multiciclo, 1
instance = comp, \alu|ShiftLeft0~124\, alu|ShiftLeft0~124, multiciclo, 1
instance = comp, \alu|Mux1~3\, alu|Mux1~3, multiciclo, 1
instance = comp, \alu|Mux1~4\, alu|Mux1~4, multiciclo, 1
instance = comp, \alu|Mux1~5\, alu|Mux1~5, multiciclo, 1
instance = comp, \alu|Mux1~6\, alu|Mux1~6, multiciclo, 1
instance = comp, \alu|Mux0~0\, alu|Mux0~0, multiciclo, 1
instance = comp, \alu|Mux0~1\, alu|Mux0~1, multiciclo, 1
instance = comp, \alu|Mux0~2\, alu|Mux0~2, multiciclo, 1
instance = comp, \alu|Mux0~3\, alu|Mux0~3, multiciclo, 1
instance = comp, \alu|Mux0~7\, alu|Mux0~7, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[3]\, bcoreg|breg32_rtl_1_bypass[3], multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[1]\, bcoreg|breg32_rtl_1_bypass[1], multiciclo, 1
instance = comp, \bcoreg|breg32~38\, bcoreg|breg32~38, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[9]\, bcoreg|breg32_rtl_1_bypass[9], multiciclo, 1
instance = comp, \bcoreg|Equal1~0\, bcoreg|Equal1~0, multiciclo, 1
instance = comp, \ctr_mips|Mux0~0\, ctr_mips|Mux0~0, multiciclo, 1
instance = comp, \ctr_mips|Mux0~1\, ctr_mips|Mux0~1, multiciclo, 1
instance = comp, \ctr_mips|Selector1~1\, ctr_mips|Selector1~1, multiciclo, 1
instance = comp, \mux_pc|Equal1~0\, mux_pc|Equal1~0, multiciclo, 1
instance = comp, \ctr_mips|Selector1~2\, ctr_mips|Selector1~2, multiciclo, 1
instance = comp, \ctr_mips|Mux7~0\, ctr_mips|Mux7~0, multiciclo, 1
instance = comp, \bcoreg|breg32~41\, bcoreg|breg32~41, multiciclo, 1
instance = comp, \pc_wr_s~0\, pc_wr_s~0, multiciclo, 1
instance = comp, \alu|Equal0~0\, alu|Equal0~0, multiciclo, 1
instance = comp, \alu|Equal0~2\, alu|Equal0~2, multiciclo, 1
instance = comp, \bcoreg|regA[3]~1\, bcoreg|regA[3]~1, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]\, bcoreg|breg32_rtl_1_bypass[15], multiciclo, 1
instance = comp, \bcoreg|regA[2]~2\, bcoreg|regA[2]~2, multiciclo, 1
instance = comp, \bcoreg|regA[4]~4\, bcoreg|regA[4]~4, multiciclo, 1
instance = comp, \bcoreg|regA[26]~9\, bcoreg|regA[26]~9, multiciclo, 1
instance = comp, \bcoreg|regA[24]~11\, bcoreg|regA[24]~11, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[55]\, bcoreg|breg32_rtl_1_bypass[55], multiciclo, 1
instance = comp, \bcoreg|regA[22]~13\, bcoreg|regA[22]~13, multiciclo, 1
instance = comp, \bcoreg|regA[20]~15\, bcoreg|regA[20]~15, multiciclo, 1
instance = comp, \bcoreg|regA[19]~16\, bcoreg|regA[19]~16, multiciclo, 1
instance = comp, \bcoreg|regA[18]~17\, bcoreg|regA[18]~17, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[41]\, bcoreg|breg32_rtl_1_bypass[41], multiciclo, 1
instance = comp, \bcoreg|regA[15]~20\, bcoreg|regA[15]~20, multiciclo, 1
instance = comp, \bcoreg|regA[5]~22\, bcoreg|regA[5]~22, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[37]\, bcoreg|breg32_rtl_1_bypass[37], multiciclo, 1
instance = comp, \bcoreg|regA[13]~24\, bcoreg|regA[13]~24, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[35]\, bcoreg|breg32_rtl_1_bypass[35], multiciclo, 1
instance = comp, \bcoreg|regA[12]~25\, bcoreg|regA[12]~25, multiciclo, 1
instance = comp, \bcoreg|regA[11]~26\, bcoreg|regA[11]~26, multiciclo, 1
instance = comp, \bcoreg|regA[9]~28\, bcoreg|regA[9]~28, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[27]\, bcoreg|breg32_rtl_1_bypass[27], multiciclo, 1
instance = comp, \bcoreg|regA[8]~29\, bcoreg|regA[8]~29, multiciclo, 1
instance = comp, \bcoreg|regB[12]~20\, bcoreg|regB[12]~20, multiciclo, 1
instance = comp, \bcoreg|regB[2]~30\, bcoreg|regB[2]~30, multiciclo, 1
instance = comp, \mux_store|m_out[1]~3\, mux_store|m_out[1]~3, multiciclo, 1
instance = comp, \mux_store|m_out[2]~5\, mux_store|m_out[2]~5, multiciclo, 1
instance = comp, \mux_store|m_out[5]~11\, mux_store|m_out[5]~11, multiciclo, 1
instance = comp, \mux_store|m_out[24]~52\, mux_store|m_out[24]~52, multiciclo, 1
instance = comp, \mux_store|m_out[27]~58\, mux_store|m_out[27]~58, multiciclo, 1
instance = comp, \ctr_mips|nstate.stregbyte_st~1\, ctr_mips|nstate.stregbyte_st~1, multiciclo, 1
instance = comp, \mux_mdr|m_out[1]~3\, mux_mdr|m_out[1]~3, multiciclo, 1
instance = comp, \mux_mdr|m_out[4]~4\, mux_mdr|m_out[4]~4, multiciclo, 1
instance = comp, \mux_ulaB|m_out[29]~69\, mux_ulaB|m_out[29]~69, multiciclo, 1
instance = comp, \mux_ulaB|m_out[23]~75\, mux_ulaB|m_out[23]~75, multiciclo, 1
instance = comp, \alu|ShiftLeft0~130\, alu|ShiftLeft0~130, multiciclo, 1
instance = comp, \alu|ShiftRight0~94\, alu|ShiftRight0~94, multiciclo, 1
instance = comp, \alu|Mux23~11\, alu|Mux23~11, multiciclo, 1
instance = comp, \alu|ShiftLeft0~132\, alu|ShiftLeft0~132, multiciclo, 1
instance = comp, \alu|Mux0~11\, alu|Mux0~11, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[1]~feeder\, bcoreg|breg32_rtl_1_bypass[1]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[3]~feeder\, bcoreg|breg32_rtl_1_bypass[3]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]~feeder\, bcoreg|breg32_rtl_1_bypass[15]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[55]~feeder\, bcoreg|breg32_rtl_1_bypass[55]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[41]~feeder\, bcoreg|breg32_rtl_1_bypass[41]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[27]~feeder\, bcoreg|breg32_rtl_1_bypass[27]~feeder, multiciclo, 1
instance = comp, \clk_rom~I\, clk_rom, multiciclo, 1
instance = comp, \clk_rom~clkctrl\, clk_rom~clkctrl, multiciclo, 1
instance = comp, \regULA|sr_out[6]~feeder\, regULA|sr_out[6]~feeder, multiciclo, 1
instance = comp, \regULA|sr_out[6]\, regULA|sr_out[6], multiciclo, 1
instance = comp, \ctr_mips|nstate.stregbyte_st~0\, ctr_mips|nstate.stregbyte_st~0, multiciclo, 1
instance = comp, \rst~I\, rst, multiciclo, 1
instance = comp, \rst~clkctrl\, rst~clkctrl, multiciclo, 1
instance = comp, \ctr_mips|pstate.stregbyte_st\, ctr_mips|pstate.stregbyte_st, multiciclo, 1
instance = comp, \ctr_mips|s_aluBin[0]\, ctr_mips|s_aluBin[0], multiciclo, 1
instance = comp, \mux_ulaB|m_out[1]~64\, mux_ulaB|m_out[1]~64, multiciclo, 1
instance = comp, \pc|sr_out[5]~22\, pc|sr_out[5]~22, multiciclo, 1
instance = comp, \bcoreg|Equal1~1\, bcoreg|Equal1~1, multiciclo, 1
instance = comp, \ctr_mips|pstate.fetch_st~_wirecell\, ctr_mips|pstate.fetch_st~_wirecell, multiciclo, 1
instance = comp, \clk~I\, clk, multiciclo, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, multiciclo, 1
instance = comp, \ctr_mips|nstate.ori_ex_st~0\, ctr_mips|nstate.ori_ex_st~0, multiciclo, 1
instance = comp, \ctr_mips|nstate.ori_ex_st~1\, ctr_mips|nstate.ori_ex_st~1, multiciclo, 1
instance = comp, \ctr_mips|pstate.ori_ex_st\, ctr_mips|pstate.ori_ex_st, multiciclo, 1
instance = comp, \ctr_mips|nstate.ldreghalf_st~0\, ctr_mips|nstate.ldreghalf_st~0, multiciclo, 1
instance = comp, \ctr_mips|pstate.ldreghalf_st\, ctr_mips|pstate.ldreghalf_st, multiciclo, 1
instance = comp, \ctr_mips|Selector0~0\, ctr_mips|Selector0~0, multiciclo, 1
instance = comp, \mux_byte|m_out[7]~0\, mux_byte|m_out[7]~0, multiciclo, 1
instance = comp, \sgnext16|output[16]~0\, sgnext16|output[16]~0, multiciclo, 1
instance = comp, \rdm|sr_out[26]~26\, rdm|sr_out[26]~26, multiciclo, 1
instance = comp, \mux_store|m_out[7]~0\, mux_store|m_out[7]~0, multiciclo, 1
instance = comp, \mux_mdr|m_out[7]~5\, mux_mdr|m_out[7]~5, multiciclo, 1
instance = comp, \rdm|sr_out[10]~10\, rdm|sr_out[10]~10, multiciclo, 1
instance = comp, \rdm|sr_out[10]\, rdm|sr_out[10], multiciclo, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~0\, ctr_mips|nstate.rtype_ex_st~0, multiciclo, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~1\, ctr_mips|nstate.rtype_ex_st~1, multiciclo, 1
instance = comp, \ctr_mips|pstate.rtype_ex_st\, ctr_mips|pstate.rtype_ex_st, multiciclo, 1
instance = comp, \mux_ulaB|m_out[31]~31\, mux_ulaB|m_out[31]~31, multiciclo, 1
instance = comp, \ctr_mips|WideOr1\, ctr_mips|WideOr1, multiciclo, 1
instance = comp, \ir|sr_out[8]\, ir|sr_out[8], multiciclo, 1
instance = comp, \ctr_mips|pstate.writereg_st~feeder\, ctr_mips|pstate.writereg_st~feeder, multiciclo, 1
instance = comp, \ctr_mips|pstate.writereg_st\, ctr_mips|pstate.writereg_st, multiciclo, 1
instance = comp, \actr|alu_ctr~3\, actr|alu_ctr~3, multiciclo, 1
instance = comp, \actr|Equal5~0\, actr|Equal5~0, multiciclo, 1
instance = comp, \actr|alu_ctr~4\, actr|alu_ctr~4, multiciclo, 1
instance = comp, \actr|alu_ctr[1]~17\, actr|alu_ctr[1]~17, multiciclo, 1
instance = comp, \alu|Mux28~6\, alu|Mux28~6, multiciclo, 1
instance = comp, \alu|Mux3~7\, alu|Mux3~7, multiciclo, 1
instance = comp, \pc|sr_out~40\, pc|sr_out~40, multiciclo, 1
instance = comp, \ctr_mips|Equal2~0\, ctr_mips|Equal2~0, multiciclo, 1
instance = comp, \alu|Equal0~1\, alu|Equal0~1, multiciclo, 1
instance = comp, \alu|Equal0~3\, alu|Equal0~3, multiciclo, 1
instance = comp, \alu|Mux14~10\, alu|Mux14~10, multiciclo, 1
instance = comp, \ctr_mips|nstate.jump_ex_st~3\, ctr_mips|nstate.jump_ex_st~3, multiciclo, 1
instance = comp, \ctr_mips|nstate.jump_ex_st~4\, ctr_mips|nstate.jump_ex_st~4, multiciclo, 1
instance = comp, \ctr_mips|pstate.jump_ex_st\, ctr_mips|pstate.jump_ex_st, multiciclo, 1
instance = comp, \pc|sr_out~41\, pc|sr_out~41, multiciclo, 1
instance = comp, \pc|sr_out[1]\, pc|sr_out[1], multiciclo, 1
instance = comp, \mux_store|m_out[6]~13\, mux_store|m_out[6]~13, multiciclo, 1
instance = comp, \rdm|sr_out[30]~30\, rdm|sr_out[30]~30, multiciclo, 1
instance = comp, \rdm|sr_out[30]\, rdm|sr_out[30], multiciclo, 1
instance = comp, \actr|alu_ctr[3]~22\, actr|alu_ctr[3]~22, multiciclo, 1
instance = comp, \actr|alu_ctr[3]~23\, actr|alu_ctr[3]~23, multiciclo, 1
instance = comp, \alu|Mux30~18\, alu|Mux30~18, multiciclo, 1
instance = comp, \mux_ulaB|m_out[30]~68\, mux_ulaB|m_out[30]~68, multiciclo, 1
instance = comp, \actr|Equal13~1\, actr|Equal13~1, multiciclo, 1
instance = comp, \alu|Mux14~12\, alu|Mux14~12, multiciclo, 1
instance = comp, \mux_ulaB|m_out[13]~40\, mux_ulaB|m_out[13]~40, multiciclo, 1
instance = comp, \mux_ulaB|m_out[13]~41\, mux_ulaB|m_out[13]~41, multiciclo, 1
instance = comp, \mux_store|m_out[8]~18\, mux_store|m_out[8]~18, multiciclo, 1
instance = comp, \mux_store|m_out[15]~17\, mux_store|m_out[15]~17, multiciclo, 1
instance = comp, \mux_reg_add|m_out[4]~4\, mux_reg_add|m_out[4]~4, multiciclo, 1
instance = comp, \rdm|sr_out[3]~3\, rdm|sr_out[3]~3, multiciclo, 1
instance = comp, \rdm|sr_out[0]~32\, rdm|sr_out[0]~32, multiciclo, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, multiciclo, 1
instance = comp, \regULA|sr_out[4]~feeder\, regULA|sr_out[4]~feeder, multiciclo, 1
instance = comp, \regULA|sr_out[4]\, regULA|sr_out[4], multiciclo, 1
instance = comp, \breg_data_mux|m_out[4]~4\, breg_data_mux|m_out[4]~4, multiciclo, 1
instance = comp, \rdm|sr_out[5]~5\, rdm|sr_out[5]~5, multiciclo, 1
instance = comp, \mux_store|m_out[23]~49\, mux_store|m_out[23]~49, multiciclo, 1
instance = comp, \mux_store|m_out[23]~34\, mux_store|m_out[23]~34, multiciclo, 1
instance = comp, \mux_store|m_out[23]~50\, mux_store|m_out[23]~50, multiciclo, 1
instance = comp, \mux_store|m_out[31]~51\, mux_store|m_out[31]~51, multiciclo, 1
instance = comp, \mux_store|m_out[24]~53\, mux_store|m_out[24]~53, multiciclo, 1
instance = comp, \mux_store|m_out[25]~54\, mux_store|m_out[25]~54, multiciclo, 1
instance = comp, \mux_store|m_out[25]~55\, mux_store|m_out[25]~55, multiciclo, 1
instance = comp, \mux_store|m_out[26]~56\, mux_store|m_out[26]~56, multiciclo, 1
instance = comp, \mux_store|m_out[26]~57\, mux_store|m_out[26]~57, multiciclo, 1
instance = comp, \mux_store|m_out[27]~59\, mux_store|m_out[27]~59, multiciclo, 1
instance = comp, \regULA|sr_out[7]~feeder\, regULA|sr_out[7]~feeder, multiciclo, 1
instance = comp, \regULA|sr_out[7]\, regULA|sr_out[7], multiciclo, 1
instance = comp, \breg_data_mux|m_out[7]~30\, breg_data_mux|m_out[7]~30, multiciclo, 1
instance = comp, \rdm|sr_out[8]~8\, rdm|sr_out[8]~8, multiciclo, 1
instance = comp, \rdm|sr_out[8]\, rdm|sr_out[8], multiciclo, 1
instance = comp, \breg_data_mux|m_out[8]~29\, breg_data_mux|m_out[8]~29, multiciclo, 1
instance = comp, \breg_data_mux|m_out[9]~28\, breg_data_mux|m_out[9]~28, multiciclo, 1
instance = comp, \rdm|sr_out[11]~11\, rdm|sr_out[11]~11, multiciclo, 1
instance = comp, \rdm|sr_out[11]\, rdm|sr_out[11], multiciclo, 1
instance = comp, \mux_ulaB|m_out[14]~38\, mux_ulaB|m_out[14]~38, multiciclo, 1
instance = comp, \mux_ulaB|m_out[14]~39\, mux_ulaB|m_out[14]~39, multiciclo, 1
instance = comp, \alu|ShiftRight0~11\, alu|ShiftRight0~11, multiciclo, 1
instance = comp, \alu|ShiftRight1~56\, alu|ShiftRight1~56, multiciclo, 1
instance = comp, \alu|ShiftRight1~70\, alu|ShiftRight1~70, multiciclo, 1
instance = comp, \mux_ulaB|m_out[17]~33\, mux_ulaB|m_out[17]~33, multiciclo, 1
instance = comp, \mux_ulaB|m_out[17]~34\, mux_ulaB|m_out[17]~34, multiciclo, 1
instance = comp, \alu|ShiftRight1~54\, alu|ShiftRight1~54, multiciclo, 1
instance = comp, \rdm|sr_out[18]~18\, rdm|sr_out[18]~18, multiciclo, 1
instance = comp, \rdm|sr_out[18]\, rdm|sr_out[18], multiciclo, 1
instance = comp, \mux_ulaB|m_out[31]~32\, mux_ulaB|m_out[31]~32, multiciclo, 1
instance = comp, \mux_ulaB|Equal2~0\, mux_ulaB|Equal2~0, multiciclo, 1
instance = comp, \alu|ShiftRight0~49\, alu|ShiftRight0~49, multiciclo, 1
instance = comp, \alu|ShiftRight1~31\, alu|ShiftRight1~31, multiciclo, 1
instance = comp, \alu|ShiftRight1~39\, alu|ShiftRight1~39, multiciclo, 1
instance = comp, \alu|ShiftRight1~40\, alu|ShiftRight1~40, multiciclo, 1
instance = comp, \alu|ShiftRight0~50\, alu|ShiftRight0~50, multiciclo, 1
instance = comp, \alu|ShiftRight0~53\, alu|ShiftRight0~53, multiciclo, 1
instance = comp, \alu|ShiftRight0~54\, alu|ShiftRight0~54, multiciclo, 1
instance = comp, \alu|Mux13~7\, alu|Mux13~7, multiciclo, 1
instance = comp, \alu|Mux12~18\, alu|Mux12~18, multiciclo, 1
instance = comp, \alu|ShiftLeft0~84\, alu|ShiftLeft0~84, multiciclo, 1
instance = comp, \mux_ulaB|m_out[16]~35\, mux_ulaB|m_out[16]~35, multiciclo, 1
instance = comp, \mux_ulaB|m_out[16]~81\, mux_ulaB|m_out[16]~81, multiciclo, 1
instance = comp, \alu|ShiftLeft0~87\, alu|ShiftLeft0~87, multiciclo, 1
instance = comp, \alu|ShiftLeft0~88\, alu|ShiftLeft0~88, multiciclo, 1
instance = comp, \alu|ShiftLeft0~63\, alu|ShiftLeft0~63, multiciclo, 1
instance = comp, \alu|ShiftLeft0~68\, alu|ShiftLeft0~68, multiciclo, 1
instance = comp, \alu|ShiftLeft0~69\, alu|ShiftLeft0~69, multiciclo, 1
instance = comp, \alu|ShiftLeft0~89\, alu|ShiftLeft0~89, multiciclo, 1
instance = comp, \alu|Mux12~19\, alu|Mux12~19, multiciclo, 1
instance = comp, \pc|sr_out[18]~9\, pc|sr_out[18]~9, multiciclo, 1
instance = comp, \ir|sr_out[16]\, ir|sr_out[16], multiciclo, 1
instance = comp, \pc|sr_out[18]\, pc|sr_out[18], multiciclo, 1
instance = comp, \mux_ulaA|m_out[18]~22\, mux_ulaA|m_out[18]~22, multiciclo, 1
instance = comp, \alu|a32~16\, alu|a32~16, multiciclo, 1
instance = comp, \alu|ShiftLeft0~16\, alu|ShiftLeft0~16, multiciclo, 1
instance = comp, \alu|Mux12~6\, alu|Mux12~6, multiciclo, 1
instance = comp, \alu|Mux13~1\, alu|Mux13~1, multiciclo, 1
instance = comp, \alu|Mux13~2\, alu|Mux13~2, multiciclo, 1
instance = comp, \alu|Mux13~3\, alu|Mux13~3, multiciclo, 1
instance = comp, \alu|Mux13~8\, alu|Mux13~8, multiciclo, 1
instance = comp, \regULA|sr_out[18]\, regULA|sr_out[18], multiciclo, 1
instance = comp, \breg_data_mux|m_out[18]~17\, breg_data_mux|m_out[18]~17, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[47]~feeder\, bcoreg|breg32_rtl_1_bypass[47]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[47]\, bcoreg|breg32_rtl_1_bypass[47], multiciclo, 1
instance = comp, \bcoreg|regB[18]~14\, bcoreg|regB[18]~14, multiciclo, 1
instance = comp, \rgB|sr_out[18]\, rgB|sr_out[18], multiciclo, 1
instance = comp, \mux_ulaB|m_out[18]~80\, mux_ulaB|m_out[18]~80, multiciclo, 1
instance = comp, \alu|ShiftRight1~68\, alu|ShiftRight1~68, multiciclo, 1
instance = comp, \alu|ShiftRight1~69\, alu|ShiftRight1~69, multiciclo, 1
instance = comp, \alu|Mux20~9\, alu|Mux20~9, multiciclo, 1
instance = comp, \mux_ulaB|m_out[1]~65\, mux_ulaB|m_out[1]~65, multiciclo, 1
instance = comp, \alu|ShiftLeft0~18\, alu|ShiftLeft0~18, multiciclo, 1
instance = comp, \mux_ulaB|m_out[2]~62\, mux_ulaB|m_out[2]~62, multiciclo, 1
instance = comp, \mux_ulaB|m_out[2]~63\, mux_ulaB|m_out[2]~63, multiciclo, 1
instance = comp, \mux_ulaB|m_out[3]~60\, mux_ulaB|m_out[3]~60, multiciclo, 1
instance = comp, \mux_ulaB|m_out[3]~61\, mux_ulaB|m_out[3]~61, multiciclo, 1
instance = comp, \alu|ShiftLeft0~24\, alu|ShiftLeft0~24, multiciclo, 1
instance = comp, \alu|ShiftLeft0~38\, alu|ShiftLeft0~38, multiciclo, 1
instance = comp, \alu|ShiftLeft0~57\, alu|ShiftLeft0~57, multiciclo, 1
instance = comp, \pc|sr_out[11]~16\, pc|sr_out[11]~16, multiciclo, 1
instance = comp, \mux_store|m_out[10]~22\, mux_store|m_out[10]~22, multiciclo, 1
instance = comp, \mux_store|m_out[10]~23\, mux_store|m_out[10]~23, multiciclo, 1
instance = comp, \rdm|sr_out[19]~19\, rdm|sr_out[19]~19, multiciclo, 1
instance = comp, \rdm|sr_out[19]\, rdm|sr_out[19], multiciclo, 1
instance = comp, \regULA|sr_out[19]\, regULA|sr_out[19], multiciclo, 1
instance = comp, \breg_data_mux|m_out[19]~16\, breg_data_mux|m_out[19]~16, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[49]\, bcoreg|breg32_rtl_1_bypass[49], multiciclo, 1
instance = comp, \bcoreg|regB[19]~13\, bcoreg|regB[19]~13, multiciclo, 1
instance = comp, \rgB|sr_out[19]\, rgB|sr_out[19], multiciclo, 1
instance = comp, \mux_store|m_out[11]~24\, mux_store|m_out[11]~24, multiciclo, 1
instance = comp, \mux_store|m_out[11]~25\, mux_store|m_out[11]~25, multiciclo, 1
instance = comp, \mux_store|m_out[12]~26\, mux_store|m_out[12]~26, multiciclo, 1
instance = comp, \mux_store|m_out[12]~27\, mux_store|m_out[12]~27, multiciclo, 1
instance = comp, \mux_store|m_out[13]~28\, mux_store|m_out[13]~28, multiciclo, 1
instance = comp, \mux_store|m_out[13]~29\, mux_store|m_out[13]~29, multiciclo, 1
instance = comp, \alu|ShiftRight0~29\, alu|ShiftRight0~29, multiciclo, 1
instance = comp, \alu|ShiftRight0~28\, alu|ShiftRight0~28, multiciclo, 1
instance = comp, \alu|ShiftRight0~27\, alu|ShiftRight0~27, multiciclo, 1
instance = comp, \alu|ShiftRight0~30\, alu|ShiftRight0~30, multiciclo, 1
instance = comp, \alu|ShiftRight0~10\, alu|ShiftRight0~10, multiciclo, 1
instance = comp, \alu|ShiftRight0~12\, alu|ShiftRight0~12, multiciclo, 1
instance = comp, \alu|Mux19~9\, alu|Mux19~9, multiciclo, 1
instance = comp, \pc|sr_out[12]~15\, pc|sr_out[12]~15, multiciclo, 1
instance = comp, \ir|sr_out[10]\, ir|sr_out[10], multiciclo, 1
instance = comp, \pc|sr_out[12]\, pc|sr_out[12], multiciclo, 1
instance = comp, \mux_ulaA|m_out[12]~30\, mux_ulaA|m_out[12]~30, multiciclo, 1
instance = comp, \mux_ulaB|m_out[12]~42\, mux_ulaB|m_out[12]~42, multiciclo, 1
instance = comp, \mux_ulaB|m_out[12]~43\, mux_ulaB|m_out[12]~43, multiciclo, 1
instance = comp, \alu|a32~12\, alu|a32~12, multiciclo, 1
instance = comp, \alu|Mux19~6\, alu|Mux19~6, multiciclo, 1
instance = comp, \alu|Mux28~4\, alu|Mux28~4, multiciclo, 1
instance = comp, \alu|Mux28~8\, alu|Mux28~8, multiciclo, 1
instance = comp, \alu|Mux28~22\, alu|Mux28~22, multiciclo, 1
instance = comp, \alu|ShiftRight0~17\, alu|ShiftRight0~17, multiciclo, 1
instance = comp, \alu|ShiftRight0~18\, alu|ShiftRight0~18, multiciclo, 1
instance = comp, \alu|ShiftRight1~89\, alu|ShiftRight1~89, multiciclo, 1
instance = comp, \alu|ShiftRight1~85\, alu|ShiftRight1~85, multiciclo, 1
instance = comp, \alu|Mux28~7\, alu|Mux28~7, multiciclo, 1
instance = comp, \mux_store|m_out[29]~62\, mux_store|m_out[29]~62, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[21]~feeder\, bcoreg|breg32_rtl_1_bypass[21]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[21]\, bcoreg|breg32_rtl_1_bypass[21], multiciclo, 1
instance = comp, \bcoreg|regB[5]~27\, bcoreg|regB[5]~27, multiciclo, 1
instance = comp, \rgB|sr_out[5]\, rgB|sr_out[5], multiciclo, 1
instance = comp, \mux_store|m_out[29]~63\, mux_store|m_out[29]~63, multiciclo, 1
instance = comp, \mux_store|m_out[30]~64\, mux_store|m_out[30]~64, multiciclo, 1
instance = comp, \mux_store|m_out[30]~65\, mux_store|m_out[30]~65, multiciclo, 1
instance = comp, \mux_store|m_out[31]~66\, mux_store|m_out[31]~66, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[25]\, bcoreg|breg32_rtl_1_bypass[25], multiciclo, 1
instance = comp, \bcoreg|regB[7]~25\, bcoreg|regB[7]~25, multiciclo, 1
instance = comp, \rgB|sr_out[7]\, rgB|sr_out[7], multiciclo, 1
instance = comp, \mux_store|m_out[31]~67\, mux_store|m_out[31]~67, multiciclo, 1
instance = comp, \mem_sel|Mux0~0\, mem_sel|Mux0~0, multiciclo, 1
instance = comp, \memory|altsyncram_component|auto_generated|ram_block1a16\, memory|altsyncram_component|auto_generated|ram_block1a16, multiciclo, 1
instance = comp, \alu|ShiftRight0~41\, alu|ShiftRight0~41, multiciclo, 1
instance = comp, \alu|ShiftRight0~40\, alu|ShiftRight0~40, multiciclo, 1
instance = comp, \alu|ShiftRight0~42\, alu|ShiftRight0~42, multiciclo, 1
instance = comp, \alu|ShiftRight1~27\, alu|ShiftRight1~27, multiciclo, 1
instance = comp, \alu|ShiftRight0~36\, alu|ShiftRight0~36, multiciclo, 1
instance = comp, \alu|ShiftRight0~71\, alu|ShiftRight0~71, multiciclo, 1
instance = comp, \alu|ShiftLeft0~77\, alu|ShiftLeft0~77, multiciclo, 1
instance = comp, \alu|ShiftLeft0~85\, alu|ShiftLeft0~85, multiciclo, 1
instance = comp, \alu|ShiftLeft0~101\, alu|ShiftLeft0~101, multiciclo, 1
instance = comp, \rdm|sr_out[14]~14\, rdm|sr_out[14]~14, multiciclo, 1
instance = comp, \rdm|sr_out[14]\, rdm|sr_out[14], multiciclo, 1
instance = comp, \alu|ShiftRight0~72\, alu|ShiftRight0~72, multiciclo, 1
instance = comp, \alu|ShiftRight0~37\, alu|ShiftRight0~37, multiciclo, 1
instance = comp, \alu|ShiftRight1~41\, alu|ShiftRight1~41, multiciclo, 1
instance = comp, \alu|ShiftRight0~73\, alu|ShiftRight0~73, multiciclo, 1
instance = comp, \alu|Mux17~9\, alu|Mux17~9, multiciclo, 1
instance = comp, \alu|ShiftRight1~42\, alu|ShiftRight1~42, multiciclo, 1
instance = comp, \alu|ShiftRight1~43\, alu|ShiftRight1~43, multiciclo, 1
instance = comp, \alu|ShiftRight1~44\, alu|ShiftRight1~44, multiciclo, 1
instance = comp, \alu|ShiftRight0~77\, alu|ShiftRight0~77, multiciclo, 1
instance = comp, \alu|ShiftRight1~55\, alu|ShiftRight1~55, multiciclo, 1
instance = comp, \alu|ShiftRight0~78\, alu|ShiftRight0~78, multiciclo, 1
instance = comp, \alu|Mux17~10\, alu|Mux17~10, multiciclo, 1
instance = comp, \rdm|sr_out[15]~15\, rdm|sr_out[15]~15, multiciclo, 1
instance = comp, \rdm|sr_out[15]\, rdm|sr_out[15], multiciclo, 1
instance = comp, \breg_data_mux|m_out[15]~20\, breg_data_mux|m_out[15]~20, multiciclo, 1
instance = comp, \rdm|sr_out[16]~16\, rdm|sr_out[16]~16, multiciclo, 1
instance = comp, \rdm|sr_out[16]\, rdm|sr_out[16], multiciclo, 1
instance = comp, \breg_data_mux|m_out[16]~19\, breg_data_mux|m_out[16]~19, multiciclo, 1
instance = comp, \alu|Mux11~2\, alu|Mux11~2, multiciclo, 1
instance = comp, \alu|ShiftLeft0~95\, alu|ShiftLeft0~95, multiciclo, 1
instance = comp, \alu|ShiftLeft0~96\, alu|ShiftLeft0~96, multiciclo, 1
instance = comp, \alu|ShiftLeft0~78\, alu|ShiftLeft0~78, multiciclo, 1
instance = comp, \alu|ShiftLeft0~97\, alu|ShiftLeft0~97, multiciclo, 1
instance = comp, \alu|Mux11~0\, alu|Mux11~0, multiciclo, 1
instance = comp, \alu|Mux11~1\, alu|Mux11~1, multiciclo, 1
instance = comp, \alu|Mux11~3\, alu|Mux11~3, multiciclo, 1
instance = comp, \alu|Mux12~8\, alu|Mux12~8, multiciclo, 1
instance = comp, \mux_ulaB|m_out[20]~78\, mux_ulaB|m_out[20]~78, multiciclo, 1
instance = comp, \mux_ulaB|m_out[19]~79\, mux_ulaB|m_out[19]~79, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[43]\, bcoreg|breg32_rtl_1_bypass[43], multiciclo, 1
instance = comp, \bcoreg|regA[16]~19\, bcoreg|regA[16]~19, multiciclo, 1
instance = comp, \rgA|sr_out[16]\, rgA|sr_out[16], multiciclo, 1
instance = comp, \mux_ulaA|m_out[16]~24\, mux_ulaA|m_out[16]~24, multiciclo, 1
instance = comp, \mux_ulaA|m_out[9]~33\, mux_ulaA|m_out[9]~33, multiciclo, 1
instance = comp, \pc|sr_out[8]~19\, pc|sr_out[8]~19, multiciclo, 1
instance = comp, \mux_store|m_out[15]~32\, mux_store|m_out[15]~32, multiciclo, 1
instance = comp, \mux_store|m_out[15]~33\, mux_store|m_out[15]~33, multiciclo, 1
instance = comp, \mem_sel|Mux2~0\, mem_sel|Mux2~0, multiciclo, 1
instance = comp, \memory|altsyncram_component|auto_generated|ram_block1a0\, memory|altsyncram_component|auto_generated|ram_block1a0, multiciclo, 1
instance = comp, \ir|sr_out[6]\, ir|sr_out[6], multiciclo, 1
instance = comp, \pc|sr_out[8]\, pc|sr_out[8], multiciclo, 1
instance = comp, \mux_ulaA|m_out[8]~34\, mux_ulaA|m_out[8]~34, multiciclo, 1
instance = comp, \ir|sr_out[7]\, ir|sr_out[7], multiciclo, 1
instance = comp, \mux_ulaB|m_out[7]~52\, mux_ulaB|m_out[7]~52, multiciclo, 1
instance = comp, \mux_ulaB|m_out[7]~53\, mux_ulaB|m_out[7]~53, multiciclo, 1
instance = comp, \pc|sr_out[22]~5\, pc|sr_out[22]~5, multiciclo, 1
instance = comp, \pc|sr_out[22]\, pc|sr_out[22], multiciclo, 1
instance = comp, \mux_ulaA|m_out[22]~18\, mux_ulaA|m_out[22]~18, multiciclo, 1
instance = comp, \alu|tmp[20]~40\, alu|tmp[20]~40, multiciclo, 1
instance = comp, \alu|tmp[21]~42\, alu|tmp[21]~42, multiciclo, 1
instance = comp, \alu|tmp[22]~44\, alu|tmp[22]~44, multiciclo, 1
instance = comp, \alu|Mux9~4\, alu|Mux9~4, multiciclo, 1
instance = comp, \alu|Mux12~7\, alu|Mux12~7, multiciclo, 1
instance = comp, \pc|sr_out[20]~7\, pc|sr_out[20]~7, multiciclo, 1
instance = comp, \ir|sr_out[18]\, ir|sr_out[18], multiciclo, 1
instance = comp, \pc|sr_out[20]\, pc|sr_out[20], multiciclo, 1
instance = comp, \mux_ulaA|m_out[20]~20\, mux_ulaA|m_out[20]~20, multiciclo, 1
instance = comp, \bcoreg|regA[17]~18\, bcoreg|regA[17]~18, multiciclo, 1
instance = comp, \rgA|sr_out[17]\, rgA|sr_out[17], multiciclo, 1
instance = comp, \mux_ulaA|m_out[17]~23\, mux_ulaA|m_out[17]~23, multiciclo, 1
instance = comp, \alu|Add1~24\, alu|Add1~24, multiciclo, 1
instance = comp, \alu|Add1~28\, alu|Add1~28, multiciclo, 1
instance = comp, \alu|Add1~30\, alu|Add1~30, multiciclo, 1
instance = comp, \alu|Add1~32\, alu|Add1~32, multiciclo, 1
instance = comp, \alu|Add1~34\, alu|Add1~34, multiciclo, 1
instance = comp, \alu|Add1~40\, alu|Add1~40, multiciclo, 1
instance = comp, \alu|Add1~42\, alu|Add1~42, multiciclo, 1
instance = comp, \alu|Add1~44\, alu|Add1~44, multiciclo, 1
instance = comp, \alu|Mux9~5\, alu|Mux9~5, multiciclo, 1
instance = comp, \alu|Mux9~6\, alu|Mux9~6, multiciclo, 1
instance = comp, \alu|Mux9~7\, alu|Mux9~7, multiciclo, 1
instance = comp, \mux_ulaB|m_out[22]~76\, mux_ulaB|m_out[22]~76, multiciclo, 1
instance = comp, \alu|Mux9~0\, alu|Mux9~0, multiciclo, 1
instance = comp, \mux_ulaB|m_out[9]~48\, mux_ulaB|m_out[9]~48, multiciclo, 1
instance = comp, \alu|ShiftLeft0~72\, alu|ShiftLeft0~72, multiciclo, 1
instance = comp, \alu|ShiftLeft0~129\, alu|ShiftLeft0~129, multiciclo, 1
instance = comp, \alu|Mux0~4\, alu|Mux0~4, multiciclo, 1
instance = comp, \alu|Mux0~12\, alu|Mux0~12, multiciclo, 1
instance = comp, \alu|Mux0~8\, alu|Mux0~8, multiciclo, 1
instance = comp, \alu|ShiftRight0~92\, alu|ShiftRight0~92, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[73]\, bcoreg|breg32_rtl_1_bypass[73], multiciclo, 1
instance = comp, \bcoreg|regA[31]~31\, bcoreg|regA[31]~31, multiciclo, 1
instance = comp, \rgA|sr_out[31]\, rgA|sr_out[31], multiciclo, 1
instance = comp, \pc|sr_out~45\, pc|sr_out~45, multiciclo, 1
instance = comp, \pc|sr_out[28]~39\, pc|sr_out[28]~39, multiciclo, 1
instance = comp, \pc|sr_out[31]\, pc|sr_out[31], multiciclo, 1
instance = comp, \mux_ulaA|m_out[31]~36\, mux_ulaA|m_out[31]~36, multiciclo, 1
instance = comp, \mux_ulaB|m_out[27]~71\, mux_ulaB|m_out[27]~71, multiciclo, 1
instance = comp, \mux_ulaB|m_out[26]~72\, mux_ulaB|m_out[26]~72, multiciclo, 1
instance = comp, \mux_ulaB|m_out[25]~73\, mux_ulaB|m_out[25]~73, multiciclo, 1
instance = comp, \mux_ulaB|m_out[24]~74\, mux_ulaB|m_out[24]~74, multiciclo, 1
instance = comp, \bcoreg|regA[23]~12\, bcoreg|regA[23]~12, multiciclo, 1
instance = comp, \rgA|sr_out[23]\, rgA|sr_out[23], multiciclo, 1
instance = comp, \mux_ulaA|m_out[23]~17\, mux_ulaA|m_out[23]~17, multiciclo, 1
instance = comp, \alu|Add1~46\, alu|Add1~46, multiciclo, 1
instance = comp, \alu|Add1~48\, alu|Add1~48, multiciclo, 1
instance = comp, \alu|Add1~52\, alu|Add1~52, multiciclo, 1
instance = comp, \alu|Add1~54\, alu|Add1~54, multiciclo, 1
instance = comp, \alu|Add1~58\, alu|Add1~58, multiciclo, 1
instance = comp, \alu|Add1~60\, alu|Add1~60, multiciclo, 1
instance = comp, \alu|Add1~62\, alu|Add1~62, multiciclo, 1
instance = comp, \alu|tmp[30]~60\, alu|tmp[30]~60, multiciclo, 1
instance = comp, \alu|tmp[31]~62\, alu|tmp[31]~62, multiciclo, 1
instance = comp, \alu|Mux0~5\, alu|Mux0~5, multiciclo, 1
instance = comp, \alu|Mux0~6\, alu|Mux0~6, multiciclo, 1
instance = comp, \alu|Mux0~9\, alu|Mux0~9, multiciclo, 1
instance = comp, \alu|Mux0~10\, alu|Mux0~10, multiciclo, 1
instance = comp, \regULA|sr_out[31]\, regULA|sr_out[31], multiciclo, 1
instance = comp, \rdm|sr_out[31]~31\, rdm|sr_out[31]~31, multiciclo, 1
instance = comp, \rdm|sr_out[31]\, rdm|sr_out[31], multiciclo, 1
instance = comp, \breg_data_mux|m_out[31]~31\, breg_data_mux|m_out[31]~31, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[29]\, bcoreg|breg32_rtl_1_bypass[29], multiciclo, 1
instance = comp, \bcoreg|regB[9]~23\, bcoreg|regB[9]~23, multiciclo, 1
instance = comp, \rgB|sr_out[9]\, rgB|sr_out[9], multiciclo, 1
instance = comp, \mux_ulaB|m_out[9]~49\, mux_ulaB|m_out[9]~49, multiciclo, 1
instance = comp, \alu|ShiftLeft0~46\, alu|ShiftLeft0~46, multiciclo, 1
instance = comp, \mux_ulaB|m_out[8]~50\, mux_ulaB|m_out[8]~50, multiciclo, 1
instance = comp, \mux_ulaB|m_out[8]~51\, mux_ulaB|m_out[8]~51, multiciclo, 1
instance = comp, \mux_ulaB|m_out[10]~46\, mux_ulaB|m_out[10]~46, multiciclo, 1
instance = comp, \mux_ulaB|m_out[10]~47\, mux_ulaB|m_out[10]~47, multiciclo, 1
instance = comp, \alu|ShiftLeft0~50\, alu|ShiftLeft0~50, multiciclo, 1
instance = comp, \alu|ShiftLeft0~51\, alu|ShiftLeft0~51, multiciclo, 1
instance = comp, \alu|ShiftLeft0~70\, alu|ShiftLeft0~70, multiciclo, 1
instance = comp, \alu|ShiftLeft0~102\, alu|ShiftLeft0~102, multiciclo, 1
instance = comp, \alu|ShiftLeft0~103\, alu|ShiftLeft0~103, multiciclo, 1
instance = comp, \alu|ShiftLeft0~131\, alu|ShiftLeft0~131, multiciclo, 1
instance = comp, \alu|ShiftLeft0~104\, alu|ShiftLeft0~104, multiciclo, 1
instance = comp, \alu|ShiftLeft0~21\, alu|ShiftLeft0~21, multiciclo, 1
instance = comp, \alu|ShiftLeft0~22\, alu|ShiftLeft0~22, multiciclo, 1
instance = comp, \alu|ShiftLeft0~36\, alu|ShiftLeft0~36, multiciclo, 1
instance = comp, \alu|Mux9~1\, alu|Mux9~1, multiciclo, 1
instance = comp, \alu|Mux9~2\, alu|Mux9~2, multiciclo, 1
instance = comp, \alu|Mux9~3\, alu|Mux9~3, multiciclo, 1
instance = comp, \alu|Mux9~8\, alu|Mux9~8, multiciclo, 1
instance = comp, \regULA|sr_out[22]\, regULA|sr_out[22], multiciclo, 1
instance = comp, \breg_data_mux|m_out[22]~13\, breg_data_mux|m_out[22]~13, multiciclo, 1
instance = comp, \bcoreg|regA[6]~21\, bcoreg|regA[6]~21, multiciclo, 1
instance = comp, \rgA|sr_out[6]\, rgA|sr_out[6], multiciclo, 1
instance = comp, \mux_ulaA|m_out[6]~26\, mux_ulaA|m_out[6]~26, multiciclo, 1
instance = comp, \alu|tmp[4]~8\, alu|tmp[4]~8, multiciclo, 1
instance = comp, \alu|tmp[6]~12\, alu|tmp[6]~12, multiciclo, 1
instance = comp, \alu|tmp[9]~18\, alu|tmp[9]~18, multiciclo, 1
instance = comp, \alu|tmp[10]~20\, alu|tmp[10]~20, multiciclo, 1
instance = comp, \alu|tmp[11]~22\, alu|tmp[11]~22, multiciclo, 1
instance = comp, \alu|tmp[13]~26\, alu|tmp[13]~26, multiciclo, 1
instance = comp, \alu|tmp[16]~32\, alu|tmp[16]~32, multiciclo, 1
instance = comp, \mux_ulaA|m_out[3]~2\, mux_ulaA|m_out[3]~2, multiciclo, 1
instance = comp, \alu|ShiftRight1~49\, alu|ShiftRight1~49, multiciclo, 1
instance = comp, \alu|ShiftRight1~17\, alu|ShiftRight1~17, multiciclo, 1
instance = comp, \alu|ShiftRight0~25\, alu|ShiftRight0~25, multiciclo, 1
instance = comp, \alu|ShiftRight0~21\, alu|ShiftRight0~21, multiciclo, 1
instance = comp, \alu|ShiftRight0~20\, alu|ShiftRight0~20, multiciclo, 1
instance = comp, \alu|ShiftRight0~63\, alu|ShiftRight0~63, multiciclo, 1
instance = comp, \alu|ShiftRight0~64\, alu|ShiftRight0~64, multiciclo, 1
instance = comp, \alu|ShiftRight1~88\, alu|ShiftRight1~88, multiciclo, 1
instance = comp, \alu|ShiftRight0~61\, alu|ShiftRight0~61, multiciclo, 1
instance = comp, \alu|ShiftRight1~72\, alu|ShiftRight1~72, multiciclo, 1
instance = comp, \alu|Mux11~5\, alu|Mux11~5, multiciclo, 1
instance = comp, \alu|Mux11~6\, alu|Mux11~6, multiciclo, 1
instance = comp, \alu|Mux11~7\, alu|Mux11~7, multiciclo, 1
instance = comp, \alu|Mux11~8\, alu|Mux11~8, multiciclo, 1
instance = comp, \regULA|sr_out[20]\, regULA|sr_out[20], multiciclo, 1
instance = comp, \breg_data_mux|m_out[20]~15\, breg_data_mux|m_out[20]~15, multiciclo, 1
instance = comp, \bcoreg|regA[14]~23\, bcoreg|regA[14]~23, multiciclo, 1
instance = comp, \rgA|sr_out[14]\, rgA|sr_out[14], multiciclo, 1
instance = comp, \mux_ulaA|m_out[14]~28\, mux_ulaA|m_out[14]~28, multiciclo, 1
instance = comp, \alu|a32~14\, alu|a32~14, multiciclo, 1
instance = comp, \alu|Mux17~6\, alu|Mux17~6, multiciclo, 1
instance = comp, \alu|Mux16~1\, alu|Mux16~1, multiciclo, 1
instance = comp, \alu|ShiftRight0~89\, alu|ShiftRight0~89, multiciclo, 1
instance = comp, \alu|ShiftRight0~90\, alu|ShiftRight0~90, multiciclo, 1
instance = comp, \alu|Mux31~14\, alu|Mux31~14, multiciclo, 1
instance = comp, \alu|ShiftRight1~45\, alu|ShiftRight1~45, multiciclo, 1
instance = comp, \alu|ShiftRight1~87\, alu|ShiftRight1~87, multiciclo, 1
instance = comp, \alu|Mux17~3\, alu|Mux17~3, multiciclo, 1
instance = comp, \alu|Mux17~4\, alu|Mux17~4, multiciclo, 1
instance = comp, \alu|Mux17~5\, alu|Mux17~5, multiciclo, 1
instance = comp, \alu|Mux17~12\, alu|Mux17~12, multiciclo, 1
instance = comp, \alu|Mux17~7\, alu|Mux17~7, multiciclo, 1
instance = comp, \alu|Mux17~8\, alu|Mux17~8, multiciclo, 1
instance = comp, \alu|Mux17~11\, alu|Mux17~11, multiciclo, 1
instance = comp, \regULA|sr_out[14]\, regULA|sr_out[14], multiciclo, 1
instance = comp, \breg_data_mux|m_out[14]~23\, breg_data_mux|m_out[14]~23, multiciclo, 1
instance = comp, \bcoreg|regA[21]~14\, bcoreg|regA[21]~14, multiciclo, 1
instance = comp, \rgA|sr_out[21]\, rgA|sr_out[21], multiciclo, 1
instance = comp, \mux_ulaA|m_out[21]~19\, mux_ulaA|m_out[21]~19, multiciclo, 1
instance = comp, \mux_ulaB|m_out[21]~77\, mux_ulaB|m_out[21]~77, multiciclo, 1
instance = comp, \alu|a32~19\, alu|a32~19, multiciclo, 1
instance = comp, \alu|Mux10~1\, alu|Mux10~1, multiciclo, 1
instance = comp, \alu|Mux10~2\, alu|Mux10~2, multiciclo, 1
instance = comp, \alu|Mux10~3\, alu|Mux10~3, multiciclo, 1
instance = comp, \alu|ShiftRight1~48\, alu|ShiftRight1~48, multiciclo, 1
instance = comp, \alu|ShiftRight1~33\, alu|ShiftRight1~33, multiciclo, 1
instance = comp, \alu|ShiftRight1~73\, alu|ShiftRight1~73, multiciclo, 1
instance = comp, \alu|ShiftRight1~74\, alu|ShiftRight1~74, multiciclo, 1
instance = comp, \alu|Mux10~5\, alu|Mux10~5, multiciclo, 1
instance = comp, \alu|Mux10~6\, alu|Mux10~6, multiciclo, 1
instance = comp, \alu|Mux10~7\, alu|Mux10~7, multiciclo, 1
instance = comp, \alu|Mux10~8\, alu|Mux10~8, multiciclo, 1
instance = comp, \regULA|sr_out[21]\, regULA|sr_out[21], multiciclo, 1
instance = comp, \breg_data_mux|m_out[21]~14\, breg_data_mux|m_out[21]~14, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[53]\, bcoreg|breg32_rtl_1_bypass[53], multiciclo, 1
instance = comp, \bcoreg|regB[21]~11\, bcoreg|regB[21]~11, multiciclo, 1
instance = comp, \rgB|sr_out[21]\, rgB|sr_out[21], multiciclo, 1
instance = comp, \alu|ShiftRight0~24\, alu|ShiftRight0~24, multiciclo, 1
instance = comp, \alu|ShiftRight0~38\, alu|ShiftRight0~38, multiciclo, 1
instance = comp, \alu|ShiftRight0~44\, alu|ShiftRight0~44, multiciclo, 1
instance = comp, \alu|ShiftRight0~68\, alu|ShiftRight0~68, multiciclo, 1
instance = comp, \alu|Mux18~9\, alu|Mux18~9, multiciclo, 1
instance = comp, \alu|Mux18~10\, alu|Mux18~10, multiciclo, 1
instance = comp, \alu|Mux18~11\, alu|Mux18~11, multiciclo, 1
instance = comp, \regULA|sr_out[13]\, regULA|sr_out[13], multiciclo, 1
instance = comp, \rdm|sr_out[13]~13\, rdm|sr_out[13]~13, multiciclo, 1
instance = comp, \rdm|sr_out[13]\, rdm|sr_out[13], multiciclo, 1
instance = comp, \breg_data_mux|m_out[13]~24\, breg_data_mux|m_out[13]~24, multiciclo, 1
instance = comp, \bcoreg|regA[10]~27\, bcoreg|regA[10]~27, multiciclo, 1
instance = comp, \rgA|sr_out[10]\, rgA|sr_out[10], multiciclo, 1
instance = comp, \mux_ulaA|m_out[10]~32\, mux_ulaA|m_out[10]~32, multiciclo, 1
instance = comp, \alu|Add1~0\, alu|Add1~0, multiciclo, 1
instance = comp, \alu|Add1~4\, alu|Add1~4, multiciclo, 1
instance = comp, \alu|Add1~6\, alu|Add1~6, multiciclo, 1
instance = comp, \alu|Add1~10\, alu|Add1~10, multiciclo, 1
instance = comp, \alu|Add1~12\, alu|Add1~12, multiciclo, 1
instance = comp, \alu|Add1~14\, alu|Add1~14, multiciclo, 1
instance = comp, \alu|Add1~18\, alu|Add1~18, multiciclo, 1
instance = comp, \alu|Add1~22\, alu|Add1~22, multiciclo, 1
instance = comp, \alu|Mux19~3\, alu|Mux19~3, multiciclo, 1
instance = comp, \alu|Mux19~4\, alu|Mux19~4, multiciclo, 1
instance = comp, \alu|ShiftRight0~87\, alu|ShiftRight0~87, multiciclo, 1
instance = comp, \alu|ShiftRight0~95\, alu|ShiftRight0~95, multiciclo, 1
instance = comp, \alu|Mux19~5\, alu|Mux19~5, multiciclo, 1
instance = comp, \alu|Mux19~12\, alu|Mux19~12, multiciclo, 1
instance = comp, \alu|Mux19~7\, alu|Mux19~7, multiciclo, 1
instance = comp, \alu|Mux19~8\, alu|Mux19~8, multiciclo, 1
instance = comp, \alu|Mux19~11\, alu|Mux19~11, multiciclo, 1
instance = comp, \regULA|sr_out[12]\, regULA|sr_out[12], multiciclo, 1
instance = comp, \rdm|sr_out[12]~12\, rdm|sr_out[12]~12, multiciclo, 1
instance = comp, \rdm|sr_out[12]\, rdm|sr_out[12], multiciclo, 1
instance = comp, \breg_data_mux|m_out[12]~25\, breg_data_mux|m_out[12]~25, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[39]~feeder\, bcoreg|breg32_rtl_1_bypass[39]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[39]\, bcoreg|breg32_rtl_1_bypass[39], multiciclo, 1
instance = comp, \bcoreg|regB[14]~18\, bcoreg|regB[14]~18, multiciclo, 1
instance = comp, \rgB|sr_out[14]\, rgB|sr_out[14], multiciclo, 1
instance = comp, \mux_store|m_out[14]~30\, mux_store|m_out[14]~30, multiciclo, 1
instance = comp, \mux_store|m_out[14]~31\, mux_store|m_out[14]~31, multiciclo, 1
instance = comp, \ir|sr_out[9]\, ir|sr_out[9], multiciclo, 1
instance = comp, \pc|sr_out[11]\, pc|sr_out[11], multiciclo, 1
instance = comp, \mux_ulaA|m_out[11]~31\, mux_ulaA|m_out[11]~31, multiciclo, 1
instance = comp, \alu|Mux20~6\, alu|Mux20~6, multiciclo, 1
instance = comp, \alu|ShiftRight1~59\, alu|ShiftRight1~59, multiciclo, 1
instance = comp, \alu|ShiftRight1~58\, alu|ShiftRight1~58, multiciclo, 1
instance = comp, \alu|ShiftRight1~60\, alu|ShiftRight1~60, multiciclo, 1
instance = comp, \alu|ShiftRight0~85\, alu|ShiftRight0~85, multiciclo, 1
instance = comp, \alu|ShiftRight0~86\, alu|ShiftRight0~86, multiciclo, 1
instance = comp, \alu|ShiftRight1~36\, alu|ShiftRight1~36, multiciclo, 1
instance = comp, \alu|ShiftRight1~64\, alu|ShiftRight1~64, multiciclo, 1
instance = comp, \alu|ShiftRight1~83\, alu|ShiftRight1~83, multiciclo, 1
instance = comp, \alu|ShiftRight1~84\, alu|ShiftRight1~84, multiciclo, 1
instance = comp, \alu|Mux20~3\, alu|Mux20~3, multiciclo, 1
instance = comp, \alu|Mux20~4\, alu|Mux20~4, multiciclo, 1
instance = comp, \alu|Mux20~5\, alu|Mux20~5, multiciclo, 1
instance = comp, \alu|Mux20~12\, alu|Mux20~12, multiciclo, 1
instance = comp, \alu|Mux20~7\, alu|Mux20~7, multiciclo, 1
instance = comp, \alu|Mux20~8\, alu|Mux20~8, multiciclo, 1
instance = comp, \alu|ShiftRight1~61\, alu|ShiftRight1~61, multiciclo, 1
instance = comp, \alu|ShiftRight1~62\, alu|ShiftRight1~62, multiciclo, 1
instance = comp, \alu|ShiftRight0~57\, alu|ShiftRight0~57, multiciclo, 1
instance = comp, \alu|Mux20~10\, alu|Mux20~10, multiciclo, 1
instance = comp, \alu|Mux20~11\, alu|Mux20~11, multiciclo, 1
instance = comp, \regULA|sr_out[11]\, regULA|sr_out[11], multiciclo, 1
instance = comp, \breg_data_mux|m_out[11]~26\, breg_data_mux|m_out[11]~26, multiciclo, 1
instance = comp, \bcoreg|regB[28]~4\, bcoreg|regB[28]~4, multiciclo, 1
instance = comp, \rgB|sr_out[28]\, rgB|sr_out[28], multiciclo, 1
instance = comp, \mux_store|m_out[28]~60\, mux_store|m_out[28]~60, multiciclo, 1
instance = comp, \mux_store|m_out[28]~61\, mux_store|m_out[28]~61, multiciclo, 1
instance = comp, \mux_mdr|m_out[5]~7\, mux_mdr|m_out[5]~7, multiciclo, 1
instance = comp, \rdm|sr_out[0]~33\, rdm|sr_out[0]~33, multiciclo, 1
instance = comp, \rdm|sr_out[5]\, rdm|sr_out[5], multiciclo, 1
instance = comp, \breg_data_mux|m_out[5]~22\, breg_data_mux|m_out[5]~22, multiciclo, 1
instance = comp, \bcoreg|regB[31]~1\, bcoreg|regB[31]~1, multiciclo, 1
instance = comp, \rgB|sr_out[31]\, rgB|sr_out[31], multiciclo, 1
instance = comp, \alu|ShiftRight0~45\, alu|ShiftRight0~45, multiciclo, 1
instance = comp, \alu|ShiftRight1~34\, alu|ShiftRight1~34, multiciclo, 1
instance = comp, \alu|ShiftRight0~46\, alu|ShiftRight0~46, multiciclo, 1
instance = comp, \alu|ShiftRight0~16\, alu|ShiftRight0~16, multiciclo, 1
instance = comp, \alu|ShiftRight0~47\, alu|ShiftRight0~47, multiciclo, 1
instance = comp, \alu|ShiftRight0~39\, alu|ShiftRight0~39, multiciclo, 1
instance = comp, \alu|ShiftRight0~43\, alu|ShiftRight0~43, multiciclo, 1
instance = comp, \alu|ShiftRight0~48\, alu|ShiftRight0~48, multiciclo, 1
instance = comp, \alu|Mux14~6\, alu|Mux14~6, multiciclo, 1
instance = comp, \alu|Mux14~7\, alu|Mux14~7, multiciclo, 1
instance = comp, \alu|Mux14~8\, alu|Mux14~8, multiciclo, 1
instance = comp, \alu|Mux14~9\, alu|Mux14~9, multiciclo, 1
instance = comp, \alu|a32~15\, alu|a32~15, multiciclo, 1
instance = comp, \alu|ShiftLeft0~19\, alu|ShiftLeft0~19, multiciclo, 1
instance = comp, \alu|Mux14~3\, alu|Mux14~3, multiciclo, 1
instance = comp, \alu|ShiftLeft0~59\, alu|ShiftLeft0~59, multiciclo, 1
instance = comp, \alu|ShiftLeft0~64\, alu|ShiftLeft0~64, multiciclo, 1
instance = comp, \alu|ShiftLeft0~86\, alu|ShiftLeft0~86, multiciclo, 1
instance = comp, \alu|Mux14~4\, alu|Mux14~4, multiciclo, 1
instance = comp, \alu|Mux14~2\, alu|Mux14~2, multiciclo, 1
instance = comp, \alu|Mux14~5\, alu|Mux14~5, multiciclo, 1
instance = comp, \alu|Mux14~11\, alu|Mux14~11, multiciclo, 1
instance = comp, \regULA|sr_out[17]\, regULA|sr_out[17], multiciclo, 1
instance = comp, \rdm|sr_out[17]~17\, rdm|sr_out[17]~17, multiciclo, 1
instance = comp, \rdm|sr_out[17]\, rdm|sr_out[17], multiciclo, 1
instance = comp, \breg_data_mux|m_out[17]~18\, breg_data_mux|m_out[17]~18, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[45]~feeder\, bcoreg|breg32_rtl_1_bypass[45]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[45]\, bcoreg|breg32_rtl_1_bypass[45], multiciclo, 1
instance = comp, \bcoreg|regB[17]~15\, bcoreg|regB[17]~15, multiciclo, 1
instance = comp, \rgB|sr_out[17]\, rgB|sr_out[17], multiciclo, 1
instance = comp, \mux_store|m_out[9]~20\, mux_store|m_out[9]~20, multiciclo, 1
instance = comp, \mux_store|m_out[9]~21\, mux_store|m_out[9]~21, multiciclo, 1
instance = comp, \rdm|sr_out[2]~2\, rdm|sr_out[2]~2, multiciclo, 1
instance = comp, \mux_mdr|m_out[2]~2\, mux_mdr|m_out[2]~2, multiciclo, 1
instance = comp, \rdm|sr_out[2]\, rdm|sr_out[2], multiciclo, 1
instance = comp, \breg_data_mux|m_out[2]~2\, breg_data_mux|m_out[2]~2, multiciclo, 1
instance = comp, \bcoreg|regB[22]~10\, bcoreg|regB[22]~10, multiciclo, 1
instance = comp, \rgB|sr_out[22]\, rgB|sr_out[22], multiciclo, 1
instance = comp, \mux_store|m_out[22]~47\, mux_store|m_out[22]~47, multiciclo, 1
instance = comp, \mux_store|m_out[22]~48\, mux_store|m_out[22]~48, multiciclo, 1
instance = comp, \bcoreg|regB[13]~19\, bcoreg|regB[13]~19, multiciclo, 1
instance = comp, \rgB|sr_out[13]\, rgB|sr_out[13], multiciclo, 1
instance = comp, \mux_store|m_out[21]~45\, mux_store|m_out[21]~45, multiciclo, 1
instance = comp, \mux_store|m_out[21]~46\, mux_store|m_out[21]~46, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[51]~feeder\, bcoreg|breg32_rtl_1_bypass[51]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[51]\, bcoreg|breg32_rtl_1_bypass[51], multiciclo, 1
instance = comp, \bcoreg|regB[20]~12\, bcoreg|regB[20]~12, multiciclo, 1
instance = comp, \rgB|sr_out[20]\, rgB|sr_out[20], multiciclo, 1
instance = comp, \mux_store|m_out[20]~43\, mux_store|m_out[20]~43, multiciclo, 1
instance = comp, \mux_store|m_out[20]~44\, mux_store|m_out[20]~44, multiciclo, 1
instance = comp, \mux_mdr|m_out[3]~1\, mux_mdr|m_out[3]~1, multiciclo, 1
instance = comp, \rdm|sr_out[3]\, rdm|sr_out[3], multiciclo, 1
instance = comp, \breg_data_mux|m_out[3]~1\, breg_data_mux|m_out[3]~1, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[17]~feeder\, bcoreg|breg32_rtl_1_bypass[17]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[17]\, bcoreg|breg32_rtl_1_bypass[17], multiciclo, 1
instance = comp, \bcoreg|regB[3]~29\, bcoreg|regB[3]~29, multiciclo, 1
instance = comp, \rgB|sr_out[3]\, rgB|sr_out[3], multiciclo, 1
instance = comp, \mux_store|m_out[19]~41\, mux_store|m_out[19]~41, multiciclo, 1
instance = comp, \mux_store|m_out[19]~42\, mux_store|m_out[19]~42, multiciclo, 1
instance = comp, \bcoreg|regB[16]~16\, bcoreg|regB[16]~16, multiciclo, 1
instance = comp, \rgB|sr_out[16]\, rgB|sr_out[16], multiciclo, 1
instance = comp, \mux_store|m_out[8]~19\, mux_store|m_out[8]~19, multiciclo, 1
instance = comp, \ir|sr_out[14]\, ir|sr_out[14], multiciclo, 1
instance = comp, \mux_reg_add|m_out[3]~3\, mux_reg_add|m_out[3]~3, multiciclo, 1
instance = comp, \bcoreg|regB[15]~17\, bcoreg|regB[15]~17, multiciclo, 1
instance = comp, \rgB|sr_out[15]\, rgB|sr_out[15], multiciclo, 1
instance = comp, \mux_ulaB|m_out[15]~36\, mux_ulaB|m_out[15]~36, multiciclo, 1
instance = comp, \mux_ulaB|m_out[15]~37\, mux_ulaB|m_out[15]~37, multiciclo, 1
instance = comp, \alu|ShiftLeft0~73\, alu|ShiftLeft0~73, multiciclo, 1
instance = comp, \alu|ShiftLeft0~74\, alu|ShiftLeft0~74, multiciclo, 1
instance = comp, \alu|ShiftLeft0~54\, alu|ShiftLeft0~54, multiciclo, 1
instance = comp, \alu|ShiftLeft0~55\, alu|ShiftLeft0~55, multiciclo, 1
instance = comp, \alu|ShiftLeft0~75\, alu|ShiftLeft0~75, multiciclo, 1
instance = comp, \alu|ShiftLeft0~105\, alu|ShiftLeft0~105, multiciclo, 1
instance = comp, \alu|ShiftLeft0~107\, alu|ShiftLeft0~107, multiciclo, 1
instance = comp, \alu|ShiftLeft0~91\, alu|ShiftLeft0~91, multiciclo, 1
instance = comp, \alu|ShiftLeft0~90\, alu|ShiftLeft0~90, multiciclo, 1
instance = comp, \alu|ShiftLeft0~92\, alu|ShiftLeft0~92, multiciclo, 1
instance = comp, \alu|ShiftLeft0~108\, alu|ShiftLeft0~108, multiciclo, 1
instance = comp, \alu|ShiftLeft0~41\, alu|ShiftLeft0~41, multiciclo, 1
instance = comp, \alu|Mux8~1\, alu|Mux8~1, multiciclo, 1
instance = comp, \alu|Mux8~2\, alu|Mux8~2, multiciclo, 1
instance = comp, \alu|Mux8~3\, alu|Mux8~3, multiciclo, 1
instance = comp, \alu|ShiftRight0~79\, alu|ShiftRight0~79, multiciclo, 1
instance = comp, \alu|ShiftRight1~77\, alu|ShiftRight1~77, multiciclo, 1
instance = comp, \alu|ShiftRight0~80\, alu|ShiftRight0~80, multiciclo, 1
instance = comp, \alu|tmp[23]~46\, alu|tmp[23]~46, multiciclo, 1
instance = comp, \alu|Mux8~4\, alu|Mux8~4, multiciclo, 1
instance = comp, \alu|Mux8~5\, alu|Mux8~5, multiciclo, 1
instance = comp, \alu|Mux8~6\, alu|Mux8~6, multiciclo, 1
instance = comp, \alu|Mux8~7\, alu|Mux8~7, multiciclo, 1
instance = comp, \alu|Mux8~8\, alu|Mux8~8, multiciclo, 1
instance = comp, \regULA|sr_out[23]\, regULA|sr_out[23], multiciclo, 1
instance = comp, \breg_data_mux|m_out[23]~12\, breg_data_mux|m_out[23]~12, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[57]\, bcoreg|breg32_rtl_1_bypass[57], multiciclo, 1
instance = comp, \bcoreg|regB[23]~9\, bcoreg|regB[23]~9, multiciclo, 1
instance = comp, \rgB|sr_out[23]\, rgB|sr_out[23], multiciclo, 1
instance = comp, \mux_store|m_out[7]~15\, mux_store|m_out[7]~15, multiciclo, 1
instance = comp, \mux_store|m_out[7]~16\, mux_store|m_out[7]~16, multiciclo, 1
instance = comp, \ir|sr_out[12]\, ir|sr_out[12], multiciclo, 1
instance = comp, \mux_reg_add|m_out[1]~1\, mux_reg_add|m_out[1]~1, multiciclo, 1
instance = comp, \bcoreg|regA[29]~6\, bcoreg|regA[29]~6, multiciclo, 1
instance = comp, \rgA|sr_out[29]\, rgA|sr_out[29], multiciclo, 1
instance = comp, \mux_ulaA|m_out[29]~11\, mux_ulaA|m_out[29]~11, multiciclo, 1
instance = comp, \mux_ulaB|m_out[28]~70\, mux_ulaB|m_out[28]~70, multiciclo, 1
instance = comp, \alu|Mux4~4\, alu|Mux4~4, multiciclo, 1
instance = comp, \alu|ShiftRight1~90\, alu|ShiftRight1~90, multiciclo, 1
instance = comp, \alu|Mux5~2\, alu|Mux5~2, multiciclo, 1
instance = comp, \alu|ShiftLeft0~31\, alu|ShiftLeft0~31, multiciclo, 1
instance = comp, \mux_ulaB|m_out[4]~58\, mux_ulaB|m_out[4]~58, multiciclo, 1
instance = comp, \mux_ulaB|m_out[4]~59\, mux_ulaB|m_out[4]~59, multiciclo, 1
instance = comp, \alu|ShiftLeft0~34\, alu|ShiftLeft0~34, multiciclo, 1
instance = comp, \alu|ShiftLeft0~35\, alu|ShiftLeft0~35, multiciclo, 1
instance = comp, \alu|ShiftLeft0~52\, alu|ShiftLeft0~52, multiciclo, 1
instance = comp, \alu|ShiftLeft0~53\, alu|ShiftLeft0~53, multiciclo, 1
instance = comp, \alu|Mux5~3\, alu|Mux5~3, multiciclo, 1
instance = comp, \alu|Mux4~13\, alu|Mux4~13, multiciclo, 1
instance = comp, \alu|Mux5~8\, alu|Mux5~8, multiciclo, 1
instance = comp, \alu|Mux5~4\, alu|Mux5~4, multiciclo, 1
instance = comp, \alu|Mux5~5\, alu|Mux5~5, multiciclo, 1
instance = comp, \bcoreg|regA[25]~10\, bcoreg|regA[25]~10, multiciclo, 1
instance = comp, \rgA|sr_out[25]\, rgA|sr_out[25], multiciclo, 1
instance = comp, \mux_ulaA|m_out[25]~15\, mux_ulaA|m_out[25]~15, multiciclo, 1
instance = comp, \alu|a32~22\, alu|a32~22, multiciclo, 1
instance = comp, \alu|Mux7~8\, alu|Mux7~8, multiciclo, 1
instance = comp, \alu|tmp[24]~48\, alu|tmp[24]~48, multiciclo, 1
instance = comp, \alu|Mux7~4\, alu|Mux7~4, multiciclo, 1
instance = comp, \alu|Mux7~5\, alu|Mux7~5, multiciclo, 1
instance = comp, \alu|Mux7~6\, alu|Mux7~6, multiciclo, 1
instance = comp, \alu|Mux7~7\, alu|Mux7~7, multiciclo, 1
instance = comp, \alu|Mux7~10\, alu|Mux7~10, multiciclo, 1
instance = comp, \alu|Mux7~9\, alu|Mux7~9, multiciclo, 1
instance = comp, \alu|Mux7\, alu|Mux7, multiciclo, 1
instance = comp, \regULA|sr_out[24]\, regULA|sr_out[24], multiciclo, 1
instance = comp, \pc|sr_out[24]~3\, pc|sr_out[24]~3, multiciclo, 1
instance = comp, \ir|sr_out[22]~feeder\, ir|sr_out[22]~feeder, multiciclo, 1
instance = comp, \ir|sr_out[22]\, ir|sr_out[22], multiciclo, 1
instance = comp, \pc|sr_out[24]\, pc|sr_out[24], multiciclo, 1
instance = comp, \mux_ulaA|m_out[24]~16\, mux_ulaA|m_out[24]~16, multiciclo, 1
instance = comp, \alu|tmp[25]~50\, alu|tmp[25]~50, multiciclo, 1
instance = comp, \alu|tmp[26]~52\, alu|tmp[26]~52, multiciclo, 1
instance = comp, \alu|Mux5~6\, alu|Mux5~6, multiciclo, 1
instance = comp, \alu|Mux5~7\, alu|Mux5~7, multiciclo, 1
instance = comp, \alu|Mux5~10\, alu|Mux5~10, multiciclo, 1
instance = comp, \alu|Mux5~9\, alu|Mux5~9, multiciclo, 1
instance = comp, \alu|Mux5\, alu|Mux5, multiciclo, 1
instance = comp, \regULA|sr_out[26]\, regULA|sr_out[26], multiciclo, 1
instance = comp, \pc|sr_out[26]~1\, pc|sr_out[26]~1, multiciclo, 1
instance = comp, \ir|sr_out[24]~feeder\, ir|sr_out[24]~feeder, multiciclo, 1
instance = comp, \ir|sr_out[24]\, ir|sr_out[24], multiciclo, 1
instance = comp, \pc|sr_out[26]\, pc|sr_out[26], multiciclo, 1
instance = comp, \mux_ulaA|m_out[26]~14\, mux_ulaA|m_out[26]~14, multiciclo, 1
instance = comp, \alu|Mux1~0\, alu|Mux1~0, multiciclo, 1
instance = comp, \bcoreg|regA[30]~5\, bcoreg|regA[30]~5, multiciclo, 1
instance = comp, \rgA|sr_out[30]\, rgA|sr_out[30], multiciclo, 1
instance = comp, \mux_ulaA|m_out[30]~10\, mux_ulaA|m_out[30]~10, multiciclo, 1
instance = comp, \alu|ShiftLeft0~67\, alu|ShiftLeft0~67, multiciclo, 1
instance = comp, \alu|ShiftLeft0~71\, alu|ShiftLeft0~71, multiciclo, 1
instance = comp, \alu|ShiftLeft0~123\, alu|ShiftLeft0~123, multiciclo, 1
instance = comp, \alu|ShiftLeft0~125\, alu|ShiftLeft0~125, multiciclo, 1
instance = comp, \alu|ShiftLeft0~115\, alu|ShiftLeft0~115, multiciclo, 1
instance = comp, \alu|ShiftLeft0~116\, alu|ShiftLeft0~116, multiciclo, 1
instance = comp, \alu|ShiftLeft0~117\, alu|ShiftLeft0~117, multiciclo, 1
instance = comp, \alu|ShiftLeft0~126\, alu|ShiftLeft0~126, multiciclo, 1
instance = comp, \alu|ShiftLeft0~127\, alu|ShiftLeft0~127, multiciclo, 1
instance = comp, \alu|ShiftLeft0~128\, alu|ShiftLeft0~128, multiciclo, 1
instance = comp, \alu|Mux1~8\, alu|Mux1~8, multiciclo, 1
instance = comp, \alu|Mux1~9\, alu|Mux1~9, multiciclo, 1
instance = comp, \alu|Mux1~1\, alu|Mux1~1, multiciclo, 1
instance = comp, \alu|Mux1~2\, alu|Mux1~2, multiciclo, 1
instance = comp, \alu|Mux1~7\, alu|Mux1~7, multiciclo, 1
instance = comp, \regULA|sr_out[30]\, regULA|sr_out[30], multiciclo, 1
instance = comp, \breg_data_mux|m_out[30]~5\, breg_data_mux|m_out[30]~5, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[71]~feeder\, bcoreg|breg32_rtl_1_bypass[71]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[71]\, bcoreg|breg32_rtl_1_bypass[71], multiciclo, 1
instance = comp, \bcoreg|regB[30]~2\, bcoreg|regB[30]~2, multiciclo, 1
instance = comp, \rgB|sr_out[30]\, rgB|sr_out[30], multiciclo, 1
instance = comp, \mux_store|m_out[6]~14\, mux_store|m_out[6]~14, multiciclo, 1
instance = comp, \ir|sr_out[13]\, ir|sr_out[13], multiciclo, 1
instance = comp, \mux_reg_add|m_out[2]~2\, mux_reg_add|m_out[2]~2, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[5]~feeder\, bcoreg|breg32_rtl_1_bypass[5]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[5]\, bcoreg|breg32_rtl_1_bypass[5], multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[7]~feeder\, bcoreg|breg32_rtl_1_bypass[7]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[7]\, bcoreg|breg32_rtl_1_bypass[7], multiciclo, 1
instance = comp, \bcoreg|breg32~42\, bcoreg|breg32~42, multiciclo, 1
instance = comp, \ctr_mips|Selector3~0\, ctr_mips|Selector3~0, multiciclo, 1
instance = comp, \ctr_mips|pstate.arith_imm_st\, ctr_mips|pstate.arith_imm_st, multiciclo, 1
instance = comp, \ctr_mips|WideOr4~0\, ctr_mips|WideOr4~0, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[0]~feeder\, bcoreg|breg32_rtl_1_bypass[0]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[0]\, bcoreg|breg32_rtl_1_bypass[0], multiciclo, 1
instance = comp, \bcoreg|breg32~43\, bcoreg|breg32~43, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[12]~feeder\, bcoreg|breg32_rtl_1_bypass[12]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[12]\, bcoreg|breg32_rtl_1_bypass[12], multiciclo, 1
instance = comp, \bcoreg|breg32\, bcoreg|breg32, multiciclo, 1
instance = comp, \bcoreg|regA[1]~3\, bcoreg|regA[1]~3, multiciclo, 1
instance = comp, \rgA|sr_out[1]\, rgA|sr_out[1], multiciclo, 1
instance = comp, \mux_ulaA|m_out[1]~6\, mux_ulaA|m_out[1]~6, multiciclo, 1
instance = comp, \mux_ulaA|m_out[1]~7\, mux_ulaA|m_out[1]~7, multiciclo, 1
instance = comp, \mux_ulaB|m_out[5]~56\, mux_ulaB|m_out[5]~56, multiciclo, 1
instance = comp, \mux_ulaB|m_out[5]~57\, mux_ulaB|m_out[5]~57, multiciclo, 1
instance = comp, \alu|ShiftLeft0~39\, alu|ShiftLeft0~39, multiciclo, 1
instance = comp, \alu|ShiftLeft0~40\, alu|ShiftLeft0~40, multiciclo, 1
instance = comp, \alu|ShiftLeft0~56\, alu|ShiftLeft0~56, multiciclo, 1
instance = comp, \alu|ShiftLeft0~93\, alu|ShiftLeft0~93, multiciclo, 1
instance = comp, \alu|Mux12~11\, alu|Mux12~11, multiciclo, 1
instance = comp, \pc|sr_out[19]~8\, pc|sr_out[19]~8, multiciclo, 1
instance = comp, \ir|sr_out[17]\, ir|sr_out[17], multiciclo, 1
instance = comp, \pc|sr_out[19]\, pc|sr_out[19], multiciclo, 1
instance = comp, \mux_ulaA|m_out[19]~21\, mux_ulaA|m_out[19]~21, multiciclo, 1
instance = comp, \alu|Mux12~9\, alu|Mux12~9, multiciclo, 1
instance = comp, \alu|Mux12~12\, alu|Mux12~12, multiciclo, 1
instance = comp, \alu|ShiftRight0~56\, alu|ShiftRight0~56, multiciclo, 1
instance = comp, \alu|ShiftRight0~58\, alu|ShiftRight0~58, multiciclo, 1
instance = comp, \alu|ShiftRight0~59\, alu|ShiftRight0~59, multiciclo, 1
instance = comp, \alu|Mux12~16\, alu|Mux12~16, multiciclo, 1
instance = comp, \alu|Mux12~17\, alu|Mux12~17, multiciclo, 1
instance = comp, \alu|Equal0~9\, alu|Equal0~9, multiciclo, 1
instance = comp, \alu|Equal0~10\, alu|Equal0~10, multiciclo, 1
instance = comp, \alu|Equal0~11\, alu|Equal0~11, multiciclo, 1
instance = comp, \alu|Equal0~5\, alu|Equal0~5, multiciclo, 1
instance = comp, \pc|sr_out[13]~14\, pc|sr_out[13]~14, multiciclo, 1
instance = comp, \pc|sr_out[13]\, pc|sr_out[13], multiciclo, 1
instance = comp, \mux_ulaA|m_out[13]~29\, mux_ulaA|m_out[13]~29, multiciclo, 1
instance = comp, \alu|a32~13\, alu|a32~13, multiciclo, 1
instance = comp, \alu|ShiftLeft0~42\, alu|ShiftLeft0~42, multiciclo, 1
instance = comp, \alu|ShiftLeft0~47\, alu|ShiftLeft0~47, multiciclo, 1
instance = comp, \alu|ShiftLeft0~65\, alu|ShiftLeft0~65, multiciclo, 1
instance = comp, \alu|ShiftLeft0~28\, alu|ShiftLeft0~28, multiciclo, 1
instance = comp, \alu|ShiftLeft0~32\, alu|ShiftLeft0~32, multiciclo, 1
instance = comp, \alu|ShiftLeft0~33\, alu|ShiftLeft0~33, multiciclo, 1
instance = comp, \alu|ShiftLeft0~66\, alu|ShiftLeft0~66, multiciclo, 1
instance = comp, \alu|ShiftRight0~88\, alu|ShiftRight0~88, multiciclo, 1
instance = comp, \alu|ShiftRight0~96\, alu|ShiftRight0~96, multiciclo, 1
instance = comp, \alu|Mux18~4\, alu|Mux18~4, multiciclo, 1
instance = comp, \alu|Mux18~5\, alu|Mux18~5, multiciclo, 1
instance = comp, \alu|Mux18~12\, alu|Mux18~12, multiciclo, 1
instance = comp, \alu|Mux18~7\, alu|Mux18~7, multiciclo, 1
instance = comp, \alu|Mux18~8\, alu|Mux18~8, multiciclo, 1
instance = comp, \alu|Equal0~4\, alu|Equal0~4, multiciclo, 1
instance = comp, \regULA|sr_out[15]\, regULA|sr_out[15], multiciclo, 1
instance = comp, \pc|sr_out[15]~12\, pc|sr_out[15]~12, multiciclo, 1
instance = comp, \pc|sr_out[15]\, pc|sr_out[15], multiciclo, 1
instance = comp, \mux_ulaA|m_out[15]~25\, mux_ulaA|m_out[15]~25, multiciclo, 1
instance = comp, \alu|Mux16~7\, alu|Mux16~7, multiciclo, 1
instance = comp, \alu|Mux16~8\, alu|Mux16~8, multiciclo, 1
instance = comp, \alu|Mux16~9\, alu|Mux16~9, multiciclo, 1
instance = comp, \alu|Mux30~10\, alu|Mux30~10, multiciclo, 1
instance = comp, \alu|Mux16~4\, alu|Mux16~4, multiciclo, 1
instance = comp, \alu|Mux16~5\, alu|Mux16~5, multiciclo, 1
instance = comp, \alu|ShiftLeft0~76\, alu|ShiftLeft0~76, multiciclo, 1
instance = comp, \alu|Mux16~11\, alu|Mux16~11, multiciclo, 1
instance = comp, \alu|Mux16~12\, alu|Mux16~12, multiciclo, 1
instance = comp, \alu|Mux16~6\, alu|Mux16~6, multiciclo, 1
instance = comp, \alu|Mux16~10\, alu|Mux16~10, multiciclo, 1
instance = comp, \alu|Equal0~6\, alu|Equal0~6, multiciclo, 1
instance = comp, \alu|Equal0~7\, alu|Equal0~7, multiciclo, 1
instance = comp, \alu|Equal0~8\, alu|Equal0~8, multiciclo, 1
instance = comp, \alu|Equal0~12\, alu|Equal0~12, multiciclo, 1
instance = comp, \pc_wr_s~1\, pc_wr_s~1, multiciclo, 1
instance = comp, \pc|sr_out[0]~38\, pc|sr_out[0]~38, multiciclo, 1
instance = comp, \pc|sr_out[0]\, pc|sr_out[0], multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[11]\, bcoreg|breg32_rtl_1_bypass[11], multiciclo, 1
instance = comp, \bcoreg|regA[0]~0\, bcoreg|regA[0]~0, multiciclo, 1
instance = comp, \rgA|sr_out[0]\, rgA|sr_out[0], multiciclo, 1
instance = comp, \mux_ulaA|m_out[0]~0\, mux_ulaA|m_out[0]~0, multiciclo, 1
instance = comp, \mux_ulaA|m_out[0]~1\, mux_ulaA|m_out[0]~1, multiciclo, 1
instance = comp, \alu|ShiftLeft0~26\, alu|ShiftLeft0~26, multiciclo, 1
instance = comp, \alu|ShiftLeft0~27\, alu|ShiftLeft0~27, multiciclo, 1
instance = comp, \alu|ShiftLeft0~29\, alu|ShiftLeft0~29, multiciclo, 1
instance = comp, \alu|ShiftLeft0~30\, alu|ShiftLeft0~30, multiciclo, 1
instance = comp, \alu|Mux27~11\, alu|Mux27~11, multiciclo, 1
instance = comp, \alu|ShiftRight0~8\, alu|ShiftRight0~8, multiciclo, 1
instance = comp, \alu|ShiftRight1~10\, alu|ShiftRight1~10, multiciclo, 1
instance = comp, \alu|ShiftRight0~9\, alu|ShiftRight0~9, multiciclo, 1
instance = comp, \alu|Mux27~2\, alu|Mux27~2, multiciclo, 1
instance = comp, \alu|Mux27~13\, alu|Mux27~13, multiciclo, 1
instance = comp, \alu|Mux27~7\, alu|Mux27~7, multiciclo, 1
instance = comp, \alu|Mux27~8\, alu|Mux27~8, multiciclo, 1
instance = comp, \alu|Mux27~5\, alu|Mux27~5, multiciclo, 1
instance = comp, \alu|Mux27~6\, alu|Mux27~6, multiciclo, 1
instance = comp, \alu|Mux27~9\, alu|Mux27~9, multiciclo, 1
instance = comp, \alu|Mux27~10\, alu|Mux27~10, multiciclo, 1
instance = comp, \alu|Mux27~12\, alu|Mux27~12, multiciclo, 1
instance = comp, \alu|Mux27\, alu|Mux27, multiciclo, 1
instance = comp, \pc|sr_out[4]~25\, pc|sr_out[4]~25, multiciclo, 1
instance = comp, \pc|sr_out[4]\, pc|sr_out[4], multiciclo, 1
instance = comp, \mux_ulaA|m_out[4]~8\, mux_ulaA|m_out[4]~8, multiciclo, 1
instance = comp, \mux_ulaA|m_out[4]~9\, mux_ulaA|m_out[4]~9, multiciclo, 1
instance = comp, \alu|Mux3~6\, alu|Mux3~6, multiciclo, 1
instance = comp, \alu|Mux3~8\, alu|Mux3~8, multiciclo, 1
instance = comp, \alu|Mux28~10\, alu|Mux28~10, multiciclo, 1
instance = comp, \alu|ShiftLeft0~121\, alu|ShiftLeft0~121, multiciclo, 1
instance = comp, \alu|Mux3~3\, alu|Mux3~3, multiciclo, 1
instance = comp, \alu|Mux3~5\, alu|Mux3~5, multiciclo, 1
instance = comp, \alu|ShiftLeft0~58\, alu|ShiftLeft0~58, multiciclo, 1
instance = comp, \alu|ShiftLeft0~43\, alu|ShiftLeft0~43, multiciclo, 1
instance = comp, \alu|ShiftLeft0~60\, alu|ShiftLeft0~60, multiciclo, 1
instance = comp, \alu|ShiftLeft0~61\, alu|ShiftLeft0~61, multiciclo, 1
instance = comp, \alu|ShiftLeft0~62\, alu|ShiftLeft0~62, multiciclo, 1
instance = comp, \alu|Mux3~9\, alu|Mux3~9, multiciclo, 1
instance = comp, \alu|Mux3~14\, alu|Mux3~14, multiciclo, 1
instance = comp, \regULA|sr_out[28]\, regULA|sr_out[28], multiciclo, 1
instance = comp, \breg_data_mux|m_out[28]~7\, breg_data_mux|m_out[28]~7, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[67]\, bcoreg|breg32_rtl_1_bypass[67], multiciclo, 1
instance = comp, \bcoreg|regA[28]~7\, bcoreg|regA[28]~7, multiciclo, 1
instance = comp, \rgA|sr_out[28]\, rgA|sr_out[28], multiciclo, 1
instance = comp, \mux_ulaA|m_out[28]~12\, mux_ulaA|m_out[28]~12, multiciclo, 1
instance = comp, \alu|ShiftLeft0~8\, alu|ShiftLeft0~8, multiciclo, 1
instance = comp, \alu|ShiftLeft0~9\, alu|ShiftLeft0~9, multiciclo, 1
instance = comp, \alu|ShiftLeft0~10\, alu|ShiftLeft0~10, multiciclo, 1
instance = comp, \alu|ShiftLeft0~12\, alu|ShiftLeft0~12, multiciclo, 1
instance = comp, \alu|ShiftLeft0~17\, alu|ShiftLeft0~17, multiciclo, 1
instance = comp, \alu|Mux3~1\, alu|Mux3~1, multiciclo, 1
instance = comp, \alu|Mux3~2\, alu|Mux3~2, multiciclo, 1
instance = comp, \alu|Mux2~0\, alu|Mux2~0, multiciclo, 1
instance = comp, \alu|Mux2~1\, alu|Mux2~1, multiciclo, 1
instance = comp, \alu|ShiftLeft0~112\, alu|ShiftLeft0~112, multiciclo, 1
instance = comp, \alu|ShiftLeft0~113\, alu|ShiftLeft0~113, multiciclo, 1
instance = comp, \alu|ShiftLeft0~114\, alu|ShiftLeft0~114, multiciclo, 1
instance = comp, \alu|Mux2~2\, alu|Mux2~2, multiciclo, 1
instance = comp, \alu|Mux2~3\, alu|Mux2~3, multiciclo, 1
instance = comp, \alu|Mux2~4\, alu|Mux2~4, multiciclo, 1
instance = comp, \alu|Mux2~5\, alu|Mux2~5, multiciclo, 1
instance = comp, \alu|ShiftRight1~86\, alu|ShiftRight1~86, multiciclo, 1
instance = comp, \alu|Mux2~7\, alu|Mux2~7, multiciclo, 1
instance = comp, \alu|Mux2~8\, alu|Mux2~8, multiciclo, 1
instance = comp, \alu|Mux2~9\, alu|Mux2~9, multiciclo, 1
instance = comp, \alu|Mux2~10\, alu|Mux2~10, multiciclo, 1
instance = comp, \regULA|sr_out[29]\, regULA|sr_out[29], multiciclo, 1
instance = comp, \breg_data_mux|m_out[29]~6\, breg_data_mux|m_out[29]~6, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[69]~feeder\, bcoreg|breg32_rtl_1_bypass[69]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[69]\, bcoreg|breg32_rtl_1_bypass[69], multiciclo, 1
instance = comp, \bcoreg|regB[29]~3\, bcoreg|regB[29]~3, multiciclo, 1
instance = comp, \rgB|sr_out[29]\, rgB|sr_out[29], multiciclo, 1
instance = comp, \mux_store|m_out[5]~12\, mux_store|m_out[5]~12, multiciclo, 1
instance = comp, \ir|sr_out[11]\, ir|sr_out[11], multiciclo, 1
instance = comp, \mux_reg_add|m_out[0]~0\, mux_reg_add|m_out[0]~0, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]~feeder\, bcoreg|breg32_rtl_1_bypass[19]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]\, bcoreg|breg32_rtl_1_bypass[19], multiciclo, 1
instance = comp, \bcoreg|regB[4]~28\, bcoreg|regB[4]~28, multiciclo, 1
instance = comp, \rgB|sr_out[4]\, rgB|sr_out[4], multiciclo, 1
instance = comp, \mux_store|m_out[4]~9\, mux_store|m_out[4]~9, multiciclo, 1
instance = comp, \mux_store|m_out[4]~10\, mux_store|m_out[4]~10, multiciclo, 1
instance = comp, \ir|sr_out[4]\, ir|sr_out[4], multiciclo, 1
instance = comp, \actr|Equal13~0\, actr|Equal13~0, multiciclo, 1
instance = comp, \mux_ulaA|m_out[2]~4\, mux_ulaA|m_out[2]~4, multiciclo, 1
instance = comp, \mux_ulaA|m_out[2]~5\, mux_ulaA|m_out[2]~5, multiciclo, 1
instance = comp, \alu|ShiftRight1~19\, alu|ShiftRight1~19, multiciclo, 1
instance = comp, \alu|ShiftRight1~57\, alu|ShiftRight1~57, multiciclo, 1
instance = comp, \alu|ShiftRight0~55\, alu|ShiftRight0~55, multiciclo, 1
instance = comp, \alu|Mux21~10\, alu|Mux21~10, multiciclo, 1
instance = comp, \alu|Mux21~6\, alu|Mux21~6, multiciclo, 1
instance = comp, \alu|ShiftRight0~84\, alu|ShiftRight0~84, multiciclo, 1
instance = comp, \alu|ShiftRight1~46\, alu|ShiftRight1~46, multiciclo, 1
instance = comp, \alu|ShiftRight1~82\, alu|ShiftRight1~82, multiciclo, 1
instance = comp, \alu|Mux21~2\, alu|Mux21~2, multiciclo, 1
instance = comp, \alu|Mux21~3\, alu|Mux21~3, multiciclo, 1
instance = comp, \alu|Mux21~4\, alu|Mux21~4, multiciclo, 1
instance = comp, \alu|Mux21~5\, alu|Mux21~5, multiciclo, 1
instance = comp, \alu|Mux21~12\, alu|Mux21~12, multiciclo, 1
instance = comp, \alu|Mux21~7\, alu|Mux21~7, multiciclo, 1
instance = comp, \alu|Mux21~8\, alu|Mux21~8, multiciclo, 1
instance = comp, \alu|Mux21~11\, alu|Mux21~11, multiciclo, 1
instance = comp, \regULA|sr_out[10]\, regULA|sr_out[10], multiciclo, 1
instance = comp, \breg_data_mux|m_out[10]~27\, breg_data_mux|m_out[10]~27, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[31]\, bcoreg|breg32_rtl_1_bypass[31], multiciclo, 1
instance = comp, \bcoreg|regB[10]~22\, bcoreg|regB[10]~22, multiciclo, 1
instance = comp, \rgB|sr_out[10]\, rgB|sr_out[10], multiciclo, 1
instance = comp, \mux_store|m_out[18]~39\, mux_store|m_out[18]~39, multiciclo, 1
instance = comp, \mux_store|m_out[18]~40\, mux_store|m_out[18]~40, multiciclo, 1
instance = comp, \ir|sr_out[25]\, ir|sr_out[25], multiciclo, 1
instance = comp, \ir|sr_out[21]\, ir|sr_out[21], multiciclo, 1
instance = comp, \bcoreg|Equal0~0\, bcoreg|Equal0~0, multiciclo, 1
instance = comp, \bcoreg|Equal0~1\, bcoreg|Equal0~1, multiciclo, 1
instance = comp, \bcoreg|regA[27]~8\, bcoreg|regA[27]~8, multiciclo, 1
instance = comp, \rgA|sr_out[27]\, rgA|sr_out[27], multiciclo, 1
instance = comp, \mux_ulaA|m_out[27]~13\, mux_ulaA|m_out[27]~13, multiciclo, 1
instance = comp, \alu|a32~25\, alu|a32~25, multiciclo, 1
instance = comp, \alu|Mux4~11\, alu|Mux4~11, multiciclo, 1
instance = comp, \alu|Mux4~7\, alu|Mux4~7, multiciclo, 1
instance = comp, \alu|Mux4~8\, alu|Mux4~8, multiciclo, 1
instance = comp, \alu|Mux4~9\, alu|Mux4~9, multiciclo, 1
instance = comp, \alu|Mux4~10\, alu|Mux4~10, multiciclo, 1
instance = comp, \alu|Mux4~14\, alu|Mux4~14, multiciclo, 1
instance = comp, \alu|Mux4~12\, alu|Mux4~12, multiciclo, 1
instance = comp, \alu|ShiftLeft0~118\, alu|ShiftLeft0~118, multiciclo, 1
instance = comp, \alu|ShiftLeft0~119\, alu|ShiftLeft0~119, multiciclo, 1
instance = comp, \alu|ShiftLeft0~133\, alu|ShiftLeft0~133, multiciclo, 1
instance = comp, \alu|Mux4~5\, alu|Mux4~5, multiciclo, 1
instance = comp, \alu|Mux4~6\, alu|Mux4~6, multiciclo, 1
instance = comp, \alu|Mux4\, alu|Mux4, multiciclo, 1
instance = comp, \regULA|sr_out[27]\, regULA|sr_out[27], multiciclo, 1
instance = comp, \rdm|sr_out[27]~27\, rdm|sr_out[27]~27, multiciclo, 1
instance = comp, \rdm|sr_out[27]\, rdm|sr_out[27], multiciclo, 1
instance = comp, \breg_data_mux|m_out[27]~8\, breg_data_mux|m_out[27]~8, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[65]\, bcoreg|breg32_rtl_1_bypass[65], multiciclo, 1
instance = comp, \bcoreg|regB[27]~5\, bcoreg|regB[27]~5, multiciclo, 1
instance = comp, \rgB|sr_out[27]\, rgB|sr_out[27], multiciclo, 1
instance = comp, \mux_store|m_out[3]~7\, mux_store|m_out[3]~7, multiciclo, 1
instance = comp, \mux_store|m_out[3]~8\, mux_store|m_out[3]~8, multiciclo, 1
instance = comp, \mux_byte|m_out[7]~1\, mux_byte|m_out[7]~1, multiciclo, 1
instance = comp, \mux_byte|m_out[7]~2\, mux_byte|m_out[7]~2, multiciclo, 1
instance = comp, \sgnext8|output[8]~0\, sgnext8|output[8]~0, multiciclo, 1
instance = comp, \rdm|sr_out[26]\, rdm|sr_out[26], multiciclo, 1
instance = comp, \breg_data_mux|m_out[26]~9\, breg_data_mux|m_out[26]~9, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[63]\, bcoreg|breg32_rtl_1_bypass[63], multiciclo, 1
instance = comp, \bcoreg|regB[26]~6\, bcoreg|regB[26]~6, multiciclo, 1
instance = comp, \rgB|sr_out[26]\, rgB|sr_out[26], multiciclo, 1
instance = comp, \mux_store|m_out[2]~6\, mux_store|m_out[2]~6, multiciclo, 1
instance = comp, \ir|sr_out[15]\, ir|sr_out[15], multiciclo, 1
instance = comp, \mux_ulaB|m_out[31]~67\, mux_ulaB|m_out[31]~67, multiciclo, 1
instance = comp, \alu|ShiftLeft0~99\, alu|ShiftLeft0~99, multiciclo, 1
instance = comp, \alu|ShiftLeft0~100\, alu|ShiftLeft0~100, multiciclo, 1
instance = comp, \alu|Mux6~2\, alu|Mux6~2, multiciclo, 1
instance = comp, \alu|Mux6~3\, alu|Mux6~3, multiciclo, 1
instance = comp, \alu|a32~23\, alu|a32~23, multiciclo, 1
instance = comp, \alu|Mux6~8\, alu|Mux6~8, multiciclo, 1
instance = comp, \alu|ShiftRight0~83\, alu|ShiftRight0~83, multiciclo, 1
instance = comp, \alu|Mux6~6\, alu|Mux6~6, multiciclo, 1
instance = comp, \alu|Mux6~7\, alu|Mux6~7, multiciclo, 1
instance = comp, \alu|Mux6~10\, alu|Mux6~10, multiciclo, 1
instance = comp, \alu|Mux6~9\, alu|Mux6~9, multiciclo, 1
instance = comp, \alu|Mux6\, alu|Mux6, multiciclo, 1
instance = comp, \regULA|sr_out[25]\, regULA|sr_out[25], multiciclo, 1
instance = comp, \breg_data_mux|m_out[25]~10\, breg_data_mux|m_out[25]~10, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[61]~feeder\, bcoreg|breg32_rtl_1_bypass[61]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[61]\, bcoreg|breg32_rtl_1_bypass[61], multiciclo, 1
instance = comp, \bcoreg|regB[25]~7\, bcoreg|regB[25]~7, multiciclo, 1
instance = comp, \rgB|sr_out[25]\, rgB|sr_out[25], multiciclo, 1
instance = comp, \mux_store|m_out[1]~4\, mux_store|m_out[1]~4, multiciclo, 1
instance = comp, \rdm|sr_out[0]~0\, rdm|sr_out[0]~0, multiciclo, 1
instance = comp, \mux_mdr|m_out[0]~0\, mux_mdr|m_out[0]~0, multiciclo, 1
instance = comp, \rdm|sr_out[0]\, rdm|sr_out[0], multiciclo, 1
instance = comp, \breg_data_mux|m_out[0]~0\, breg_data_mux|m_out[0]~0, multiciclo, 1
instance = comp, \bcoreg|regB[0]~0\, bcoreg|regB[0]~0, multiciclo, 1
instance = comp, \rgB|sr_out[0]\, rgB|sr_out[0], multiciclo, 1
instance = comp, \mux_ulaB|m_out[0]~30\, mux_ulaB|m_out[0]~30, multiciclo, 1
instance = comp, \alu|Mux31~4\, alu|Mux31~4, multiciclo, 1
instance = comp, \alu|Mux31~5\, alu|Mux31~5, multiciclo, 1
instance = comp, \alu|Mux31~6\, alu|Mux31~6, multiciclo, 1
instance = comp, \alu|Mux31~8\, alu|Mux31~8, multiciclo, 1
instance = comp, \alu|Mux30~4\, alu|Mux30~4, multiciclo, 1
instance = comp, \mux_ulaB|m_out[0]~66\, mux_ulaB|m_out[0]~66, multiciclo, 1
instance = comp, \alu|ShiftRight1~12\, alu|ShiftRight1~12, multiciclo, 1
instance = comp, \alu|ShiftRight1~11\, alu|ShiftRight1~11, multiciclo, 1
instance = comp, \alu|ShiftRight1~13\, alu|ShiftRight1~13, multiciclo, 1
instance = comp, \alu|ShiftRight1~14\, alu|ShiftRight1~14, multiciclo, 1
instance = comp, \alu|ShiftRight1~15\, alu|ShiftRight1~15, multiciclo, 1
instance = comp, \alu|ShiftRight1~16\, alu|ShiftRight1~16, multiciclo, 1
instance = comp, \alu|ShiftRight0~26\, alu|ShiftRight0~26, multiciclo, 1
instance = comp, \alu|ShiftRight0~31\, alu|ShiftRight0~31, multiciclo, 1
instance = comp, \alu|ShiftRight0~19\, alu|ShiftRight0~19, multiciclo, 1
instance = comp, \alu|ShiftRight0~23\, alu|ShiftRight0~23, multiciclo, 1
instance = comp, \alu|ShiftRight0~32\, alu|ShiftRight0~32, multiciclo, 1
instance = comp, \alu|ShiftRight1~18\, alu|ShiftRight1~18, multiciclo, 1
instance = comp, \alu|Mux31~9\, alu|Mux31~9, multiciclo, 1
instance = comp, \alu|Mux31~10\, alu|Mux31~10, multiciclo, 1
instance = comp, \alu|Mux31~11\, alu|Mux31~11, multiciclo, 1
instance = comp, \alu|Mux31~12\, alu|Mux31~12, multiciclo, 1
instance = comp, \alu|Mux31~13\, alu|Mux31~13, multiciclo, 1
instance = comp, \regULA|sr_out[0]\, regULA|sr_out[0], multiciclo, 1
instance = comp, \mem_sel|Mux3~0\, mem_sel|Mux3~0, multiciclo, 1
instance = comp, \ir|sr_out[3]\, ir|sr_out[3], multiciclo, 1
instance = comp, \pc|sr_out[5]\, pc|sr_out[5], multiciclo, 1
instance = comp, \mux_ulaA|m_out[5]~27\, mux_ulaA|m_out[5]~27, multiciclo, 1
instance = comp, \alu|ShiftLeft0~14\, alu|ShiftLeft0~14, multiciclo, 1
instance = comp, \alu|ShiftLeft0~15\, alu|ShiftLeft0~15, multiciclo, 1
instance = comp, \alu|ShiftRight1~24\, alu|ShiftRight1~24, multiciclo, 1
instance = comp, \alu|ShiftRight1~23\, alu|ShiftRight1~23, multiciclo, 1
instance = comp, \alu|ShiftRight1~25\, alu|ShiftRight1~25, multiciclo, 1
instance = comp, \alu|ShiftRight1~21\, alu|ShiftRight1~21, multiciclo, 1
instance = comp, \alu|ShiftRight0~34\, alu|ShiftRight0~34, multiciclo, 1
instance = comp, \alu|ShiftRight0~35\, alu|ShiftRight0~35, multiciclo, 1
instance = comp, \alu|ShiftRight1~22\, alu|ShiftRight1~22, multiciclo, 1
instance = comp, \alu|ShiftRight1~26\, alu|ShiftRight1~26, multiciclo, 1
instance = comp, \alu|ShiftRight1~20\, alu|ShiftRight1~20, multiciclo, 1
instance = comp, \alu|ShiftRight1~29\, alu|ShiftRight1~29, multiciclo, 1
instance = comp, \alu|Mux30~13\, alu|Mux30~13, multiciclo, 1
instance = comp, \alu|Mux30~17\, alu|Mux30~17, multiciclo, 1
instance = comp, \alu|Mux30~15\, alu|Mux30~15, multiciclo, 1
instance = comp, \alu|Mux30~9\, alu|Mux30~9, multiciclo, 1
instance = comp, \alu|ShiftRight1~35\, alu|ShiftRight1~35, multiciclo, 1
instance = comp, \alu|ShiftRight1~37\, alu|ShiftRight1~37, multiciclo, 1
instance = comp, \alu|ShiftRight1~30\, alu|ShiftRight1~30, multiciclo, 1
instance = comp, \alu|ShiftRight1~32\, alu|ShiftRight1~32, multiciclo, 1
instance = comp, \alu|ShiftRight1~38\, alu|ShiftRight1~38, multiciclo, 1
instance = comp, \alu|Mux30~11\, alu|Mux30~11, multiciclo, 1
instance = comp, \alu|Mux30~12\, alu|Mux30~12, multiciclo, 1
instance = comp, \alu|Mux30~16\, alu|Mux30~16, multiciclo, 1
instance = comp, \regULA|sr_out[1]\, regULA|sr_out[1], multiciclo, 1
instance = comp, \breg_data_mux|m_out[1]~3\, breg_data_mux|m_out[1]~3, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[13]\, bcoreg|breg32_rtl_1_bypass[13], multiciclo, 1
instance = comp, \bcoreg|regB[1]~31\, bcoreg|regB[1]~31, multiciclo, 1
instance = comp, \rgB|sr_out[1]\, rgB|sr_out[1], multiciclo, 1
instance = comp, \mux_store|m_out[17]~37\, mux_store|m_out[17]~37, multiciclo, 1
instance = comp, \mux_store|m_out[17]~38\, mux_store|m_out[17]~38, multiciclo, 1
instance = comp, \ir|sr_out[27]\, ir|sr_out[27], multiciclo, 1
instance = comp, \ctr_mips|nstate.streghalf_st~0\, ctr_mips|nstate.streghalf_st~0, multiciclo, 1
instance = comp, \ctr_mips|pstate.streghalf_st\, ctr_mips|pstate.streghalf_st, multiciclo, 1
instance = comp, \mem_sel|Mux1~0\, mem_sel|Mux1~0, multiciclo, 1
instance = comp, \ir|sr_out[26]\, ir|sr_out[26], multiciclo, 1
instance = comp, \ctr_mips|nstate.andi_ex_st~0\, ctr_mips|nstate.andi_ex_st~0, multiciclo, 1
instance = comp, \ctr_mips|nstate.andi_ex_st~1\, ctr_mips|nstate.andi_ex_st~1, multiciclo, 1
instance = comp, \ctr_mips|pstate.andi_ex_st\, ctr_mips|pstate.andi_ex_st, multiciclo, 1
instance = comp, \ctr_mips|WideOr0~0\, ctr_mips|WideOr0~0, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]~feeder\, bcoreg|breg32_rtl_1_bypass[33]~feeder, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]\, bcoreg|breg32_rtl_1_bypass[33], multiciclo, 1
instance = comp, \bcoreg|regB[11]~21\, bcoreg|regB[11]~21, multiciclo, 1
instance = comp, \rgB|sr_out[11]\, rgB|sr_out[11], multiciclo, 1
instance = comp, \mux_ulaB|m_out[11]~44\, mux_ulaB|m_out[11]~44, multiciclo, 1
instance = comp, \mux_ulaB|m_out[11]~45\, mux_ulaB|m_out[11]~45, multiciclo, 1
instance = comp, \alu|ShiftRight0~13\, alu|ShiftRight0~13, multiciclo, 1
instance = comp, \alu|ShiftRight0~33\, alu|ShiftRight0~33, multiciclo, 1
instance = comp, \alu|Mux22~10\, alu|Mux22~10, multiciclo, 1
instance = comp, \alu|ShiftLeft0~37\, alu|ShiftLeft0~37, multiciclo, 1
instance = comp, \alu|ShiftLeft0~48\, alu|ShiftLeft0~48, multiciclo, 1
instance = comp, \alu|ShiftLeft0~49\, alu|ShiftLeft0~49, multiciclo, 1
instance = comp, \alu|a32~9\, alu|a32~9, multiciclo, 1
instance = comp, \alu|Mux22~6\, alu|Mux22~6, multiciclo, 1
instance = comp, \alu|ShiftRight1~81\, alu|ShiftRight1~81, multiciclo, 1
instance = comp, \alu|Mux22~3\, alu|Mux22~3, multiciclo, 1
instance = comp, \alu|Mux22~4\, alu|Mux22~4, multiciclo, 1
instance = comp, \alu|Mux22~5\, alu|Mux22~5, multiciclo, 1
instance = comp, \alu|Mux22~12\, alu|Mux22~12, multiciclo, 1
instance = comp, \alu|Mux22~7\, alu|Mux22~7, multiciclo, 1
instance = comp, \alu|Mux22~8\, alu|Mux22~8, multiciclo, 1
instance = comp, \alu|Mux22~11\, alu|Mux22~11, multiciclo, 1
instance = comp, \regULA|sr_out[9]\, regULA|sr_out[9], multiciclo, 1
instance = comp, \pc|sr_out[9]~18\, pc|sr_out[9]~18, multiciclo, 1
instance = comp, \pc|sr_out[9]\, pc|sr_out[9], multiciclo, 1
instance = comp, \mux_mem|m_out[7]~9\, mux_mem|m_out[7]~9, multiciclo, 1
instance = comp, \ir|sr_out[2]\, ir|sr_out[2], multiciclo, 1
instance = comp, \actr|alu_ctr~7\, actr|alu_ctr~7, multiciclo, 1
instance = comp, \actr|alu_ctr~8\, actr|alu_ctr~8, multiciclo, 1
instance = comp, \actr|alu_ctr[2]~5\, actr|alu_ctr[2]~5, multiciclo, 1
instance = comp, \actr|Equal5~1\, actr|Equal5~1, multiciclo, 1
instance = comp, \actr|alu_ctr[2]~6\, actr|alu_ctr[2]~6, multiciclo, 1
instance = comp, \actr|Equal5~2\, actr|Equal5~2, multiciclo, 1
instance = comp, \actr|alu_ctr[2]~9\, actr|alu_ctr[2]~9, multiciclo, 1
instance = comp, \actr|alu_ctr~26\, actr|alu_ctr~26, multiciclo, 1
instance = comp, \actr|Equal5~3\, actr|Equal5~3, multiciclo, 1
instance = comp, \actr|alu_ctr[3]~13\, actr|alu_ctr[3]~13, multiciclo, 1
instance = comp, \actr|alu_ctr[3]~14\, actr|alu_ctr[3]~14, multiciclo, 1
instance = comp, \actr|alu_ctr~15\, actr|alu_ctr~15, multiciclo, 1
instance = comp, \actr|alu_ctr[3]~24\, actr|alu_ctr[3]~24, multiciclo, 1
instance = comp, \actr|alu_ctr[3]~25\, actr|alu_ctr[3]~25, multiciclo, 1
instance = comp, \alu|Mux16~0\, alu|Mux16~0, multiciclo, 1
instance = comp, \alu|Mux28~11\, alu|Mux28~11, multiciclo, 1
instance = comp, \alu|ShiftLeft0~25\, alu|ShiftLeft0~25, multiciclo, 1
instance = comp, \alu|a32~3\, alu|a32~3, multiciclo, 1
instance = comp, \alu|Mux28~16\, alu|Mux28~16, multiciclo, 1
instance = comp, \alu|Mux28~12\, alu|Mux28~12, multiciclo, 1
instance = comp, \alu|ShiftRight1~65\, alu|ShiftRight1~65, multiciclo, 1
instance = comp, \alu|ShiftRight1~63\, alu|ShiftRight1~63, multiciclo, 1
instance = comp, \alu|ShiftRight1~66\, alu|ShiftRight1~66, multiciclo, 1
instance = comp, \alu|Mux28~13\, alu|Mux28~13, multiciclo, 1
instance = comp, \alu|Mux28~14\, alu|Mux28~14, multiciclo, 1
instance = comp, \alu|Mux28~15\, alu|Mux28~15, multiciclo, 1
instance = comp, \alu|Mux28~23\, alu|Mux28~23, multiciclo, 1
instance = comp, \alu|Mux28~17\, alu|Mux28~17, multiciclo, 1
instance = comp, \alu|Mux28~18\, alu|Mux28~18, multiciclo, 1
instance = comp, \alu|Mux28~21\, alu|Mux28~21, multiciclo, 1
instance = comp, \regULA|sr_out[3]\, regULA|sr_out[3], multiciclo, 1
instance = comp, \pc|sr_out[3]~24\, pc|sr_out[3]~24, multiciclo, 1
instance = comp, \pc|sr_out[3]\, pc|sr_out[3], multiciclo, 1
instance = comp, \mux_ulaA|m_out[3]~3\, mux_ulaA|m_out[3]~3, multiciclo, 1
instance = comp, \alu|Mux23~9\, alu|Mux23~9, multiciclo, 1
instance = comp, \alu|a32~8\, alu|a32~8, multiciclo, 1
instance = comp, \alu|ShiftLeft0~44\, alu|ShiftLeft0~44, multiciclo, 1
instance = comp, \alu|ShiftLeft0~45\, alu|ShiftLeft0~45, multiciclo, 1
instance = comp, \alu|Mux23~8\, alu|Mux23~8, multiciclo, 1
instance = comp, \alu|Mux23~10\, alu|Mux23~10, multiciclo, 1
instance = comp, \regULA|sr_out[8]\, regULA|sr_out[8], multiciclo, 1
instance = comp, \mux_mem|m_out[6]~8\, mux_mem|m_out[6]~8, multiciclo, 1
instance = comp, \ir|sr_out[1]\, ir|sr_out[1], multiciclo, 1
instance = comp, \actr|alu_ctr[2]~10\, actr|alu_ctr[2]~10, multiciclo, 1
instance = comp, \actr|alu_ctr[2]~21\, actr|alu_ctr[2]~21, multiciclo, 1
instance = comp, \alu|Mux28~9\, alu|Mux28~9, multiciclo, 1
instance = comp, \bcoreg|regA[7]~30\, bcoreg|regA[7]~30, multiciclo, 1
instance = comp, \rgA|sr_out[7]\, rgA|sr_out[7], multiciclo, 1
instance = comp, \mux_ulaA|m_out[7]~35\, mux_ulaA|m_out[7]~35, multiciclo, 1
instance = comp, \alu|Mux24~6\, alu|Mux24~6, multiciclo, 1
instance = comp, \alu|ShiftRight0~14\, alu|ShiftRight0~14, multiciclo, 1
instance = comp, \alu|ShiftRight1~52\, alu|ShiftRight1~52, multiciclo, 1
instance = comp, \alu|ShiftRight1~67\, alu|ShiftRight1~67, multiciclo, 1
instance = comp, \alu|Mux24~0\, alu|Mux24~0, multiciclo, 1
instance = comp, \alu|ShiftRight1~78\, alu|ShiftRight1~78, multiciclo, 1
instance = comp, \alu|ShiftRight1~79\, alu|ShiftRight1~79, multiciclo, 1
instance = comp, \alu|Mux24~1\, alu|Mux24~1, multiciclo, 1
instance = comp, \alu|Mux24~2\, alu|Mux24~2, multiciclo, 1
instance = comp, \alu|Mux24~3\, alu|Mux24~3, multiciclo, 1
instance = comp, \alu|Mux24~4\, alu|Mux24~4, multiciclo, 1
instance = comp, \alu|Mux24~5\, alu|Mux24~5, multiciclo, 1
instance = comp, \alu|Mux24~7\, alu|Mux24~7, multiciclo, 1
instance = comp, \alu|Mux24\, alu|Mux24, multiciclo, 1
instance = comp, \pc|sr_out[7]~20\, pc|sr_out[7]~20, multiciclo, 1
instance = comp, \pc|sr_out[7]\, pc|sr_out[7], multiciclo, 1
instance = comp, \mux_mem|m_out[5]~7\, mux_mem|m_out[5]~7, multiciclo, 1
instance = comp, \ir|sr_out[28]\, ir|sr_out[28], multiciclo, 1
instance = comp, \ctr_mips|Mux15~0\, ctr_mips|Mux15~0, multiciclo, 1
instance = comp, \ctr_mips|Mux15~1\, ctr_mips|Mux15~1, multiciclo, 1
instance = comp, \ctr_mips|Selector2~2\, ctr_mips|Selector2~2, multiciclo, 1
instance = comp, \ctr_mips|pstate.ldreg_st\, ctr_mips|pstate.ldreg_st, multiciclo, 1
instance = comp, \rdm|sr_out[6]~6\, rdm|sr_out[6]~6, multiciclo, 1
instance = comp, \mux_mdr|m_out[6]~6\, mux_mdr|m_out[6]~6, multiciclo, 1
instance = comp, \rdm|sr_out[6]\, rdm|sr_out[6], multiciclo, 1
instance = comp, \breg_data_mux|m_out[6]~21\, breg_data_mux|m_out[6]~21, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[23]\, bcoreg|breg32_rtl_1_bypass[23], multiciclo, 1
instance = comp, \bcoreg|regB[6]~26\, bcoreg|regB[6]~26, multiciclo, 1
instance = comp, \rgB|sr_out[6]\, rgB|sr_out[6], multiciclo, 1
instance = comp, \mux_ulaB|m_out[6]~54\, mux_ulaB|m_out[6]~54, multiciclo, 1
instance = comp, \mux_ulaB|m_out[6]~55\, mux_ulaB|m_out[6]~55, multiciclo, 1
instance = comp, \alu|a32~6\, alu|a32~6, multiciclo, 1
instance = comp, \alu|Mux25~6\, alu|Mux25~6, multiciclo, 1
instance = comp, \alu|ShiftRight0~74\, alu|ShiftRight0~74, multiciclo, 1
instance = comp, \alu|ShiftRight0~75\, alu|ShiftRight0~75, multiciclo, 1
instance = comp, \alu|ShiftRight0~76\, alu|ShiftRight0~76, multiciclo, 1
instance = comp, \alu|ShiftRight0~93\, alu|ShiftRight0~93, multiciclo, 1
instance = comp, \alu|Mux25~0\, alu|Mux25~0, multiciclo, 1
instance = comp, \alu|ShiftRight1~75\, alu|ShiftRight1~75, multiciclo, 1
instance = comp, \alu|ShiftRight1~76\, alu|ShiftRight1~76, multiciclo, 1
instance = comp, \alu|Mux25~1\, alu|Mux25~1, multiciclo, 1
instance = comp, \alu|Mux25~2\, alu|Mux25~2, multiciclo, 1
instance = comp, \alu|Mux25~3\, alu|Mux25~3, multiciclo, 1
instance = comp, \alu|Mux25~4\, alu|Mux25~4, multiciclo, 1
instance = comp, \alu|Mux25~5\, alu|Mux25~5, multiciclo, 1
instance = comp, \alu|Mux25~7\, alu|Mux25~7, multiciclo, 1
instance = comp, \alu|Mux25\, alu|Mux25, multiciclo, 1
instance = comp, \pc|sr_out[6]~21\, pc|sr_out[6]~21, multiciclo, 1
instance = comp, \pc|sr_out[6]\, pc|sr_out[6], multiciclo, 1
instance = comp, \mux_mem|m_out[4]~6\, mux_mem|m_out[4]~6, multiciclo, 1
instance = comp, \ir|sr_out[5]\, ir|sr_out[5], multiciclo, 1
instance = comp, \actr|alu_ctr[0]~18\, actr|alu_ctr[0]~18, multiciclo, 1
instance = comp, \actr|alu_ctr~16\, actr|alu_ctr~16, multiciclo, 1
instance = comp, \actr|alu_ctr[0]~20\, actr|alu_ctr[0]~20, multiciclo, 1
instance = comp, \alu|Mux28~5\, alu|Mux28~5, multiciclo, 1
instance = comp, \alu|a32~5\, alu|a32~5, multiciclo, 1
instance = comp, \alu|ShiftRight0~67\, alu|ShiftRight0~67, multiciclo, 1
instance = comp, \alu|ShiftRight0~69\, alu|ShiftRight0~69, multiciclo, 1
instance = comp, \alu|ShiftRight0~70\, alu|ShiftRight0~70, multiciclo, 1
instance = comp, \alu|Mux26~1\, alu|Mux26~1, multiciclo, 1
instance = comp, \alu|Mux26~2\, alu|Mux26~2, multiciclo, 1
instance = comp, \alu|Mux26~3\, alu|Mux26~3, multiciclo, 1
instance = comp, \alu|Mux26~4\, alu|Mux26~4, multiciclo, 1
instance = comp, \alu|Mux26~5\, alu|Mux26~5, multiciclo, 1
instance = comp, \alu|Mux26~7\, alu|Mux26~7, multiciclo, 1
instance = comp, \alu|Mux26\, alu|Mux26, multiciclo, 1
instance = comp, \regULA|sr_out[5]~feeder\, regULA|sr_out[5]~feeder, multiciclo, 1
instance = comp, \regULA|sr_out[5]\, regULA|sr_out[5], multiciclo, 1
instance = comp, \mux_mem|m_out[3]~5\, mux_mem|m_out[3]~5, multiciclo, 1
instance = comp, \ir|sr_out[30]\, ir|sr_out[30], multiciclo, 1
instance = comp, \ctr_mips|Mux1~0\, ctr_mips|Mux1~0, multiciclo, 1
instance = comp, \ctr_mips|Selector1~3\, ctr_mips|Selector1~3, multiciclo, 1
instance = comp, \ctr_mips|nstate.writemem_st~0\, ctr_mips|nstate.writemem_st~0, multiciclo, 1
instance = comp, \ctr_mips|pstate.writemem_st\, ctr_mips|pstate.writemem_st, multiciclo, 1
instance = comp, \ctr_mips|WideOr2~0\, ctr_mips|WideOr2~0, multiciclo, 1
instance = comp, \ctr_mips|Selector1~0\, ctr_mips|Selector1~0, multiciclo, 1
instance = comp, \ctr_mips|Selector1~4\, ctr_mips|Selector1~4, multiciclo, 1
instance = comp, \ctr_mips|pstate.fetch_st\, ctr_mips|pstate.fetch_st, multiciclo, 1
instance = comp, \ctr_mips|pstate.decode_st~0\, ctr_mips|pstate.decode_st~0, multiciclo, 1
instance = comp, \ctr_mips|pstate.decode_st\, ctr_mips|pstate.decode_st, multiciclo, 1
instance = comp, \ctr_mips|nstate.jump_ex_st~2\, ctr_mips|nstate.jump_ex_st~2, multiciclo, 1
instance = comp, \ctr_mips|Mux1~1\, ctr_mips|Mux1~1, multiciclo, 1
instance = comp, \ctr_mips|nstate.c_mem_add_st~0\, ctr_mips|nstate.c_mem_add_st~0, multiciclo, 1
instance = comp, \ctr_mips|pstate.c_mem_add_st\, ctr_mips|pstate.c_mem_add_st, multiciclo, 1
instance = comp, \ctr_mips|nstate.readmem_st~0\, ctr_mips|nstate.readmem_st~0, multiciclo, 1
instance = comp, \ctr_mips|pstate.readmem_st\, ctr_mips|pstate.readmem_st, multiciclo, 1
instance = comp, \ctr_mips|WideOr2~2\, ctr_mips|WideOr2~2, multiciclo, 1
instance = comp, \mux_mem|m_out[2]~4\, mux_mem|m_out[2]~4, multiciclo, 1
instance = comp, \ir|sr_out[31]\, ir|sr_out[31], multiciclo, 1
instance = comp, \ctr_mips|nstate.ldregbyte_st~1\, ctr_mips|nstate.ldregbyte_st~1, multiciclo, 1
instance = comp, \ctr_mips|pstate.ldregbyte_st~feeder\, ctr_mips|pstate.ldregbyte_st~feeder, multiciclo, 1
instance = comp, \ctr_mips|pstate.ldregbyte_st\, ctr_mips|pstate.ldregbyte_st, multiciclo, 1
instance = comp, \ctr_mips|WideOr2~1\, ctr_mips|WideOr2~1, multiciclo, 1
instance = comp, \mux_mem|m_out[1]~3\, mux_mem|m_out[1]~3, multiciclo, 1
instance = comp, \ir|sr_out[29]\, ir|sr_out[29], multiciclo, 1
instance = comp, \ctr_mips|nstate.ldregbyte_st~0\, ctr_mips|nstate.ldregbyte_st~0, multiciclo, 1
instance = comp, \ctr_mips|nstate.branch_ex_st~0\, ctr_mips|nstate.branch_ex_st~0, multiciclo, 1
instance = comp, \ctr_mips|pstate.branch_ex_st\, ctr_mips|pstate.branch_ex_st, multiciclo, 1
instance = comp, \pc|sr_out[2]~23\, pc|sr_out[2]~23, multiciclo, 1
instance = comp, \pc|sr_out[2]\, pc|sr_out[2], multiciclo, 1
instance = comp, \alu|a32~26\, alu|a32~26, multiciclo, 1
instance = comp, \alu|ShiftLeft0~23\, alu|ShiftLeft0~23, multiciclo, 1
instance = comp, \alu|ShiftRight0~51\, alu|ShiftRight0~51, multiciclo, 1
instance = comp, \alu|ShiftRight0~52\, alu|ShiftRight0~52, multiciclo, 1
instance = comp, \alu|ShiftRight1~47\, alu|ShiftRight1~47, multiciclo, 1
instance = comp, \alu|ShiftRight1~50\, alu|ShiftRight1~50, multiciclo, 1
instance = comp, \alu|Mux29~3\, alu|Mux29~3, multiciclo, 1
instance = comp, \alu|Mux29~4\, alu|Mux29~4, multiciclo, 1
instance = comp, \alu|Mux29~5\, alu|Mux29~5, multiciclo, 1
instance = comp, \alu|Mux29~12\, alu|Mux29~12, multiciclo, 1
instance = comp, \alu|Mux29~7\, alu|Mux29~7, multiciclo, 1
instance = comp, \alu|Mux29~8\, alu|Mux29~8, multiciclo, 1
instance = comp, \alu|ShiftRight1~51\, alu|ShiftRight1~51, multiciclo, 1
instance = comp, \alu|ShiftRight1~53\, alu|ShiftRight1~53, multiciclo, 1
instance = comp, \alu|Mux29~9\, alu|Mux29~9, multiciclo, 1
instance = comp, \alu|Mux29~10\, alu|Mux29~10, multiciclo, 1
instance = comp, \alu|Mux29~11\, alu|Mux29~11, multiciclo, 1
instance = comp, \regULA|sr_out[2]\, regULA|sr_out[2], multiciclo, 1
instance = comp, \mux_mem|m_out[0]~2\, mux_mem|m_out[0]~2, multiciclo, 1
instance = comp, \ir|sr_out[20]\, ir|sr_out[20], multiciclo, 1
instance = comp, \bcoreg|breg32~40\, bcoreg|breg32~40, multiciclo, 1
instance = comp, \bcoreg|breg32~39\, bcoreg|breg32~39, multiciclo, 1
instance = comp, \bcoreg|breg32~44\, bcoreg|breg32~44, multiciclo, 1
instance = comp, \bcoreg|regB[8]~24\, bcoreg|regB[8]~24, multiciclo, 1
instance = comp, \rgB|sr_out[8]\, rgB|sr_out[8], multiciclo, 1
instance = comp, \mux_store|m_out[16]~35\, mux_store|m_out[16]~35, multiciclo, 1
instance = comp, \mux_store|m_out[16]~36\, mux_store|m_out[16]~36, multiciclo, 1
instance = comp, \rdm|sr_out[24]~24\, rdm|sr_out[24]~24, multiciclo, 1
instance = comp, \rdm|sr_out[24]\, rdm|sr_out[24], multiciclo, 1
instance = comp, \breg_data_mux|m_out[24]~11\, breg_data_mux|m_out[24]~11, multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[59]\, bcoreg|breg32_rtl_1_bypass[59], multiciclo, 1
instance = comp, \bcoreg|regB[24]~8\, bcoreg|regB[24]~8, multiciclo, 1
instance = comp, \rgB|sr_out[24]\, rgB|sr_out[24], multiciclo, 1
instance = comp, \mux_store|m_out[0]~1\, mux_store|m_out[0]~1, multiciclo, 1
instance = comp, \mux_store|m_out[0]~2\, mux_store|m_out[0]~2, multiciclo, 1
instance = comp, \ir|sr_out[0]\, ir|sr_out[0], multiciclo, 1
instance = comp, \debug[1]~I\, debug[1], multiciclo, 1
instance = comp, \data~0\, data~0, multiciclo, 1
instance = comp, \data~1\, data~1, multiciclo, 1
instance = comp, \debug[0]~I\, debug[0], multiciclo, 1
instance = comp, \data~2\, data~2, multiciclo, 1
instance = comp, \data~3\, data~3, multiciclo, 1
instance = comp, \data~4\, data~4, multiciclo, 1
instance = comp, \data~5\, data~5, multiciclo, 1
instance = comp, \data~6\, data~6, multiciclo, 1
instance = comp, \data~7\, data~7, multiciclo, 1
instance = comp, \data~8\, data~8, multiciclo, 1
instance = comp, \data~9\, data~9, multiciclo, 1
instance = comp, \data~10\, data~10, multiciclo, 1
instance = comp, \data~11\, data~11, multiciclo, 1
instance = comp, \data~12\, data~12, multiciclo, 1
instance = comp, \data~13\, data~13, multiciclo, 1
instance = comp, \data~14\, data~14, multiciclo, 1
instance = comp, \data~15\, data~15, multiciclo, 1
instance = comp, \data~16\, data~16, multiciclo, 1
instance = comp, \data~17\, data~17, multiciclo, 1
instance = comp, \data~18\, data~18, multiciclo, 1
instance = comp, \data~19\, data~19, multiciclo, 1
instance = comp, \pc|sr_out[10]~17\, pc|sr_out[10]~17, multiciclo, 1
instance = comp, \pc|sr_out[10]\, pc|sr_out[10], multiciclo, 1
instance = comp, \data~20\, data~20, multiciclo, 1
instance = comp, \data~21\, data~21, multiciclo, 1
instance = comp, \data~22\, data~22, multiciclo, 1
instance = comp, \data~23\, data~23, multiciclo, 1
instance = comp, \data~24\, data~24, multiciclo, 1
instance = comp, \data~25\, data~25, multiciclo, 1
instance = comp, \data~26\, data~26, multiciclo, 1
instance = comp, \data~27\, data~27, multiciclo, 1
instance = comp, \pc|sr_out[14]~13\, pc|sr_out[14]~13, multiciclo, 1
instance = comp, \pc|sr_out[14]\, pc|sr_out[14], multiciclo, 1
instance = comp, \data~28\, data~28, multiciclo, 1
instance = comp, \data~29\, data~29, multiciclo, 1
instance = comp, \data~30\, data~30, multiciclo, 1
instance = comp, \data~31\, data~31, multiciclo, 1
instance = comp, \alu|Mux15~1\, alu|Mux15~1, multiciclo, 1
instance = comp, \alu|ShiftLeft0~79\, alu|ShiftLeft0~79, multiciclo, 1
instance = comp, \alu|ShiftRight1~28\, alu|ShiftRight1~28, multiciclo, 1
instance = comp, \alu|ShiftLeft0~80\, alu|ShiftLeft0~80, multiciclo, 1
instance = comp, \alu|ShiftLeft0~81\, alu|ShiftLeft0~81, multiciclo, 1
instance = comp, \alu|ShiftLeft0~83\, alu|ShiftLeft0~83, multiciclo, 1
instance = comp, \alu|Mux15~6\, alu|Mux15~6, multiciclo, 1
instance = comp, \alu|Mux15~7\, alu|Mux15~7, multiciclo, 1
instance = comp, \alu|Mux15~2\, alu|Mux15~2, multiciclo, 1
instance = comp, \alu|Mux15~0\, alu|Mux15~0, multiciclo, 1
instance = comp, \alu|Mux15~5\, alu|Mux15~5, multiciclo, 1
instance = comp, \regULA|sr_out[16]\, regULA|sr_out[16], multiciclo, 1
instance = comp, \pc|sr_out[16]~11\, pc|sr_out[16]~11, multiciclo, 1
instance = comp, \pc|sr_out[16]\, pc|sr_out[16], multiciclo, 1
instance = comp, \data~32\, data~32, multiciclo, 1
instance = comp, \data~33\, data~33, multiciclo, 1
instance = comp, \pc|sr_out[17]~10\, pc|sr_out[17]~10, multiciclo, 1
instance = comp, \pc|sr_out[17]\, pc|sr_out[17], multiciclo, 1
instance = comp, \data~34\, data~34, multiciclo, 1
instance = comp, \data~35\, data~35, multiciclo, 1
instance = comp, \data~36\, data~36, multiciclo, 1
instance = comp, \data~37\, data~37, multiciclo, 1
instance = comp, \ir|sr_out[19]\, ir|sr_out[19], multiciclo, 1
instance = comp, \data~38\, data~38, multiciclo, 1
instance = comp, \data~39\, data~39, multiciclo, 1
instance = comp, \data~40\, data~40, multiciclo, 1
instance = comp, \data~41\, data~41, multiciclo, 1
instance = comp, \pc|sr_out[21]~6\, pc|sr_out[21]~6, multiciclo, 1
instance = comp, \pc|sr_out[21]\, pc|sr_out[21], multiciclo, 1
instance = comp, \data~42\, data~42, multiciclo, 1
instance = comp, \data~43\, data~43, multiciclo, 1
instance = comp, \data~44\, data~44, multiciclo, 1
instance = comp, \data~45\, data~45, multiciclo, 1
instance = comp, \pc|sr_out[23]~4\, pc|sr_out[23]~4, multiciclo, 1
instance = comp, \pc|sr_out[23]\, pc|sr_out[23], multiciclo, 1
instance = comp, \data~46\, data~46, multiciclo, 1
instance = comp, \data~47\, data~47, multiciclo, 1
instance = comp, \data~48\, data~48, multiciclo, 1
instance = comp, \data~49\, data~49, multiciclo, 1
instance = comp, \pc|sr_out[25]~2\, pc|sr_out[25]~2, multiciclo, 1
instance = comp, \ir|sr_out[23]\, ir|sr_out[23], multiciclo, 1
instance = comp, \pc|sr_out[25]\, pc|sr_out[25], multiciclo, 1
instance = comp, \data~50\, data~50, multiciclo, 1
instance = comp, \data~51\, data~51, multiciclo, 1
instance = comp, \data~52\, data~52, multiciclo, 1
instance = comp, \data~53\, data~53, multiciclo, 1
instance = comp, \pc|sr_out[27]~0\, pc|sr_out[27]~0, multiciclo, 1
instance = comp, \pc|sr_out[27]\, pc|sr_out[27], multiciclo, 1
instance = comp, \data~54\, data~54, multiciclo, 1
instance = comp, \data~55\, data~55, multiciclo, 1
instance = comp, \pc|sr_out~44\, pc|sr_out~44, multiciclo, 1
instance = comp, \pc|sr_out[28]\, pc|sr_out[28], multiciclo, 1
instance = comp, \data~56\, data~56, multiciclo, 1
instance = comp, \data~57\, data~57, multiciclo, 1
instance = comp, \pc|sr_out~43\, pc|sr_out~43, multiciclo, 1
instance = comp, \pc|sr_out[29]\, pc|sr_out[29], multiciclo, 1
instance = comp, \data~58\, data~58, multiciclo, 1
instance = comp, \data~59\, data~59, multiciclo, 1
instance = comp, \pc|sr_out~42\, pc|sr_out~42, multiciclo, 1
instance = comp, \pc|sr_out[30]\, pc|sr_out[30], multiciclo, 1
instance = comp, \data~60\, data~60, multiciclo, 1
instance = comp, \data~61\, data~61, multiciclo, 1
instance = comp, \data~62\, data~62, multiciclo, 1
instance = comp, \data~63\, data~63, multiciclo, 1
instance = comp, \data[0]~I\, data[0], multiciclo, 1
instance = comp, \data[1]~I\, data[1], multiciclo, 1
instance = comp, \data[2]~I\, data[2], multiciclo, 1
instance = comp, \data[3]~I\, data[3], multiciclo, 1
instance = comp, \data[4]~I\, data[4], multiciclo, 1
instance = comp, \data[5]~I\, data[5], multiciclo, 1
instance = comp, \data[6]~I\, data[6], multiciclo, 1
instance = comp, \data[7]~I\, data[7], multiciclo, 1
instance = comp, \data[8]~I\, data[8], multiciclo, 1
instance = comp, \data[9]~I\, data[9], multiciclo, 1
instance = comp, \data[10]~I\, data[10], multiciclo, 1
instance = comp, \data[11]~I\, data[11], multiciclo, 1
instance = comp, \data[12]~I\, data[12], multiciclo, 1
instance = comp, \data[13]~I\, data[13], multiciclo, 1
instance = comp, \data[14]~I\, data[14], multiciclo, 1
instance = comp, \data[15]~I\, data[15], multiciclo, 1
instance = comp, \data[16]~I\, data[16], multiciclo, 1
instance = comp, \data[17]~I\, data[17], multiciclo, 1
instance = comp, \data[18]~I\, data[18], multiciclo, 1
instance = comp, \data[19]~I\, data[19], multiciclo, 1
instance = comp, \data[20]~I\, data[20], multiciclo, 1
instance = comp, \data[21]~I\, data[21], multiciclo, 1
instance = comp, \data[22]~I\, data[22], multiciclo, 1
instance = comp, \data[23]~I\, data[23], multiciclo, 1
instance = comp, \data[24]~I\, data[24], multiciclo, 1
instance = comp, \data[25]~I\, data[25], multiciclo, 1
instance = comp, \data[26]~I\, data[26], multiciclo, 1
instance = comp, \data[27]~I\, data[27], multiciclo, 1
instance = comp, \data[28]~I\, data[28], multiciclo, 1
instance = comp, \data[29]~I\, data[29], multiciclo, 1
instance = comp, \data[30]~I\, data[30], multiciclo, 1
instance = comp, \data[31]~I\, data[31], multiciclo, 1
