#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001054b30 .scope module, "cic" "cic" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 1 "i_data";
    .port_info 4 /OUTPUT 16 "o_data";
    .port_info 5 /OUTPUT 1 "o_clk";
P_0000000001049850 .param/l "DECIMATION_BITS" 0 2 29, +C4<00000000000000000000000000000101>;
P_0000000001049888 .param/l "I_WIDTH" 0 2 27, +C4<00000000000000000000000000000001>;
P_00000000010498c0 .param/l "ORDER" 0 2 28, +C4<00000000000000000000000000000011>;
P_00000000010498f8 .param/l "REG_WIDTH" 0 2 30, +C4<00000000000000000000000000000000000000000000000000000000000010000>;
L_000000000106f630 .functor BUFZ 16, L_00000000010db650, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000000000106fc50 .functor BUFZ 1, L_00000000010dccd0, C4<0>, C4<0>, C4<0>;
L_000000000106f320 .functor BUFZ 16, v00000000010d8780_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000000011102c8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010d8820_0 .net/2u *"_ivl_1", 14 0, L_00000000011102c8;  1 drivers
v00000000010d8aa0 .array "comb_stage", 0 3;
v00000000010d8aa0_0 .net v00000000010d8aa0 0, 15 0, L_00000000010dcc30; 1 drivers
v00000000010d8aa0_1 .net v00000000010d8aa0 1, 15 0, v00000000010d8960_0; 1 drivers
v00000000010d8aa0_2 .net v00000000010d8aa0 2, 15 0, v00000000010d8be0_0; 1 drivers
v00000000010d8aa0_3 .net v00000000010d8aa0 3, 15 0, v00000000010d8780_0; 1 drivers
v00000000010d7380_0 .net "dec", 4 0, v00000000010d7ce0_0;  1 drivers
v00000000010d7560_0 .net "dec_clk", 0 0, L_00000000010dccd0;  1 drivers
o0000000001083048 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010d8dc0_0 .net "i_clk", 0 0, o0000000001083048;  0 drivers
o0000000001084278 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010d8e60_0 .net "i_data", 0 0, o0000000001084278;  0 drivers
v00000000010d8f00_0 .net "i_data_ext", 15 0, L_00000000010db650;  1 drivers
o0000000001083318 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010d9040_0 .net "i_en", 0 0, o0000000001083318;  0 drivers
o00000000010830a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010dc0f0_0 .net "i_rst", 0 0, o00000000010830a8;  0 drivers
v00000000010dbe70 .array "int_stage", 0 3;
v00000000010dbe70_0 .net v00000000010dbe70 0, 15 0, L_000000000106f630; 1 drivers
v00000000010dbe70_1 .net v00000000010dbe70 1, 15 0, v00000000010783f0_0; 1 drivers
v00000000010dbe70_2 .net v00000000010dbe70 2, 15 0, v0000000001077f90_0; 1 drivers
v00000000010dbe70_3 .net v00000000010dbe70 3, 15 0, v00000000010d83c0_0; 1 drivers
v00000000010dc730_0 .net "o_clk", 0 0, L_000000000106fc50;  1 drivers
v00000000010dba10_0 .net "o_data", 15 0, L_000000000106f320;  1 drivers
v00000000010dc9b0_0 .var "test", 16 0;
L_00000000010dccd0 .part v00000000010d7ce0_0, 4, 1;
L_00000000010db650 .concat [ 1 15 0 0], o0000000001084278, L_00000000011102c8;
L_00000000010dcc30 .part v00000000010dc9b0_0, 0, 16;
S_000000000105ca80 .scope generate, "genblk1[0]" "genblk1[0]" 2 50, 2 50 0, S_0000000001054b30;
 .timescale 0 0;
P_0000000001073220 .param/l "i" 0 2 50, +C4<00>;
S_000000000105cc10 .scope module, "int" "int" 2 55, 3 21 0, S_000000000105ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 16 "i_x";
    .port_info 4 /OUTPUT 16 "o_y";
P_0000000001054cc0 .param/l "EXTEND" 0 3 23, +C4<00000000000000000000000000000000>;
P_0000000001054cf8 .param/l "I_WIDTH" 0 3 22, +C4<00000000000000000000000000000000000000000000000000000000000010000>;
v0000000001076ff0_0 .net *"_ivl_1", 0 0, L_00000000010dc410;  1 drivers
v00000000010778b0_0 .net *"_ivl_10", 0 0, L_00000000010dcb90;  1 drivers
v00000000010776d0_0 .net *"_ivl_12", 15 0, L_00000000010dc2d0;  1 drivers
v0000000001078d50_0 .net *"_ivl_4", 31 0, L_00000000010db3d0;  1 drivers
L_0000000001110088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010771d0_0 .net *"_ivl_7", 30 0, L_0000000001110088;  1 drivers
L_00000000011100d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001078670_0 .net/2u *"_ivl_8", 31 0, L_00000000011100d0;  1 drivers
v0000000001078cb0_0 .net "i_clk", 0 0, o0000000001083048;  alias, 0 drivers
v0000000001077270_0 .net "i_en", 0 0, o0000000001083318;  alias, 0 drivers
v00000000010787b0_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v0000000001077770_0 .net "i_x", 15 0, L_000000000106f630;  alias, 1 drivers
v0000000001078850_0 .net "i_x_ext", 15 0, L_00000000010dc690;  1 drivers
v0000000001077c70_0 .net "o_y", 15 0, v00000000010783f0_0;  alias, 1 drivers
v0000000001077810_0 .net "x_int", 15 0, L_00000000010dca50;  1 drivers
L_00000000010dc410 .part L_000000000106f630, 15, 1;
L_00000000010dc690 .concat [ 16 0 0 0], L_000000000106f630;
L_00000000010db3d0 .concat [ 1 31 0 0], o0000000001083318, L_0000000001110088;
L_00000000010dcb90 .cmp/eq 32, L_00000000010db3d0, L_00000000011100d0;
L_00000000010dc2d0 .arith/sum 16, L_00000000010dc690, v00000000010783f0_0;
L_00000000010dca50 .functor MUXZ 16, L_00000000010dc690, L_00000000010dc2d0, L_00000000010dcb90, C4<>;
S_000000000105cda0 .scope module, "zinv" "dff" 3 31, 4 17 0, S_000000000105cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 16 "i_d";
    .port_info 3 /OUTPUT 16 "o_q";
P_0000000001073e60 .param/l "WIDTH" 0 4 18, +C4<000000000000000000000000000000000000000000000000000000000000010000>;
v0000000001078e90_0 .net "i_clk", 0 0, o0000000001083048;  alias, 0 drivers
v0000000001078490_0 .net "i_d", 15 0, L_00000000010dca50;  alias, 1 drivers
v0000000001077130_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v0000000001077630_0 .net "o_q", 15 0, v00000000010783f0_0;  alias, 1 drivers
v00000000010783f0_0 .var/s "q", 15 0;
E_0000000001073b20 .event posedge, v0000000001078e90_0;
S_000000000100e130 .scope generate, "genblk1[1]" "genblk1[1]" 2 50, 2 50 0, S_0000000001054b30;
 .timescale 0 0;
P_00000000010739a0 .param/l "i" 0 2 50, +C4<01>;
S_000000000100e2c0 .scope module, "int" "int" 2 55, 3 21 0, S_000000000100e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 16 "i_x";
    .port_info 4 /OUTPUT 16 "o_y";
P_000000000105ac60 .param/l "EXTEND" 0 3 23, +C4<00000000000000000000000000000000>;
P_000000000105ac98 .param/l "I_WIDTH" 0 3 22, +C4<00000000000000000000000000000000000000000000000000000000000010000>;
v00000000010788f0_0 .net *"_ivl_1", 0 0, L_00000000010db010;  1 drivers
v0000000001077a90_0 .net *"_ivl_10", 0 0, L_00000000010dc190;  1 drivers
v0000000001077b30_0 .net *"_ivl_12", 15 0, L_00000000010db470;  1 drivers
v0000000001078350_0 .net *"_ivl_4", 31 0, L_00000000010dc7d0;  1 drivers
L_0000000001110118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001077d10_0 .net *"_ivl_7", 30 0, L_0000000001110118;  1 drivers
L_0000000001110160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001077db0_0 .net/2u *"_ivl_8", 31 0, L_0000000001110160;  1 drivers
v0000000001078030_0 .net "i_clk", 0 0, o0000000001083048;  alias, 0 drivers
v00000000010780d0_0 .net "i_en", 0 0, o0000000001083318;  alias, 0 drivers
v0000000001078ad0_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v0000000001078b70_0 .net "i_x", 15 0, v00000000010783f0_0;  alias, 1 drivers
v0000000001078170_0 .net "i_x_ext", 15 0, L_00000000010db830;  1 drivers
v0000000001078210_0 .net "o_y", 15 0, v0000000001077f90_0;  alias, 1 drivers
v00000000010782b0_0 .net "x_int", 15 0, L_00000000010db510;  1 drivers
L_00000000010db010 .part v00000000010783f0_0, 15, 1;
L_00000000010db830 .concat [ 16 0 0 0], v00000000010783f0_0;
L_00000000010dc7d0 .concat [ 1 31 0 0], o0000000001083318, L_0000000001110118;
L_00000000010dc190 .cmp/eq 32, L_00000000010dc7d0, L_0000000001110160;
L_00000000010db470 .arith/sum 16, L_00000000010db830, v0000000001077f90_0;
L_00000000010db510 .functor MUXZ 16, L_00000000010db830, L_00000000010db470, L_00000000010dc190, C4<>;
S_000000000100e450 .scope module, "zinv" "dff" 3 31, 4 17 0, S_000000000100e2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 16 "i_d";
    .port_info 3 /OUTPUT 16 "o_q";
P_0000000001073ba0 .param/l "WIDTH" 0 4 18, +C4<000000000000000000000000000000000000000000000000000000000000010000>;
v0000000001077950_0 .net "i_clk", 0 0, o0000000001083048;  alias, 0 drivers
v00000000010779f0_0 .net "i_d", 15 0, L_00000000010db510;  alias, 1 drivers
v0000000001077ef0_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v00000000010785d0_0 .net "o_q", 15 0, v0000000001077f90_0;  alias, 1 drivers
v0000000001077f90_0 .var/s "q", 15 0;
S_0000000001061750 .scope generate, "genblk1[2]" "genblk1[2]" 2 50, 2 50 0, S_0000000001054b30;
 .timescale 0 0;
P_0000000001073c60 .param/l "i" 0 2 50, +C4<010>;
S_00000000010618e0 .scope module, "int" "int" 2 55, 3 21 0, S_0000000001061750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 16 "i_x";
    .port_info 4 /OUTPUT 16 "o_y";
P_0000000001049da0 .param/l "EXTEND" 0 3 23, +C4<00000000000000000000000000000000>;
P_0000000001049dd8 .param/l "I_WIDTH" 0 3 22, +C4<00000000000000000000000000000000000000000000000000000000000010000>;
v00000000010d76a0_0 .net *"_ivl_1", 0 0, L_00000000010dbdd0;  1 drivers
v00000000010d7240_0 .net *"_ivl_10", 0 0, L_00000000010db290;  1 drivers
v00000000010d7740_0 .net *"_ivl_12", 15 0, L_00000000010dceb0;  1 drivers
v00000000010d71a0_0 .net *"_ivl_4", 31 0, L_00000000010dc870;  1 drivers
L_00000000011101a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010d7920_0 .net *"_ivl_7", 30 0, L_00000000011101a8;  1 drivers
L_00000000011101f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000010d8b40_0 .net/2u *"_ivl_8", 31 0, L_00000000011101f0;  1 drivers
v00000000010d8460_0 .net "i_clk", 0 0, o0000000001083048;  alias, 0 drivers
v00000000010d79c0_0 .net "i_en", 0 0, o0000000001083318;  alias, 0 drivers
v00000000010d7a60_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v00000000010d77e0_0 .net "i_x", 15 0, v0000000001077f90_0;  alias, 1 drivers
v00000000010d8fa0_0 .net "i_x_ext", 15 0, L_00000000010dbf10;  1 drivers
v00000000010d8640_0 .net "o_y", 15 0, v00000000010d83c0_0;  alias, 1 drivers
v00000000010d7880_0 .net "x_int", 15 0, L_00000000010db5b0;  1 drivers
L_00000000010dbdd0 .part v0000000001077f90_0, 15, 1;
L_00000000010dbf10 .concat [ 16 0 0 0], v0000000001077f90_0;
L_00000000010dc870 .concat [ 1 31 0 0], o0000000001083318, L_00000000011101a8;
L_00000000010db290 .cmp/eq 32, L_00000000010dc870, L_00000000011101f0;
L_00000000010dceb0 .arith/sum 16, L_00000000010dbf10, v00000000010d83c0_0;
L_00000000010db5b0 .functor MUXZ 16, L_00000000010dbf10, L_00000000010dceb0, L_00000000010db290, C4<>;
S_0000000001061a70 .scope module, "zinv" "dff" 3 31, 4 17 0, S_00000000010618e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 16 "i_d";
    .port_info 3 /OUTPUT 16 "o_q";
P_0000000001073ca0 .param/l "WIDTH" 0 4 18, +C4<000000000000000000000000000000000000000000000000000000000000010000>;
v0000000001078df0_0 .net "i_clk", 0 0, o0000000001083048;  alias, 0 drivers
v0000000001009ac0_0 .net "i_d", 15 0, L_00000000010db5b0;  alias, 1 drivers
v00000000010d7420_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v00000000010d88c0_0 .net "o_q", 15 0, v00000000010d83c0_0;  alias, 1 drivers
v00000000010d83c0_0 .var/s "q", 15 0;
S_0000000001022b60 .scope generate, "genblk3" "genblk3" 2 65, 2 65 0, S_0000000001054b30;
 .timescale 0 0;
S_0000000001022cf0 .scope module, "dec_cnt" "counter_mod2" 2 73, 5 20 0, S_0000000001022b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 1 "i_ld";
    .port_info 4 /INPUT 1 "i_up";
    .port_info 5 /INPUT 5 "i_data";
    .port_info 6 /OUTPUT 5 "o_data";
P_0000000001049e20 .param/l "STEP" 0 5 22, +C4<00000000000000000000000000000001>;
P_0000000001049e58 .param/l "WIDTH" 0 5 21, +C4<00000000000000000000000000000101>;
v00000000010d8a00_0 .net "i_clk", 0 0, o0000000001083048;  alias, 0 drivers
o0000000001083bb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000010d7b00_0 .net "i_data", 4 0, o0000000001083bb8;  0 drivers
v00000000010d7d80_0 .net "i_en", 0 0, o0000000001083318;  alias, 0 drivers
L_0000000001110238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010d74c0_0 .net "i_ld", 0 0, L_0000000001110238;  1 drivers
v00000000010d7f60_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
L_0000000001110280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000010d7c40_0 .net "i_up", 0 0, L_0000000001110280;  1 drivers
v00000000010d7ce0_0 .var "next", 4 0;
v00000000010d8d20_0 .net "o_data", 4 0, v00000000010d7ce0_0;  alias, 1 drivers
S_0000000001022e80 .scope generate, "genblk4[0]" "genblk4[0]" 2 93, 2 93 0, S_0000000001054b30;
 .timescale 0 0;
P_0000000001073ee0 .param/l "j" 0 2 93, +C4<00>;
S_00000000010d9160 .scope module, "comb" "cic_comb" 2 97, 6 1 0, S_0000000001022e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 16 "i_data";
    .port_info 4 /OUTPUT 16 "o_data";
P_0000000001073c20 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000000000000000000000000000000000000010000>;
v00000000010d7ba0_0 .var/s "delay", 15 0;
v00000000010d7600_0 .net "i_clk", 0 0, L_00000000010dccd0;  alias, 1 drivers
v00000000010d7e20_0 .net "i_data", 15 0, L_00000000010dcc30;  alias, 1 drivers
v00000000010d7ec0_0 .net "i_en", 0 0, o0000000001083318;  alias, 0 drivers
v00000000010d8000_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v00000000010d8960_0 .var "o_data", 15 0;
E_00000000010737a0 .event posedge, v00000000010d7600_0;
S_00000000010d92f0 .scope generate, "genblk4[1]" "genblk4[1]" 2 93, 2 93 0, S_0000000001054b30;
 .timescale 0 0;
P_0000000001073f20 .param/l "j" 0 2 93, +C4<01>;
S_00000000010d9480 .scope module, "comb" "cic_comb" 2 97, 6 1 0, S_00000000010d92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 16 "i_data";
    .port_info 4 /OUTPUT 16 "o_data";
P_00000000010731a0 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000000000000000000000000000000000000010000>;
v00000000010d80a0_0 .var/s "delay", 15 0;
v00000000010d8c80_0 .net "i_clk", 0 0, L_00000000010dccd0;  alias, 1 drivers
v00000000010d8140_0 .net "i_data", 15 0, v00000000010d8960_0;  alias, 1 drivers
v00000000010d81e0_0 .net "i_en", 0 0, o0000000001083318;  alias, 0 drivers
v00000000010d72e0_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v00000000010d8be0_0 .var "o_data", 15 0;
S_00000000010d9610 .scope generate, "genblk4[2]" "genblk4[2]" 2 93, 2 93 0, S_0000000001054b30;
 .timescale 0 0;
P_0000000001073260 .param/l "j" 0 2 93, +C4<010>;
S_00000000010dac80 .scope module, "comb" "cic_comb" 2 97, 6 1 0, S_00000000010d9610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_rst";
    .port_info 3 /INPUT 16 "i_data";
    .port_info 4 /OUTPUT 16 "o_data";
P_0000000001073060 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000000000000000000000000000000000000010000>;
v00000000010d8280_0 .var/s "delay", 15 0;
v00000000010d8320_0 .net "i_clk", 0 0, L_00000000010dccd0;  alias, 1 drivers
v00000000010d8500_0 .net "i_data", 15 0, v00000000010d8be0_0;  alias, 1 drivers
v00000000010d85a0_0 .net "i_en", 0 0, o0000000001083318;  alias, 0 drivers
v00000000010d86e0_0 .net "i_rst", 0 0, o00000000010830a8;  alias, 0 drivers
v00000000010d8780_0 .var "o_data", 15 0;
    .scope S_000000000105cda0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010783f0_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000105cda0;
T_1 ;
    %wait E_0000000001073b20;
    %load/vec4 v0000000001077130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010783f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001078490_0;
    %assign/vec4 v00000000010783f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000100e450;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001077f90_0, 0;
    %end;
    .thread T_2;
    .scope S_000000000100e450;
T_3 ;
    %wait E_0000000001073b20;
    %load/vec4 v0000000001077ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001077f90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010779f0_0;
    %assign/vec4 v0000000001077f90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001061a70;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010d83c0_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000001061a70;
T_5 ;
    %wait E_0000000001073b20;
    %load/vec4 v00000000010d7420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010d83c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001009ac0_0;
    %assign/vec4 v00000000010d83c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001022cf0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000010d7ce0_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0000000001022cf0;
T_7 ;
    %wait E_0000000001073b20;
    %load/vec4 v00000000010d7d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000010d7f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000010d7ce0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000010d74c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000000010d7b00_0;
    %assign/vec4 v00000000010d7ce0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000000010d7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v00000000010d7ce0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 5;
    %assign/vec4 v00000000010d7ce0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000000010d7ce0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 5;
    %assign/vec4 v00000000010d7ce0_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000010d9160;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010d7ba0_0, 0;
    %end;
    .thread T_8;
    .scope S_00000000010d9160;
T_9 ;
    %wait E_00000000010737a0;
    %load/vec4 v00000000010d7ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000010d8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010d7ba0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000000010d7e20_0;
    %load/vec4 v00000000010d7ba0_0;
    %sub;
    %assign/vec4 v00000000010d8960_0, 0;
    %load/vec4 v00000000010d7e20_0;
    %assign/vec4 v00000000010d7ba0_0, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000010d9480;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010d80a0_0, 0;
    %end;
    .thread T_10;
    .scope S_00000000010d9480;
T_11 ;
    %wait E_00000000010737a0;
    %load/vec4 v00000000010d81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000010d72e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010d80a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000000010d8140_0;
    %load/vec4 v00000000010d80a0_0;
    %sub;
    %assign/vec4 v00000000010d8be0_0, 0;
    %load/vec4 v00000000010d8140_0;
    %assign/vec4 v00000000010d80a0_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000010dac80;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010d8280_0, 0;
    %end;
    .thread T_12;
    .scope S_00000000010dac80;
T_13 ;
    %wait E_00000000010737a0;
    %load/vec4 v00000000010d85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000010d86e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010d8280_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000010d8500_0;
    %load/vec4 v00000000010d8280_0;
    %sub;
    %assign/vec4 v00000000010d8780_0, 0;
    %load/vec4 v00000000010d8500_0;
    %assign/vec4 v00000000010d8280_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000001054b30;
T_14 ;
    %wait E_00000000010737a0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000010dbe70, 4;
    %pad/u 17;
    %assign/vec4 v00000000010dc9b0_0, 0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cic.v";
    "./../int/int.v";
    "./../dff/dff.v";
    "./../counter_mod2/counter_mod2.v";
    "./cic_comb.v";
