// Seed: 4239133598
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output tri id_2,
    input supply1 id_3
);
  assign id_0 = id_3 - id_3;
  assign module_1.id_10 = 0;
  wire id_5 = id_3;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output logic id_4,
    input supply0 id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8,
    output tri id_9,
    input wand id_10,
    output tri1 id_11
);
  final begin : LABEL_0
    id_4 <= id_7 > 1;
  end
  module_0 modCall_1 (
      id_9,
      id_0,
      id_9,
      id_5
  );
endmodule
