// Seed: 2117057994
module module_0;
  initial begin : LABEL_0
    id_1 -= id_1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output logic id_2,
    input uwire id_3,
    input logic id_4
);
  wand id_6 = -1;
  assign id_2 = 1;
  final begin : LABEL_0
    if (id_0) begin : LABEL_0
      id_2 <= -1;
      @(posedge id_4) id_2 <= id_6 ? -1 : 1;
    end
    id_2 = -1;
    id_2 <= 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  assign id_1 = id_1;
  generate
    wire id_2, id_3;
    initial id_1 = id_2;
  endgenerate
  module_0 modCall_1 ();
endmodule
