PASS 0
PASS 1 - name gt_ini gt_fni: input list
 -5					link count = 0
 IB1					link count = 1
 QB1        ARN  ARITH:	IB1,		link count = 3
 QB1_0      ARN   OUTW:	QB1,		link count = 5
 QB2					link count = 5
 QB2_0      ARN   OUTW:	-5,		link count = 6
 QX0					link count = 6
 QX0.0      ARN   GATE:	IB1,		link count = 7
 QX0.0_0     OR   OUTX:	 QX0.0,		link count = 10
 iClock					link count = 10
 link count = 10
PASS 2 - symbol table: name inputs outputs delay-references
 -5        -1   1
 IB1       -1   2
 QB1        1   1
 QB1_0      1   0
 QB2@	 -5
 QB2_0      1   0
 QX0        0   1
 QX0.0      1   1
 QX0.0_0    1   1
 iClock    -1   0
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 -5      NCONST  ARITH:	QB2_0,
 IB1       INPW  ARITH:	QB1,	QX0.0,
 QB1        ARN  ARITH:	0x0()	QB1_0,
 QB1_0      ARN   OUTW:	0x0()	0x101
 QB2      ALIAS  ARITH:	-5
 QB2_0      ARN   OUTW:	0x0()	0x101
 QX0       INPB   OUTW:	0x01
 QX0.0      ARN   GATE:	0x0()	QX0.0_0,
 QX0.0_0     OR   OUTX:	QX0	0x01
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    =	-5:	0000 inputs
	    [	IB1:	0000 inputs
	    +	QB1:	1 inputs
	    +	QB1_0:	1 inputs
	    +	QB2_0:	1 inputs
	    ]	QX0:	0000 inputs
	    +	QX0.0:	1 inputs
	    |	QX0.0_0:	1 inputs
== Pass 4:
-5:	-5	QB2_0 0 ==>> -5
IB1:	0	QB1 0 ==>> -1	QX0.0 +1 ==>> -1
QB1:	-1	QB1_0 0 ==>> -1
QX0.0:	-1
== Init complete =======
