static int F_1 ( struct V_1 T_1 * V_2 ,\r\nconst struct V_3 * V_4 )\r\n{\r\nint V_5 = 0 ;\r\nV_5 += F_2 ( V_2 , V_4 , F_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nV_5 += F_2 ( & V_2 -> V_8 , & V_4 -> V_6 . V_7 ,\r\nsizeof( struct V_3 ) -\r\nF_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_4 ( struct V_3 * V_4 ,\r\nconst struct V_1 T_1 * V_2 ,\r\nunsigned V_9 )\r\n{\r\nint V_5 = 0 ;\r\nV_5 += F_5 ( V_4 , V_2 , F_3 ( struct V_3 , V_6 . V_7 ) ) ;\r\nV_5 += F_5 ( & V_4 -> V_6 . V_7 , & V_2 -> V_8 ,\r\nsizeof( struct V_3 ) -\r\nF_3 ( struct V_3 , V_6 . V_7 ) +\r\nV_9 ) ;\r\nreturn V_5 ;\r\n}\r\nstruct V_10 * F_6 ( struct V_3 * V_4 )\r\n{\r\nstruct V_11 * V_12 ;\r\nstruct V_10 * V_5 ;\r\nunsigned long V_13 ;\r\nF_7 () ;\r\nif ( ! V_14 -> V_15 . V_16 ) {\r\nF_8 ( L_1 ) ;\r\nF_9 ( V_17 ) ;\r\n}\r\nF_10 ( V_4 -> V_6 . V_18 , V_19 , V_20 | V_14 -> V_15 . V_21 ) ;\r\nV_13 = F_1 ( & V_14 -> V_15 . V_16 -> V_4 , V_4 ) ;\r\nV_13 += F_11 ( V_14 -> V_15 . V_22 , & V_14 -> V_15 . V_16 -> V_22 ) ;\r\nif ( V_13 ) {\r\nF_8 ( L_2 ) ;\r\nF_9 ( V_17 ) ;\r\n}\r\nV_12 = & F_12 ( V_23 , F_13 () ) ;\r\nV_14 -> V_15 . V_24 = V_14 -> V_15 . V_25 ;\r\nV_14 -> V_15 . V_26 = V_27 ;\r\nF_14 ( V_12 , & V_14 -> V_15 ) ;\r\nV_14 -> V_15 . V_25 = 0 ;\r\nF_15 () ;\r\nV_5 = V_28 -> V_29 ;\r\nV_5 -> V_30 = V_14 -> V_15 . V_31 ;\r\nF_16 ( V_5 , V_14 -> V_15 . V_32 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic void F_17 ( struct V_33 * V_34 )\r\n{\r\nT_2 * V_35 ;\r\nT_3 * V_36 ;\r\nT_4 * V_37 ;\r\nT_5 * V_38 ;\r\nT_6 * V_39 ;\r\nint V_40 ;\r\nV_35 = F_18 ( V_34 , 0xA0000 ) ;\r\nif ( F_19 ( V_35 ) )\r\ngoto V_41;\r\nV_36 = F_20 ( V_35 , 0xA0000 ) ;\r\nif ( F_21 ( V_36 ) )\r\ngoto V_41;\r\nV_37 = F_22 ( V_36 , 0xA0000 ) ;\r\nF_23 ( V_34 , V_37 ) ;\r\nif ( F_24 ( V_37 ) )\r\ngoto V_41;\r\nV_38 = F_25 ( V_34 , V_37 , 0xA0000 , & V_39 ) ;\r\nfor ( V_40 = 0 ; V_40 < 32 ; V_40 ++ ) {\r\nif ( F_26 ( * V_38 ) )\r\nF_27 ( V_38 , F_28 ( * V_38 ) ) ;\r\nV_38 ++ ;\r\n}\r\nF_29 ( V_38 , V_39 ) ;\r\nV_41:\r\nF_30 () ;\r\n}\r\nint F_31 ( struct V_42 T_1 * V_43 , struct V_10 * V_4 )\r\n{\r\nstruct V_44 V_45 ;\r\nstruct V_46 * V_47 ;\r\nint V_13 , V_5 = - V_48 ;\r\nV_47 = V_14 ;\r\nif ( V_47 -> V_15 . V_25 )\r\ngoto V_41;\r\nV_13 = F_4 ( & V_45 . V_4 , & V_43 -> V_4 ,\r\nF_3 ( struct V_44 , V_49 ) -\r\nsizeof( V_45 . V_4 ) ) ;\r\nV_5 = - V_50 ;\r\nif ( V_13 )\r\ngoto V_41;\r\nmemset ( & V_45 . V_49 , 0 , ( int ) & V_45 . V_29 - ( int ) & V_45 . V_49 ) ;\r\nV_45 . V_29 = V_4 ;\r\nV_47 -> V_15 . V_16 = V_43 ;\r\nF_32 ( & V_45 , V_47 ) ;\r\nV_5 = 0 ;\r\nV_41:\r\nreturn V_5 ;\r\n}\r\nint F_33 ( unsigned long V_51 , unsigned long V_52 , struct V_10 * V_4 )\r\n{\r\nstruct V_44 V_45 ;\r\nstruct V_46 * V_47 ;\r\nint V_13 , V_5 ;\r\nstruct V_53 T_1 * V_43 ;\r\nV_47 = V_14 ;\r\nswitch ( V_51 ) {\r\ncase V_54 :\r\ncase V_55 :\r\ncase V_56 :\r\ncase V_57 :\r\nV_5 = F_34 ( V_51 , ( int ) V_52 ) ;\r\ngoto V_41;\r\ncase V_58 :\r\nV_5 = 0 ;\r\ngoto V_41;\r\n}\r\nV_5 = - V_48 ;\r\nif ( V_47 -> V_15 . V_25 )\r\ngoto V_41;\r\nV_43 = (struct V_53 T_1 * ) V_52 ;\r\nV_13 = F_4 ( & V_45 . V_4 , & V_43 -> V_4 ,\r\nF_3 ( struct V_44 , V_29 ) -\r\nsizeof( V_45 . V_4 ) ) ;\r\nV_5 = - V_50 ;\r\nif ( V_13 )\r\ngoto V_41;\r\nV_45 . V_29 = V_4 ;\r\nV_45 . V_49 . V_59 = 1 ;\r\nV_47 -> V_15 . V_16 = (struct V_42 T_1 * ) V_43 ;\r\nF_32 ( & V_45 , V_47 ) ;\r\nV_5 = 0 ;\r\nV_41:\r\nreturn V_5 ;\r\n}\r\nstatic void F_32 ( struct V_44 * V_45 , struct V_46 * V_47 )\r\n{\r\nstruct V_11 * V_12 ;\r\nV_45 -> V_4 . V_6 . V_60 = 0 ;\r\nV_45 -> V_4 . V_6 . V_61 = 0 ;\r\nV_45 -> V_4 . V_6 . V_30 = 0 ;\r\n#ifndef F_35\r\nV_45 -> V_4 . V_6 . V_62 = 0 ;\r\n#endif\r\nV_19 = V_45 -> V_4 . V_6 . V_18 ;\r\nV_45 -> V_4 . V_6 . V_18 &= V_63 ;\r\nV_45 -> V_4 . V_6 . V_18 |= V_45 -> V_29 -> V_18 & ~ V_63 ;\r\nV_45 -> V_4 . V_6 . V_18 |= V_64 ;\r\nswitch ( V_45 -> V_65 ) {\r\ncase V_66 :\r\nV_47 -> V_15 . V_21 = 0 ;\r\nbreak;\r\ncase V_67 :\r\nV_47 -> V_15 . V_21 = V_68 | V_69 ;\r\nbreak;\r\ncase V_70 :\r\nV_47 -> V_15 . V_21 = V_71 | V_68 | V_69 ;\r\nbreak;\r\ndefault:\r\nV_47 -> V_15 . V_21 = V_72 | V_71 | V_68 | V_69 ;\r\nbreak;\r\n}\r\nV_45 -> V_29 -> V_73 = V_74 ;\r\nV_47 -> V_15 . V_25 = V_47 -> V_15 . V_24 ;\r\nV_47 -> V_15 . V_31 = V_45 -> V_29 -> V_30 ;\r\nV_47 -> V_15 . V_32 = F_36 ( V_45 -> V_29 ) ;\r\nV_12 = & F_12 ( V_23 , F_13 () ) ;\r\nV_47 -> V_15 . V_24 = ( unsigned long ) & V_45 -> V_75 ;\r\nif ( V_76 )\r\nV_47 -> V_15 . V_26 = 0 ;\r\nF_14 ( V_12 , & V_47 -> V_15 ) ;\r\nF_15 () ;\r\nV_47 -> V_15 . V_22 = V_45 -> V_22 ;\r\nif ( V_45 -> V_18 & V_77 )\r\nF_17 ( V_47 -> V_34 ) ;\r\nif ( F_37 ( V_14 -> V_78 ) )\r\nF_38 ( F_39 ( 0 ) , 0 ) ;\r\n__asm__ __volatile__(\r\n"movl %0,%%esp\n\t"\r\n"movl %1,%%ebp\n\t"\r\n#ifdef F_35\r\n"mov %2, %%gs\n\t"\r\n#endif\r\n"jmp resume_userspace"\r\n:\r\n:"r" (&info->regs), "r" (task_thread_info(tsk)), "r" (0));\r\n}\r\nstatic inline void F_40 ( struct V_3 * V_79 , int V_80 )\r\n{\r\nstruct V_10 * V_29 ;\r\nV_29 = F_6 ( V_79 ) ;\r\nV_29 -> V_73 = V_80 ;\r\n__asm__ __volatile__("movl %0,%%esp\n\t"\r\n"movl %1,%%ebp\n\t"\r\n"jmp resume_userspace"\r\n: : "r" (regs32), "r" (current_thread_info()));\r\n}\r\nstatic inline void F_41 ( struct V_3 * V_4 )\r\n{\r\nV_19 |= V_20 ;\r\nif ( V_19 & V_81 )\r\nF_40 ( V_4 , V_82 ) ;\r\n}\r\nstatic inline void F_42 ( struct V_3 * V_4 )\r\n{\r\nV_19 &= ~ V_20 ;\r\n}\r\nstatic inline void F_43 ( struct V_3 * V_4 )\r\n{\r\nV_4 -> V_6 . V_18 &= ~ V_83 ;\r\n}\r\nstatic inline void F_44 ( struct V_3 * V_4 )\r\n{\r\nV_4 -> V_6 . V_18 &= ~ V_71 ;\r\n}\r\nstatic inline void F_45 ( unsigned long V_18 , struct V_3 * V_4 )\r\n{\r\nF_10 ( V_19 , V_18 , V_14 -> V_15 . V_21 ) ;\r\nF_10 ( V_4 -> V_6 . V_18 , V_18 , V_63 ) ;\r\nif ( V_18 & V_84 )\r\nF_41 ( V_4 ) ;\r\nelse\r\nF_42 ( V_4 ) ;\r\n}\r\nstatic inline void F_46 ( unsigned short V_18 , struct V_3 * V_4 )\r\n{\r\nF_10 ( V_85 , V_18 , V_14 -> V_15 . V_21 ) ;\r\nF_10 ( V_4 -> V_6 . V_18 , V_18 , V_63 ) ;\r\nif ( V_18 & V_84 )\r\nF_41 ( V_4 ) ;\r\nelse\r\nF_42 ( V_4 ) ;\r\n}\r\nstatic inline unsigned long F_47 ( struct V_3 * V_4 )\r\n{\r\nunsigned long V_18 = V_4 -> V_6 . V_18 & V_86 ;\r\nif ( V_19 & V_20 )\r\nV_18 |= V_84 ;\r\nV_18 |= V_69 ;\r\nreturn V_18 | ( V_19 & V_14 -> V_15 . V_21 ) ;\r\n}\r\nstatic inline int F_48 ( int V_87 , struct V_88 * V_89 )\r\n{\r\n__asm__ __volatile__("btl %2,%1\n\tsbbl %0,%0"\r\n:"=r" (nr)\r\n:"m" (*bitmap), "r" (nr));\r\nreturn V_87 ;\r\n}\r\nstatic void F_49 ( struct V_3 * V_4 , int V_40 ,\r\nunsigned char T_1 * V_90 , unsigned short V_91 )\r\n{\r\nunsigned long T_1 * V_92 ;\r\nunsigned long V_93 ;\r\nif ( V_4 -> V_6 . V_94 == V_95 )\r\ngoto V_96;\r\nif ( F_48 ( V_40 , & V_28 -> V_97 ) )\r\ngoto V_96;\r\nif ( V_40 == 0x21 && F_48 ( F_50 ( V_4 ) , & V_28 -> V_98 ) )\r\ngoto V_96;\r\nV_92 = ( unsigned long T_1 * ) ( V_40 << 2 ) ;\r\nif ( F_51 ( V_93 , V_92 ) )\r\ngoto V_96;\r\nif ( ( V_93 >> 16 ) == V_95 )\r\ngoto V_96;\r\nF_52 ( V_90 , V_91 , F_47 ( V_4 ) , V_96 ) ;\r\nF_52 ( V_90 , V_91 , V_4 -> V_6 . V_94 , V_96 ) ;\r\nF_52 ( V_90 , V_91 , F_53 ( V_4 ) , V_96 ) ;\r\nV_4 -> V_6 . V_94 = V_93 >> 16 ;\r\nF_54 ( V_4 ) -= 6 ;\r\nF_53 ( V_4 ) = V_93 & 0xffff ;\r\nF_43 ( V_4 ) ;\r\nF_42 ( V_4 ) ;\r\nF_44 ( V_4 ) ;\r\nreturn;\r\nV_96:\r\nF_40 ( V_4 , V_99 + ( V_40 << 8 ) ) ;\r\n}\r\nint F_55 ( struct V_3 * V_4 , long V_100 , int V_101 )\r\n{\r\nif ( V_102 . V_59 ) {\r\nif ( ( V_101 == 3 ) || ( V_101 == 1 ) ) {\r\nV_28 -> V_29 -> V_73 = V_103 + ( V_101 << 8 ) ;\r\nF_56 ( V_104 ) ;\r\nreturn 0 ;\r\n}\r\nF_49 ( V_4 , V_101 , ( unsigned char T_1 * ) ( V_4 -> V_6 . V_105 << 4 ) , F_54 ( V_4 ) ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_101 != 1 )\r\nreturn 1 ;\r\nV_14 -> V_15 . V_106 = V_101 ;\r\nV_14 -> V_15 . V_100 = V_100 ;\r\nF_57 ( V_107 , V_14 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_58 ( struct V_3 * V_4 , long V_100 )\r\n{\r\nunsigned char V_108 ;\r\nunsigned char T_1 * V_109 ;\r\nunsigned char T_1 * V_90 ;\r\nunsigned short V_110 , V_91 , V_111 ;\r\nint V_112 , V_113 ;\r\n#define F_59 \\r\nif (VMPI.vm86dbg_active && VMPI.vm86dbg_TFpendig) \\r\nnewflags |= X86_EFLAGS_TF\r\n#define F_60 do { \\r\nif (VMPI.force_return_for_pic && (VEFLAGS & (X86_EFLAGS_IF | X86_EFLAGS_VIF))) \\r\nreturn_to_32bit(regs, VM86_PICRETURN); \\r\nif (orig_flags & X86_EFLAGS_TF) \\r\nhandle_vm86_trap(regs, 0, 1); \\r\nreturn; } while (0)\r\nV_111 = * ( unsigned short * ) & V_4 -> V_6 . V_18 ;\r\nV_109 = ( unsigned char T_1 * ) ( V_4 -> V_6 . V_94 << 4 ) ;\r\nV_90 = ( unsigned char T_1 * ) ( V_4 -> V_6 . V_105 << 4 ) ;\r\nV_91 = F_54 ( V_4 ) ;\r\nV_110 = F_53 ( V_4 ) ;\r\nV_112 = 0 ;\r\nV_113 = 0 ;\r\ndo {\r\nswitch ( V_108 = F_61 ( V_109 , V_110 , V_114 ) ) {\r\ncase 0x66 : V_112 = 1 ; break;\r\ncase 0x67 : break;\r\ncase 0x2e : break;\r\ncase 0x3e : break;\r\ncase 0x26 : break;\r\ncase 0x36 : break;\r\ncase 0x65 : break;\r\ncase 0x64 : break;\r\ncase 0xf2 : break;\r\ncase 0xf3 : break;\r\ndefault: V_113 = 1 ;\r\n}\r\n} while ( ! V_113 );\r\nswitch ( V_108 ) {\r\ncase 0x9c :\r\nif ( V_112 ) {\r\nF_62 ( V_90 , V_91 , F_47 ( V_4 ) , V_114 ) ;\r\nF_54 ( V_4 ) -= 4 ;\r\n} else {\r\nF_52 ( V_90 , V_91 , F_47 ( V_4 ) , V_114 ) ;\r\nF_54 ( V_4 ) -= 2 ;\r\n}\r\nF_53 ( V_4 ) = V_110 ;\r\nF_60 ;\r\ncase 0x9d :\r\n{\r\nunsigned long V_115 ;\r\nif ( V_112 ) {\r\nV_115 = F_63 ( V_90 , V_91 , V_114 ) ;\r\nF_54 ( V_4 ) += 4 ;\r\n} else {\r\nV_115 = F_64 ( V_90 , V_91 , V_114 ) ;\r\nF_54 ( V_4 ) += 2 ;\r\n}\r\nF_53 ( V_4 ) = V_110 ;\r\nF_59 ;\r\nif ( V_112 )\r\nF_45 ( V_115 , V_4 ) ;\r\nelse\r\nF_46 ( V_115 , V_4 ) ;\r\nF_60 ;\r\n}\r\ncase 0xcd : {\r\nint V_116 = F_61 ( V_109 , V_110 , V_114 ) ;\r\nF_53 ( V_4 ) = V_110 ;\r\nif ( V_102 . V_117 ) {\r\nif ( ( 1 << ( V_116 & 7 ) ) & V_102 . V_118 [ V_116 >> 3 ] )\r\nF_40 ( V_4 , V_99 + ( V_116 << 8 ) ) ;\r\n}\r\nF_49 ( V_4 , V_116 , V_90 , V_91 ) ;\r\nreturn;\r\n}\r\ncase 0xcf :\r\n{\r\nunsigned long V_119 ;\r\nunsigned long V_120 ;\r\nunsigned long V_115 ;\r\nif ( V_112 ) {\r\nV_119 = F_63 ( V_90 , V_91 , V_114 ) ;\r\nV_120 = F_63 ( V_90 , V_91 , V_114 ) ;\r\nV_115 = F_63 ( V_90 , V_91 , V_114 ) ;\r\nF_54 ( V_4 ) += 12 ;\r\n} else {\r\nV_119 = F_64 ( V_90 , V_91 , V_114 ) ;\r\nV_120 = F_64 ( V_90 , V_91 , V_114 ) ;\r\nV_115 = F_64 ( V_90 , V_91 , V_114 ) ;\r\nF_54 ( V_4 ) += 6 ;\r\n}\r\nF_53 ( V_4 ) = V_119 ;\r\nV_4 -> V_6 . V_94 = V_120 ;\r\nF_59 ;\r\nif ( V_112 ) {\r\nF_45 ( V_115 , V_4 ) ;\r\n} else {\r\nF_46 ( V_115 , V_4 ) ;\r\n}\r\nF_60 ;\r\n}\r\ncase 0xfa :\r\nF_53 ( V_4 ) = V_110 ;\r\nF_42 ( V_4 ) ;\r\nF_60 ;\r\ncase 0xfb :\r\nF_53 ( V_4 ) = V_110 ;\r\nF_41 ( V_4 ) ;\r\nF_60 ;\r\ndefault:\r\nF_40 ( V_4 , V_121 ) ;\r\n}\r\nreturn;\r\nV_114:\r\nF_40 ( V_4 , V_121 ) ;\r\n}\r\nstatic T_7 F_65 ( int V_116 , void * V_122 )\r\n{\r\nint V_123 ;\r\nunsigned long V_18 ;\r\nF_66 ( & V_124 , V_18 ) ;\r\nV_123 = 1 << V_116 ;\r\nif ( ( V_125 & V_123 ) || ! V_126 [ V_116 ] . V_47 )\r\ngoto V_41;\r\nV_125 |= V_123 ;\r\nif ( V_126 [ V_116 ] . V_127 )\r\nF_67 ( V_126 [ V_116 ] . V_127 , V_126 [ V_116 ] . V_47 , 1 ) ;\r\nF_68 ( V_116 ) ;\r\nF_69 ( & V_124 , V_18 ) ;\r\nreturn V_128 ;\r\nV_41:\r\nF_69 ( & V_124 , V_18 ) ;\r\nreturn V_129 ;\r\n}\r\nstatic inline void F_70 ( int V_130 )\r\n{\r\nunsigned long V_18 ;\r\nF_71 ( V_130 , NULL ) ;\r\nV_126 [ V_130 ] . V_47 = NULL ;\r\nF_66 ( & V_124 , V_18 ) ;\r\nV_125 &= ~ ( 1 << V_130 ) ;\r\nF_69 ( & V_124 , V_18 ) ;\r\n}\r\nvoid F_72 ( struct V_46 * V_131 )\r\n{\r\nint V_40 ;\r\nfor ( V_40 = V_132 ; V_40 <= V_133 ; V_40 ++ )\r\nif ( V_126 [ V_40 ] . V_47 == V_131 )\r\nF_70 ( V_40 ) ;\r\n}\r\nstatic inline int F_73 ( int V_130 )\r\n{\r\nint V_134 ;\r\nunsigned long V_18 ;\r\nint V_5 = 0 ;\r\nif ( F_74 ( V_130 ) ) return 0 ;\r\nif ( V_126 [ V_130 ] . V_47 != V_14 ) return 0 ;\r\nF_66 ( & V_124 , V_18 ) ;\r\nV_134 = V_125 & ( 1 << V_130 ) ;\r\nV_125 &= ~ V_134 ;\r\nif ( V_134 ) {\r\nF_75 ( V_130 ) ;\r\nV_5 = 1 ;\r\n}\r\nF_69 ( & V_124 , V_18 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_34 ( int V_135 , int V_130 )\r\n{\r\nint V_5 ;\r\nswitch ( V_135 ) {\r\ncase V_57 : {\r\nreturn F_73 ( V_130 ) ;\r\n}\r\ncase V_56 : {\r\nreturn V_125 ;\r\n}\r\ncase V_54 : {\r\nint V_127 = V_130 >> 8 ;\r\nint V_136 = V_130 & 255 ;\r\nif ( ! F_76 ( V_137 ) ) return - V_48 ;\r\nif ( ! ( ( 1 << V_127 ) & V_138 ) ) return - V_48 ;\r\nif ( F_74 ( V_136 ) ) return - V_48 ;\r\nif ( V_126 [ V_136 ] . V_47 ) return - V_48 ;\r\nV_5 = F_77 ( V_136 , & F_65 , 0 , V_139 , NULL ) ;\r\nif ( V_5 ) return V_5 ;\r\nV_126 [ V_136 ] . V_127 = V_127 ;\r\nV_126 [ V_136 ] . V_47 = V_14 ;\r\nreturn V_136 ;\r\n}\r\ncase V_55 : {\r\nif ( F_74 ( V_130 ) ) return - V_48 ;\r\nif ( ! V_126 [ V_130 ] . V_47 ) return 0 ;\r\nif ( V_126 [ V_130 ] . V_47 != V_14 ) return - V_48 ;\r\nF_70 ( V_130 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn - V_140 ;\r\n}
