

================================================================
== Vitis HLS Report for 'mer_ori'
================================================================
* Date:           Mon Mar 21 17:50:11 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        mer_ori
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mer_ori_Pipeline_data_in_fu_102         |mer_ori_Pipeline_data_in         |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_mer_ori_Pipeline_data_out_fu_110        |mer_ori_Pipeline_data_out        |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_mer_ori_Pipeline_VITIS_LOOP_7_1_fu_117  |mer_ori_Pipeline_VITIS_LOOP_7_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mer_ori_Pipeline_copy_fu_130            |mer_ori_Pipeline_copy            |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stage          |        ?|        ?|         ?|          -|          -|     4|        no|
        | + merge_arrays  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    261|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     573|    720|    -|
|Memory           |        0|    -|     608|     16|    0|
|Multiplexer      |        -|    -|       -|    208|    -|
|Register         |        -|    -|     395|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1576|   1205|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                             |control_s_axi                    |        0|   0|  203|  182|    0|
    |grp_mer_ori_Pipeline_VITIS_LOOP_7_1_fu_117  |mer_ori_Pipeline_VITIS_LOOP_7_1  |        0|   0|  331|  355|    0|
    |grp_mer_ori_Pipeline_copy_fu_130            |mer_ori_Pipeline_copy            |        0|   0|   13|   61|    0|
    |grp_mer_ori_Pipeline_data_in_fu_102         |mer_ori_Pipeline_data_in         |        0|   0|   13|   61|    0|
    |grp_mer_ori_Pipeline_data_out_fu_110        |mer_ori_Pipeline_data_out        |        0|   0|   13|   61|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   0|  573|  720|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |A_U     |A_RAM_1WNR_AUTO_1R1W  |        0|  544|   8|    0|    16|   32|     1|          512|
    |temp_U  |temp_RAM_AUTO_1R1W    |        0|   64|   8|    0|    16|   32|     1|          512|
    +--------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total   |                      |        0|  608|  16|    0|    32|   64|     2|         1024|
    +--------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_231_p2   |         +|   0|  0|  71|          64|          64|
    |i2_fu_170_p2         |         +|   0|  0|  39|          32|          32|
    |i3_fu_175_p2         |         +|   0|  0|  39|          32|          32|
    |icmp_ln40_fu_154_p2  |      icmp|   0|  0|  16|          28|           1|
    |icmp_ln48_fu_190_p2  |      icmp|   0|  0|  16|          28|           1|
    |icmp_ln49_fu_215_p2  |      icmp|   0|  0|  16|          28|           1|
    |i2_2_fu_196_p3       |    select|   0|  0|  32|           1|          32|
    |i3_1_fu_221_p3       |    select|   0|  0|  32|           1|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 261|         214|         195|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_address0           |  25|          5|    4|         20|
    |A_ce0                |  25|          5|    1|          5|
    |A_ce1                |   9|          2|    1|          2|
    |A_ce2                |   9|          2|    1|          2|
    |A_d0                 |  14|          3|   32|         96|
    |A_we0                |  14|          3|    1|          3|
    |ap_NS_fsm            |  48|          9|    1|          9|
    |i1_1_reg_90          |   9|          2|   32|         64|
    |indvars_iv11_reg_78  |   9|          2|   64|        128|
    |temp_address0        |  14|          3|    4|         12|
    |temp_ce0             |  14|          3|    1|          3|
    |temp_we0             |   9|          2|    1|          2|
    |width_fu_66          |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 208|         43|  175|        410|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |add_ln42_reg_284                                         |  64|   0|   64|          0|
    |ap_CS_fsm                                                |   8|   0|    8|          0|
    |grp_mer_ori_Pipeline_VITIS_LOOP_7_1_fu_117_ap_start_reg  |   1|   0|    1|          0|
    |grp_mer_ori_Pipeline_copy_fu_130_ap_start_reg            |   1|   0|    1|          0|
    |grp_mer_ori_Pipeline_data_in_fu_102_ap_start_reg         |   1|   0|    1|          0|
    |grp_mer_ori_Pipeline_data_out_fu_110_ap_start_reg        |   1|   0|    1|          0|
    |i1_1_reg_90                                              |  32|   0|   32|          0|
    |i2_2_reg_269                                             |  32|   0|   32|          0|
    |i3_1_reg_278                                             |  32|   0|   32|          0|
    |i3_reg_264                                               |  32|   0|   32|          0|
    |icmp_ln49_reg_274                                        |   1|   0|    1|          0|
    |indvars_iv11_reg_78                                      |  64|   0|   64|          0|
    |sext_ln42_reg_259                                        |  63|   0|   64|          1|
    |width_2_reg_253                                          |  31|   0|   32|          1|
    |width_fu_66                                              |  32|   0|   32|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 395|   0|  397|          2|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       mer_ori|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       mer_ori|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       mer_ori|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       mer_ori|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

