from operator import xor, add
from functools import reduce
from migen import *
from migen.genlib.cdc import MultiReg


class PRBSGenerator(Module):
    def __init__(self, n_out, taps=[5, 6]):
        self.o = Signal(n_out)
        self.enable=Signal()
        # # #s

        n_state = max(taps) + 1
        state = Signal(n_state, reset=1)
        curval = [state[i] for i in range(n_state)]
        curval += [0]*(n_out - n_state)
        for i in range(n_out):
            nv = reduce(xor, [curval[tap] for tap in taps])
            curval.insert(0, nv)
            curval.pop()

        self.sync += [
            If(self.enable,
                state.eq(Cat(*curval[:n_state])),
                self.o.eq(Cat(*curval))
            )
        ]


class PRBS7Generator(PRBSGenerator):
    def __init__(self, n_out):
        PRBSGenerator.__init__(self, n_out, taps=[5, 6])


class PRBS15Generator(PRBSGenerator):
    def __init__(self, n_out):
        PRBSGenerator.__init__(self, n_out, taps=[13, 14])

class PRBS23Generator(PRBSGenerator):
    def __init__(self, n_out):
        PRBSGenerator.__init__(self, n_out, taps=[17, 22])

class PRBS31Generator(PRBSGenerator):
    def __init__(self, n_out):
        PRBSGenerator.__init__(self, n_out, taps=[27, 30])

def prbs_tb(dut):
    yield
    yield dut.enable.eq(1)
    for i in range(20):
        yield

dut=PRBS7Generator(n_out=32)
run_simulation(dut,prbs_tb(dut), vcd_name="prbs_tb.vcd")

"""
class PRBSTX(Module):
    def __init__(self, width, reverse=False):
        self.config = Signal(2)
        self.mask = Signal(width)
        self.i = Signal(width)
        self.o = Signal(width)

        # # #

        config = Signal(2)

        # generators
        self.specials += MultiReg(self.config, config)
        prbs7 = PRBS7Generator(width)
        prbs15 = PRBS15Generator(width)
        prbs23 = PRBS23Generator(width)
        prbs31 = PRBS31Generator(width)
        self.submodules += prbs7, prbs15, prbs31, prbs23

        # select
        prbs_data = Signal(width)
        self.comb += \
            If(config == 0b00,
                prbs_data.eq(prbs7.o^self.mask)
            ).Elif(config == 0b01,
                prbs_data.eq(prbs15.o^self.mask)
            ).Elif(config == 0b10,
                prbs_data.eq(prbs23.o^self.mask)
            ).Else(
                prbs_data.eq(prbs31.o^self.mask))

        # optional bits reversing
        if reverse:
            new_prbs_data = Signal(width)
            self.comb += new_prbs_data.eq(prbs_data[::-1])
            prbs_data = new_prbs_data

        self.comb += self.o.eq(prbs_data)


class PRBSChecker(Module):
    def __init__(self, n_in, taps=[5, 6]):
        self.i = Signal(n_in)
        self.errors = Signal(n_in)
        self.curr = Signal(n_in)
        self.mask = Signal(n_in)

        # # #

        n_state = max(taps) + 1
        state = Signal(n_state, reset=1)
        curval = [state[i] for i in range(n_state)]
        val = Signal()
        self.correctv = [val for _ in range(n_in)]

        for i in reversed(range(n_in)): 
            self.correctv.insert(0,reduce(xor, [curval[tap] for tap in taps]))
            curval.insert(0, self.i[i] ^ self.mask[i])
            curval.pop()
            self.correctv.pop()

        self.sync += state.eq(Cat(*curval[:n_state]))
        self.comb += [self.curr.eq(Cat(*self.correctv)) , self.errors.eq( self.curr ^ self.i)]


class PRBS7Checker(PRBSChecker):
    def __init__(self, n_out):
        PRBSChecker.__init__(self, n_out, taps=[5, 6])


class PRBS15Checker(PRBSChecker):
    def __init__(self, n_out):
        PRBSChecker.__init__(self, n_out, taps=[13, 14])

class PRBS23Checker(PRBSChecker):
    def __init__(self, n_out):
        PRBSChecker.__init__(self, n_out, taps=[17, 22])

class PRBS31Checker(PRBSChecker):
    def __init__(self, n_out):
        PRBSChecker.__init__(self, n_out, taps=[27, 30])


class PRBSRX(Module):
    def __init__(self, width, reverse=False):
        self.i = Signal(width)
        self.config = Signal(2)
        self.mask = Signal(width)
        self.bit_wise_errors = Signal(width)

        # # #

        config = Signal(2)

        # optional bits reversing
        prbs_data = self.i
        if reverse:
            new_prbs_data = Signal(width)
            self.comb += new_prbs_data.eq(prbs_data[::-1])
            prbs_data = new_prbs_data

        # checkers
        self.specials += MultiReg(self.config, config)
        prbs7 = PRBS7Checker(width)
        prbs15 = PRBS15Checker(width)
        prbs23 = PRBS23Checker(width)
        prbs31 = PRBS31Checker(width)
        self.submodules += prbs7, prbs15, prbs23, prbs31
        self.comb += [
            prbs7.i.eq(prbs_data),
            prbs15.i.eq(prbs_data),
            prbs23.i.eq(prbs_data),
            prbs31.i.eq(prbs_data),
            prbs7.mask.eq(self.mask),
            prbs15.mask.eq(self.mask),
            prbs23.mask.eq(self.mask),
            prbs31.mask.eq(self.mask),
        ]

        # errors count
        self.comb += \
            If(config == 0,
                #self.errors.eq(0)
            self.bit_wise_errors.eq(prbs7.errors)
            ).Elif(config == 0b01,
                    #self.errors.eq(self.errors + (prbs7.errors != 0)),
            self.bit_wise_errors.eq(prbs15.errors)
            ).Elif(config == 0b10,
                    #self.errors.eq(self.errors + (prbs15.errors != 0)),
            self.bit_wise_errors.eq(prbs23.errors)
            ).Elif(config == 0b11,
                    #self.errors.eq(self.errors + (prbs31.errors != 0)),
            self.bit_wise_errors.eq(prbs31.errors)
            )

"""