// Seed: 3652573243
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3 = (-1);
  wire id_4;
  assign id_3 = id_2 <-> 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd63
) (
    output tri id_0,
    output wor id_1,
    output uwire id_2,
    input wand _id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    output tri0 id_9,
    input tri0 id_10
);
  assign id_8 = id_5;
  wand id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign modCall_1.id_3 = 0;
  logic [id_3 : -1] id_13;
endmodule
