
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1632.906 ; gain = 496.516 ; free physical = 8539 ; free virtual = 16539
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1632.906 ; gain = 774.004 ; free physical = 8543 ; free virtual = 16539
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -193 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1639.934 ; gain = 7.012 ; free physical = 8536 ; free virtual = 16533

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "f83f1247".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1639.938 ; gain = 0.000 ; free physical = 8541 ; free virtual = 16526
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19993be0a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.938 ; gain = 0.004 ; free physical = 8541 ; free virtual = 16526
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: edacb55a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1639.938 ; gain = 0.004 ; free physical = 8540 ; free virtual = 16526

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 28 cells.
Phase 3 Constant Propagation | Checksum: 13306d222

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1639.938 ; gain = 0.004 ; free physical = 8538 ; free virtual = 16524

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2288 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2103 unconnected cells.
Phase 4 Sweep | Checksum: 197dff56f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1639.938 ; gain = 0.004 ; free physical = 8538 ; free virtual = 16524
Ending Logic Optimization Task | Checksum: 197dff56f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1639.938 ; gain = 0.004 ; free physical = 8538 ; free virtual = 16524
Implement Debug Cores | Checksum: 1090923e8
Logic Optimization | Checksum: fb2d812e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 131f74f5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.941 ; gain = 0.000 ; free physical = 8519 ; free virtual = 16505
Ending Power Optimization Task | Checksum: 131f74f5b

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1703.941 ; gain = 64.004 ; free physical = 8519 ; free virtual = 16505
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1703.941 ; gain = 71.035 ; free physical = 8519 ; free virtual = 16505
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1719.941 ; gain = 0.000 ; free physical = 8518 ; free virtual = 16505
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -193 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: c04eec9f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1719.957 ; gain = 0.000 ; free physical = 8502 ; free virtual = 16488

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.957 ; gain = 0.000 ; free physical = 8502 ; free virtual = 16488
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.957 ; gain = 0.000 ; free physical = 8502 ; free virtual = 16488

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 9273fe12

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1719.957 ; gain = 0.000 ; free physical = 8502 ; free virtual = 16488
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 9273fe12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8500 ; free virtual = 16486

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 9273fe12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8500 ; free virtual = 16486

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: aedaf45a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8500 ; free virtual = 16486
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e6be0de4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8500 ; free virtual = 16486

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 16d953103

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8500 ; free virtual = 16486
Phase 2.1.2.1 Place Init Design | Checksum: 164c297e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8500 ; free virtual = 16486
Phase 2.1.2 Build Placer Netlist Model | Checksum: 164c297e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8500 ; free virtual = 16486

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 164c297e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8500 ; free virtual = 16486
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 164c297e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8499 ; free virtual = 16485
Phase 2.1 Placer Initialization Core | Checksum: 164c297e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8499 ; free virtual = 16485
Phase 2 Placer Initialization | Checksum: 164c297e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1840.000 ; gain = 120.043 ; free physical = 8499 ; free virtual = 16485

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 95080291

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8486 ; free virtual = 16472

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 95080291

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8486 ; free virtual = 16472

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 13dd94922

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8478 ; free virtual = 16464

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: f53137bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8478 ; free virtual = 16464

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: f53137bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8478 ; free virtual = 16464

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 16fb16bef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8478 ; free virtual = 16464

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 173114801

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8478 ; free virtual = 16464

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1b5942a49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1b5942a49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1b5942a49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1b5942a49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480
Phase 4.6 Small Shape Detail Placement | Checksum: 1b5942a49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1b5942a49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480
Phase 4 Detail Placement | Checksum: 1b5942a49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1ce31c4d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1ce31c4d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8494 ; free virtual = 16480

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1dfe743b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.039. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1dfe743b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457
Phase 5.2.2 Post Placement Optimization | Checksum: 1dfe743b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457
Phase 5.2 Post Commit Optimization | Checksum: 1dfe743b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1dfe743b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1dfe743b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1dfe743b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457
Phase 5.5 Placer Reporting | Checksum: 1dfe743b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1b2b4722f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1b2b4722f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457
Ending Placer Task | Checksum: bb6c2416

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1872.016 ; gain = 152.059 ; free physical = 8470 ; free virtual = 16457
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1872.016 ; gain = 152.070 ; free physical = 8470 ; free virtual = 16457
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1872.016 ; gain = 0.000 ; free physical = 8467 ; free virtual = 16457
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1872.016 ; gain = 0.000 ; free physical = 8470 ; free virtual = 16457
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1872.016 ; gain = 0.000 ; free physical = 8472 ; free virtual = 16459
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1872.016 ; gain = 0.000 ; free physical = 8463 ; free virtual = 16458
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -193 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d931a5e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.059 ; gain = 63.043 ; free physical = 8189 ; free virtual = 16300

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d931a5e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.059 ; gain = 63.043 ; free physical = 8189 ; free virtual = 16300

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d931a5e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1948.047 ; gain = 76.031 ; free physical = 8156 ; free virtual = 16267
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 136352820

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8143 ; free virtual = 16254
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.16   | TNS=0      | WHS=-2.1   | THS=-36.2  |

Phase 2 Router Initialization | Checksum: 17399f194

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16252

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b25e8651

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16252

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 142f91324

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8141 ; free virtual = 16251
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.437 | TNS=-0.6   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 11098c016

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8141 ; free virtual = 16251

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: bb093601

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8141 ; free virtual = 16251
Phase 4.1.2 GlobIterForTiming | Checksum: 25f391090

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8143 ; free virtual = 16253
Phase 4.1 Global Iteration 0 | Checksum: 25f391090

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8143 ; free virtual = 16253

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ba5b4c39

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8143 ; free virtual = 16253
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0391| TNS=-0.0391| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1fd13e6d7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8143 ; free virtual = 16253

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 24bad30ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8143 ; free virtual = 16253
Phase 4.2.2 GlobIterForTiming | Checksum: 217eb7d42

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8143 ; free virtual = 16253
Phase 4.2 Global Iteration 1 | Checksum: 217eb7d42

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8143 ; free virtual = 16253

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 179083d64

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16253
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0391| TNS=-0.0391| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15849c5df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16253
Phase 4 Rip-up And Reroute | Checksum: 15849c5df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16253

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 2069bb73a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16253
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0391| TNS=-0.0391| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 2069bb73a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16253

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 2069bb73a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16253

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 14cbfdc4a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1961.906 ; gain = 89.891 ; free physical = 8142 ; free virtual = 16253
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.53  | TNS=-3.02  | WHS=-1.38  | THS=-2.63  |

Phase 7 Post Hold Fix | Checksum: 1eaee9758

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2206.891 ; gain = 334.875 ; free physical = 7883 ; free virtual = 15998

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.17831 %
  Global Horizontal Routing Utilization  = 0.211432 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
Phase 8 Route finalize | Checksum: 188946547

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2206.891 ; gain = 334.875 ; free physical = 7883 ; free virtual = 15998

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 188946547

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2206.891 ; gain = 334.875 ; free physical = 7883 ; free virtual = 15998

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15d63a81c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2206.891 ; gain = 334.875 ; free physical = 7883 ; free virtual = 15998

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 15d63a81c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2206.891 ; gain = 334.875 ; free physical = 7883 ; free virtual = 15998
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.75  | TNS=-4.28  | WHS=-1.25  | THS=-1.25  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 15d63a81c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2206.891 ; gain = 334.875 ; free physical = 7883 ; free virtual = 15998
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2206.891 ; gain = 334.875 ; free physical = 7883 ; free virtual = 15998
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 2206.891 ; gain = 334.875 ; free physical = 7883 ; free virtual = 15998
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2222.898 ; gain = 0.000 ; free physical = 7878 ; free virtual = 15998
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jun 11 21:16:07 2015...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-32257-headlight-pc/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-32257-headlight-pc/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-32257-headlight-pc/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-30003-headlight-pc/dbg_hub_CV.0/out/xsdbm.xdc:14]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-30003-headlight-pc/dbg_hub_CV.0/out/xsdbm.xdc:14]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1633.938 ; gain = 498.516 ; free physical = 8502 ; free virtual = 16538
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-32257-headlight-pc/dcp/design_1_wrapper.xdc]
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-32257-headlight-pc/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-32257-headlight-pc/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1633.938 ; gain = 0.000 ; free physical = 8499 ; free virtual = 16535
Restored from archive | CPU: 0.240000 secs | Memory: 2.575226 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1633.938 ; gain = 0.000 ; free physical = 8499 ; free virtual = 16535
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1633.938 ; gain = 794.051 ; free physical = 8503 ; free virtual = 16535
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -193 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iserdes_cm. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iserdes_cm/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iserdes_cm/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_m. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_m/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_m/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_s. This can result in corrupted data. The design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_s/CLK / design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].iserdes_s/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship ISERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [Drc 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun 11 21:16:51 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1955.164 ; gain = 321.227 ; free physical = 8143 ; free virtual = 16167
WARNING: [Vivado_Tcl 4-319] File design_1_wrapper.mmi does not exist
bdTcl: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/.Xil/Vivado-32257-headlight-pc/HWH/design_1_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Thu Jun 11 21:16:51 2015...
