#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 17 18:29:47 2025
# Process ID: 26508
# Current directory: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8752 R:\ACADAMICS\SEM 02\CIRCUIT DESIGN\nano_processor -repeated addition in same pc -all outputs\nano_processor.xpr
# Log file: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/vivado.log
# Journal file: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 871.145 ; gain = 101.078
update_compile_order -fileset sources_1
aWARNING: [Common 17-9] Error reading message records.
SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/constraint_nanop.xdc}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/synth_1

launch_runs synth_1 -jobs 9
[Sat May 17 18:34:11 2025] Launched synth_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto eb838fc844074d1a896884e11aa3cc41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_NanoProcessor_behav xil_defaultlib.tb_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal data expects 7 [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:240]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nanoprocessor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sim_1/new/Nano_Processor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_NanoProcessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto eb838fc844074d1a896884e11aa3cc41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_NanoProcessor_behav xil_defaultlib.tb_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal data expects 7 [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:240]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_nanoprocessor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sim_1/new/Nano_Processor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_NanoProcessor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto eb838fc844074d1a896884e11aa3cc41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_NanoProcessor_behav xil_defaultlib.tb_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA_Adder [cla_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2W_4B [mux_2w_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.register4 [register4_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8W_4B [mux_8w_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot tb_NanoProcessor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 951.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_NanoProcessor_behav -key {Behavioral:sim_1:Functional:tb_NanoProcessor} -tclbatch {tb_NanoProcessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 959.602 ; gain = 7.855
export_ip_user_files -of_objects  [get_files {{R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/constraint_nanop.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/constraint_nanop.xdc}}
add_files -fileset constrs_1 -norecurse C:/Users/ruzai/Desktop/constraint_nanop.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/synth_1

launch_runs synth_1 -jobs 9
[Sat May 17 19:13:54 2025] Launched synth_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 9
[Sat May 17 19:14:49 2025] Launched impl_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ruzai/Desktop/constraint_nanop.xdc]
Finished Parsing XDC File [C:/Users/ruzai/Desktop/constraint_nanop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1413.672 ; gain = 440.922
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.043 ; gain = 12.371
reset_run impl_1
launch_runs impl_1 -jobs 9
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1839.340 ; gain = 0.000
[Sat May 17 19:16:03 2025] Launched impl_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 9
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1841.504 ; gain = 0.000
[Sat May 17 19:18:43 2025] Launched impl_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.910 ; gain = 99.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:32]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
WARNING: [Synth 8-614] signal 'clk_status' is read in the process but is not in the sensitivity list [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element Clk_out_reg was removed.  [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'PC' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/PC.vhd:5' bound to instance 'PC_0' of component 'PC' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:150]
INFO: [Synth 8-638] synthesizing module 'PC' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/PC.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/PC.vhd:16]
INFO: [Synth 8-3491] module 'ROM' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/ROM.vhd:6' bound to instance 'ROM_0' of component 'ROM' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'ROM' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/ROM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/ROM.vhd:13]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:21]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:32]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (4#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (5#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:21]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd:33' bound to instance 'Add_Sub_Unit_0' of component 'Add_Sub_Unit' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:182]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd:44]
INFO: [Synth 8-3491] module 'CLA_Adder' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:34' bound to instance 'CLA_Adder_0' of component 'CLA_Adder' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'CLA_Adder' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:60]
INFO: [Synth 8-638] synthesizing module 'FA' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/FA.vhd:53]
INFO: [Synth 8-638] synthesizing module 'HA' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (6#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (7#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:68]
INFO: [Synth 8-3491] module 'FA' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:75]
INFO: [Synth 8-3491] module 'FA' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'CLA_Adder' (8#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/CLA_Adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (9#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Add_Sub_Unit.vhd:44]
INFO: [Synth 8-3491] module 'Mux_2W_4B' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_2W_4B.vhd:34' bound to instance 'Mux_2W_4B_0' of component 'Mux_2W_4B' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Mux_2W_4B' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_2W_4B.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2W_4B' (10#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_2W_4B.vhd:41]
INFO: [Synth 8-3491] module 'Reg_bank' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:34' bound to instance 'Reg_bank_0' of component 'Reg_bank' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Reg_bank' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_4_0' of component 'Decoder_3_to_8' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'register4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg0' of component 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:79]
INFO: [Synth 8-638] synthesizing module 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'register4' (12#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:42]
INFO: [Synth 8-3491] module 'register4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg1' of component 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:80]
INFO: [Synth 8-3491] module 'register4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg2' of component 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:81]
INFO: [Synth 8-3491] module 'register4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg3' of component 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:82]
INFO: [Synth 8-3491] module 'register4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg4' of component 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:83]
INFO: [Synth 8-3491] module 'register4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg5' of component 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:84]
INFO: [Synth 8-3491] module 'register4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg6' of component 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:85]
INFO: [Synth 8-3491] module 'register4' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/register4.vhd:34' bound to instance 'Reg7' of component 'register4' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Reg_bank' (13#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Reg_bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8W_4B' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:34' bound to instance 'Mux_8_A' of component 'Mux_8W_4B' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Mux_8W_4B' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_TO_1_0' of component 'Mux_8_to_1' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (14#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_TO_1_1' of component 'Mux_8_to_1' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:74]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_TO_1_2' of component 'Mux_8_to_1' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:87]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_TO_1_3' of component 'Mux_8_to_1' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Mux_8W_4B' (15#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8W_4B' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/Mux_8W_4B.vhd:34' bound to instance 'Mux_8_B' of component 'Mux_8W_4B' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:229]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'Seven_segment' of component 'LUT_16_7' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:237]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (16#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (17#1) [R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.srcs/sources_1/new/NanoProcessor.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.047 ; gain = 141.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.047 ; gain = 141.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1984.047 ; gain = 141.559
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ruzai/Desktop/constraint_nanop.xdc]
Finished Parsing XDC File [C:/Users/ruzai/Desktop/constraint_nanop.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2133.809 ; gain = 291.320
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2133.809 ; gain = 291.320
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/synth_1

launch_runs synth_1 -jobs 9
[Sat May 17 19:34:04 2025] Launched synth_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 9
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 17 19:34:52 2025] Launched impl_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/synth_1

launch_runs synth_1 -jobs 9
[Sat May 17 19:40:50 2025] Launched synth_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 9
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 17 19:41:31 2025] Launched impl_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2133.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2133.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 9
[Sat May 17 19:42:56 2025] Launched impl_1...
Run output will be captured here: R:/ACADAMICS/SEM 02/CIRCUIT DESIGN/nano_processor -repeated addition in same pc -all outputs/nano_processor.runs/impl_1/runme.log
