/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [10:0] _06_;
  wire [9:0] _07_;
  wire [9:0] _08_;
  reg [11:0] _09_;
  wire [4:0] _10_;
  reg [9:0] _11_;
  wire [19:0] _12_;
  wire [20:0] _13_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[66] ? in_data[89] : in_data[60]);
  assign celloutsig_1_3z = !(_03_ ? _02_ : _02_);
  assign celloutsig_1_6z = !(_04_ ? in_data[109] : celloutsig_1_3z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? in_data[44] : in_data[83]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[2]) & (celloutsig_1_1z[3] | celloutsig_1_1z[0]));
  assign celloutsig_0_14z = ~((in_data[13] | in_data[73]) & (in_data[83] | celloutsig_0_9z));
  assign celloutsig_0_3z = celloutsig_0_2z | ~(in_data[60]);
  assign celloutsig_0_5z = celloutsig_0_3z | ~(in_data[5]);
  assign celloutsig_1_12z = celloutsig_1_4z[12] | ~(in_data[103]);
  assign celloutsig_1_8z = celloutsig_1_4z[7] | celloutsig_1_3z;
  assign celloutsig_0_13z = celloutsig_0_1z | celloutsig_0_3z;
  assign celloutsig_0_7z = { in_data[11:9], celloutsig_0_6z } + { in_data[47:42], celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[131:115] + in_data[155:139];
  reg [9:0] _27_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 10'h000;
    else _27_ <= { _01_, _07_[8:1], celloutsig_0_17z };
  assign { _08_[9:4], _00_, _08_[2:0] } = _27_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 12'h000;
    else _09_ <= { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z };
  reg [6:0] _29_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 7'h00;
    else _29_ <= { _08_[8:4], _00_, _08_[2] };
  assign out_data[38:32] = _29_;
  reg [4:0] _30_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _30_ <= 5'h00;
    else _30_ <= in_data[157:153];
  assign { _02_, _04_, _03_, _10_[1:0] } = _30_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _11_ <= 10'h000;
    else _11_ <= { _02_, _04_, _03_, _10_[1], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z };
  reg [19:0] _32_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _32_ <= 20'h00000;
    else _32_ <= { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_15z };
  assign { _12_[19:18], _06_, _12_[6:0] } = _32_;
  reg [20:0] _33_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _33_ <= 21'h000000;
    else _33_ <= { _06_[7:0], _12_[6:5], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_17z };
  assign { _13_[20:17], _05_, _13_[15:13], _01_, _07_[8:1], _13_[3:0] } = _33_;
  assign celloutsig_0_11z = { in_data[42:41], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z } > { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_0z } > celloutsig_0_7z;
  assign celloutsig_0_2z = ! { in_data[3], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[116:112] % { 1'h1, in_data[184:182], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_4z[15:2], celloutsig_1_0z } % { 1'h1, celloutsig_1_4z[15:2] };
  assign celloutsig_0_6z = { in_data[55:53], celloutsig_0_5z } * { in_data[32:30], celloutsig_0_2z };
  assign celloutsig_0_73z = | _09_[6:4];
  assign celloutsig_0_17z = | { celloutsig_0_2z, in_data[37:11] };
  assign celloutsig_1_7z = ^ { in_data[100:98], celloutsig_1_5z };
  assign celloutsig_1_19z = ^ { celloutsig_1_1z[1:0], celloutsig_1_12z, _11_ };
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_3z) | celloutsig_0_1z);
  assign celloutsig_0_8z = ~((in_data[73] & celloutsig_0_2z) | celloutsig_0_5z);
  assign celloutsig_1_0z = ~((in_data[168] & in_data[188]) | in_data[97]);
  assign celloutsig_1_11z = ~((in_data[130] & celloutsig_1_7z) | celloutsig_1_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_6z[3] & celloutsig_0_3z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_10z = ~((in_data[79] & celloutsig_0_5z) | (celloutsig_0_8z & celloutsig_0_2z));
  assign celloutsig_0_12z = ~((celloutsig_0_7z[1] & celloutsig_0_10z) | (in_data[43] & in_data[57]));
  assign { _07_[9], _07_[0] } = { _01_, celloutsig_0_17z };
  assign _08_[3] = _00_;
  assign _10_[4:2] = { _02_, _04_, _03_ };
  assign _12_[17:7] = _06_;
  assign { _13_[16], _13_[12:4] } = { _05_, _01_, _07_[8:1] };
  assign { out_data[142:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z };
endmodule
