<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/kali/apka/3Way/3Way/impl/gwsynthesis/3Way.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/kali/apka/3Way/constr/pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/kali/apka/3Way/constr/clocks.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 15 00:38:21 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9866</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5755</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.286(MHz)</td>
<td>141.097(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.884</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_0_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>7.052</td>
</tr>
<tr>
<td>2</td>
<td>4.204</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/rd_ptr_reg_0_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>5.733</td>
</tr>
<tr>
<td>3</td>
<td>4.204</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/rd_ptr_reg_1_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>5.733</td>
</tr>
<tr>
<td>4</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_0_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>5</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_1_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>6</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_2_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>7</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_3_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>8</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_4_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>9</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_5_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>10</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_6_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>11</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_7_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>12</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_8_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>13</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_9_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>14</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_10_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>15</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_11_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>16</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_12_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>17</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_13_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>18</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_14_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>19</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_15_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>20</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_16_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>21</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_17_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>22</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_18_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>23</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_19_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>24</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_20_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
<tr>
<td>25</td>
<td>5.174</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_21_s0/CE</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>4.762</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_95_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s/DI[3]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_94_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s/DI[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_93_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s/DI[1]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_92_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s/DI[0]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>5</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_88_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_22_s/DI[0]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>6</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_86_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s/DI[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_85_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s/DI[1]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_84_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s/DI[0]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_78_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_19_s/DI[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>10</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_71_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s/DI[3]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>11</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_70_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s/DI[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>12</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_68_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s/DI[0]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>13</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_67_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s/DI[3]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>14</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_66_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s/DI[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>15</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_65_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s/DI[1]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>16</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_64_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s/DI[0]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>17</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_62_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_15_s/DI[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>18</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_61_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_15_s/DI[1]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>19</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_55_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s/DI[3]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>20</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_54_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s/DI[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>21</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_53_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s/DI[1]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>22</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_52_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s/DI[0]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>23</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_39_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_9_s/DI[3]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>24</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_23_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_5_s/DI[3]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>25</td>
<td>0.313</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_22_s0/Q</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_5_s/DI[2]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_inst/uart_tx_inst/txd_reg_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_inst/uart_tx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_inst/uart_tx_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_inst/uart_tx_inst/data_reg_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_inst/uart_tx_inst/prescale_reg_5_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uart_inst/uart_rx_inst/prescale_reg_15_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cipher_inst/block[0]_46_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cipher_inst/block[1]_15_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cipher_inst/block[4]_50_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.223</td>
<td>4.223</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cipher_inst/block[9]_23_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[3][A]</td>
<td>fifo_in_cipher/fifo_inst/n551_s0/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>98</td>
<td>R32C16[3][A]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/n551_s0/F</td>
</tr>
<tr>
<td>11.121</td>
<td>1.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/n1566_s0/I3</td>
</tr>
<tr>
<td>11.676</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/n1566_s0/F</td>
</tr>
<tr>
<td>13.156</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_0_s1/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 23.609%; route: 5.155, 73.101%; tC2Q: 0.232, 3.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/rd_ptr_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[3][A]</td>
<td>fifo_in_cipher/fifo_inst/n551_s0/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>98</td>
<td>R32C16[3][A]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/n551_s0/F</td>
</tr>
<tr>
<td>11.121</td>
<td>1.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/n1566_s0/I3</td>
</tr>
<tr>
<td>11.691</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R35C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/n1566_s0/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/rd_ptr_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>fifo_in_cipher/fifo_inst/rd_ptr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C16[0][B]</td>
<td>fifo_in_cipher/fifo_inst/rd_ptr_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 29.306%; route: 3.821, 66.647%; tC2Q: 0.232, 4.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/rd_ptr_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[3][A]</td>
<td>fifo_in_cipher/fifo_inst/n551_s0/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>98</td>
<td>R32C16[3][A]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/n551_s0/F</td>
</tr>
<tr>
<td>11.121</td>
<td>1.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/n1566_s0/I3</td>
</tr>
<tr>
<td>11.691</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R35C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/n1566_s0/F</td>
</tr>
<tr>
<td>11.836</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/rd_ptr_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>fifo_in_cipher/fifo_inst/rd_ptr_reg_1_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>fifo_in_cipher/fifo_inst/rd_ptr_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 29.306%; route: 3.821, 66.647%; tC2Q: 0.232, 4.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[0][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_0_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C12[0][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C12[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_1_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C12[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_2_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C12[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_3_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_4_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[1][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_5_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C16[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_6_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C18[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_7_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C12[0][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_8_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C12[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_9_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_10_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C18[0][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_11_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C18[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[1][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_12_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C18[1][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_13_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C20[0][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C16[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C16[1][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_14_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C16[1][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C16[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C16[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_15_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C16[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_16_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_17_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[0][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_18_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C13[0][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_19_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_20_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R20C17[2][A]</td>
<td style=" font-weight:bold;">fifo_from_cipher/fifo_inst/rd_ptr_reg_0_s2/Q</td>
</tr>
<tr>
<td>6.535</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>fifo_from_cipher/fifo_inst/full_s1266/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1269</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">fifo_from_cipher/fifo_inst/full_s1266/F</td>
</tr>
<tr>
<td>8.711</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/I0</td>
</tr>
<tr>
<td>9.281</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>96</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">fifo_in_cipher/fifo_inst/m_axis_tvalid_pipe_reg_1_s4/F</td>
</tr>
<tr>
<td>10.865</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.075</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_21_s0/CLK</td>
</tr>
<tr>
<td>16.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>fifo_in_cipher/fifo_inst/m_axis_pipe_reg[1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 23.624%; route: 3.405, 71.504%; tC2Q: 0.232, 4.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_95_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_95_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C18[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_95_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_23_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_94_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_94_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_94_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_23_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_93_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_93_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_93_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_23_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_92_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_92_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C18[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_92_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_23_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_23_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_88_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_22_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_88_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_88_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_22_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_22_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C18</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_22_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_86_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C17[0][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_86_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C17[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_86_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_21_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C17</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_85_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C17[0][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_85_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C17[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_85_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_21_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C17</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_84_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[2][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_84_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C18[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_84_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_21_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C17</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_21_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_78_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_19_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[2][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_78_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C17[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_78_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_19_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_19_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C17</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_19_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_71_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[1][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_71_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C16[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_71_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_17_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_70_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C16[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_70_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_17_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_68_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[1][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_68_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C16[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_68_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_17_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_17_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_67_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_67_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_67_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_16_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_66_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_66_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_66_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_16_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_65_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_65_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_65_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_16_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_64_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_64_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C16[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_64_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_16_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_15_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[1][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_62_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C16[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_62_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_15_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_15_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_15_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_61_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_15_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[1][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_61_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C16[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_61_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_15_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_15_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C16</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_15_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_55_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_55_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_13_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C15</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[2][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_54_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C15[2][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_54_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_13_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C15</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_53_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_53_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_53_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_13_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C15</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[1][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_52_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C15[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_52_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_13_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C15</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C14[1][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_39_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C14[1][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_39_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_9_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_9_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C14</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][B]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_23_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C13[0][B]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_23_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_5_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_5_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C13</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_22_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td style=" font-weight:bold;">fifo_in_cipher/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_22_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13</td>
<td style=" font-weight:bold;">fifo_in_cipher/fifo_inst/mem_mem_0_5_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2032</td>
<td>PLL_L[0]</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_5_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C13</td>
<td>fifo_in_cipher/fifo_inst/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/uart_tx_inst/txd_reg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/uart_tx_inst/txd_reg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/uart_tx_inst/txd_reg_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/uart_tx_inst/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/uart_tx_inst/bit_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/uart_tx_inst/bit_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/uart_tx_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/uart_tx_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/uart_tx_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/uart_tx_inst/data_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/uart_tx_inst/data_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/uart_tx_inst/data_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/uart_tx_inst/prescale_reg_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/uart_tx_inst/prescale_reg_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/uart_tx_inst/prescale_reg_5_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/uart_rx_inst/prescale_reg_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/uart_rx_inst/prescale_reg_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/uart_rx_inst/prescale_reg_15_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cipher_inst/block[0]_46_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cipher_inst/block[0]_46_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cipher_inst/block[0]_46_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cipher_inst/block[1]_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cipher_inst/block[1]_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cipher_inst/block[1]_15_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cipher_inst/block[4]_50_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cipher_inst/block[4]_50_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cipher_inst/block[4]_50_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.223</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.223</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cipher_inst/block[9]_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.818</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.092</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cipher_inst/block[9]_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.804</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.315</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cipher_inst/block[9]_23_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2032</td>
<td>new_clk</td>
<td>2.884</td>
<td>2.274</td>
</tr>
<tr>
<td>1269</td>
<td>full</td>
<td>2.884</td>
<td>1.621</td>
</tr>
<tr>
<td>116</td>
<td>s_uart_tvalid</td>
<td>6.795</td>
<td>0.707</td>
</tr>
<tr>
<td>114</td>
<td>s_uart_tready</td>
<td>6.134</td>
<td>0.999</td>
</tr>
<tr>
<td>113</td>
<td>downsize.s_axis_tvalid_reg</td>
<td>5.338</td>
<td>1.273</td>
</tr>
<tr>
<td>110</td>
<td>m_axis_tvalid_pipe_reg_0_9</td>
<td>5.338</td>
<td>1.769</td>
</tr>
<tr>
<td>107</td>
<td>downsize.s_axis_tdata_reg_87_9</td>
<td>6.134</td>
<td>2.335</td>
</tr>
<tr>
<td>107</td>
<td>m_axis_tvalid_pipe_reg_1_8</td>
<td>6.913</td>
<td>1.732</td>
</tr>
<tr>
<td>98</td>
<td>m_axis_tvalid_pipe_reg_0_7</td>
<td>2.884</td>
<td>1.854</td>
</tr>
<tr>
<td>96</td>
<td>m_axis_tvalid_pipe_reg_1_8</td>
<td>5.174</td>
<td>1.765</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C37</td>
<td>87.50%</td>
</tr>
<tr>
<td>R35C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C38</td>
<td>84.72%</td>
</tr>
<tr>
<td>R35C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R35C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R31C41</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_ports {rst_n}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_regs {my_synchronizer_instance/pipeline_0_s0 my_synchronizer_instance/pipeline_1_s0}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
