// Seed: 1940859246
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input wire id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri id_7,
    input supply0 id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    input supply0 id_12
);
  assign id_7 = id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3,
    output tri id_4,
    output logic id_5,
    input supply0 id_6,
    input wand id_7,
    input tri1 id_8,
    output supply1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_4,
      id_7,
      id_7,
      id_1,
      id_4,
      id_9,
      id_3,
      id_6,
      id_3,
      id_8,
      id_6
  );
  always id_5 <= -1;
endmodule
