<stg><name>i_relu3</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln86 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln86, label %3, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1.preheader:0  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:1  %zext_ln89 = zext i8 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader1.preheader:2  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="6">
<![CDATA[
.preheader1.preheader:3  %zext_ln89_1 = zext i6 %tmp_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:4  %add_ln89 = add i9 %zext_ln89_1, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:5  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i4 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln87 = icmp eq i4 %j_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln87, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln89_2 = zext i4 %j_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %add_ln89_1 = add i9 %zext_ln89_2, %add_ln89

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:2  %p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln89_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:3  %tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln89_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="10">
<![CDATA[
.preheader.preheader:4  %zext_ln89_3 = zext i10 %tmp_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln89_3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:5  %add_ln89_2 = add i12 %p_shl2_cast, %zext_ln89_3

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i4 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln88 = icmp eq i4 %k_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %k = add i4 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln88, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="4">
<![CDATA[
:0  %zext_ln89_4 = zext i4 %k_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln89_4"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln89_3 = add i12 %add_ln89_2, %zext_ln89_4

]]></Node>
<StgValue><ssdm name="add_ln89_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln89_5 = zext i12 %add_ln89_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89_5"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [1600 x float]* %input_r, i64 0, i64 %zext_ln89_5

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="11">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="11">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:5  %bitcast_ln89 = bitcast float %input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln89"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln89, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="32">
<![CDATA[
:7  %trunc_ln89 = trunc i32 %bitcast_ln89 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %icmp_ln89 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %icmp_ln89_1 = icmp eq i23 %trunc_ln89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = fcmp olt float %input_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln89 = or i1 %icmp_ln89_1, %icmp_ln89

]]></Node>
<StgValue><ssdm name="or_ln89"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = fcmp olt float %input_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %and_ln89 = and i1 %or_ln89, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln89"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %and_ln89, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="32">
<![CDATA[
:0  store float 0.000000e+00, float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="input_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="StgValue_68" to="i_0" fromId="68" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="br_ln86" to="i_0" fromId="7" toId="8">
</dataflow>
<dataflow id="71" from="i" to="i_0" fromId="11" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="br_ln0" to="i_0" fromId="32" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="73" from="i_0" to="icmp_ln86" fromId="8" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="icmp_ln86" fromId="74" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_78" to="empty" fromId="78" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_78" to="empty" fromId="78" toId="10">
</dataflow>
<dataflow id="82" from="i_0" to="i" fromId="8" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_83" to="i" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="icmp_ln86" to="br_ln86" fromId="9" toId="12">
</dataflow>
<dataflow id="87" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_s" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="i_0" to="tmp_s" fromId="8" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_89" to="tmp_s" fromId="89" toId="13">
</dataflow>
<dataflow id="91" from="tmp_s" to="zext_ln89" fromId="13" toId="14">
</dataflow>
<dataflow id="93" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_1" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="i_0" to="tmp_1" fromId="8" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_95" to="tmp_1" fromId="95" toId="15">
</dataflow>
<dataflow id="97" from="tmp_1" to="zext_ln89_1" fromId="15" toId="16">
</dataflow>
<dataflow id="98" from="zext_ln89_1" to="add_ln89" fromId="16" toId="17">
</dataflow>
<dataflow id="99" from="zext_ln89" to="add_ln89" fromId="14" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_100" to="j_0" fromId="100" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="br_ln87" to="j_0" fromId="18" toId="20">
</dataflow>
<dataflow id="103" from="j" to="j_0" fromId="23" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="br_ln0" to="j_0" fromId="43" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="105" from="j_0" to="icmp_ln87" fromId="20" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_106" to="icmp_ln87" fromId="106" toId="21">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="76" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_109" to="empty_28" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_109" to="empty_28" fromId="109" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_109" to="empty_28" fromId="109" toId="22">
</dataflow>
<dataflow id="113" from="j_0" to="j" fromId="20" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_114" to="j" fromId="114" toId="23">
</dataflow>
<dataflow id="116" from="icmp_ln87" to="br_ln87" fromId="21" toId="24">
</dataflow>
<dataflow id="117" from="j_0" to="zext_ln89_2" fromId="20" toId="25">
</dataflow>
<dataflow id="118" from="zext_ln89_2" to="add_ln89_1" fromId="25" toId="26">
</dataflow>
<dataflow id="119" from="add_ln89" to="add_ln89_1" fromId="17" toId="26">
</dataflow>
<dataflow id="121" from="_ssdm_op_BitConcatenate.i12.i9.i3" to="p_shl2_cast" fromId="120" toId="27">
</dataflow>
<dataflow id="122" from="add_ln89_1" to="p_shl2_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_89" to="p_shl2_cast" fromId="89" toId="27">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp_4" fromId="124" toId="28">
</dataflow>
<dataflow id="126" from="add_ln89_1" to="tmp_4" fromId="26" toId="28">
</dataflow>
<dataflow id="127" from="StgValue_95" to="tmp_4" fromId="95" toId="28">
</dataflow>
<dataflow id="128" from="tmp_4" to="zext_ln89_3" fromId="28" toId="29">
</dataflow>
<dataflow id="129" from="p_shl2_cast" to="add_ln89_2" fromId="27" toId="30">
</dataflow>
<dataflow id="130" from="zext_ln89_3" to="add_ln89_2" fromId="29" toId="30">
</dataflow>
<dataflow id="131" from="k" to="k_0" fromId="36" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="br_ln88" to="k_0" fromId="57" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="133" from="StgValue_100" to="k_0" fromId="100" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="br_ln88" to="k_0" fromId="31" toId="33">
</dataflow>
<dataflow id="135" from="k_0" to="icmp_ln88" fromId="33" toId="34">
</dataflow>
<dataflow id="136" from="StgValue_106" to="icmp_ln88" fromId="106" toId="34">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopTripCount" to="empty_29" fromId="76" toId="35">
</dataflow>
<dataflow id="138" from="StgValue_109" to="empty_29" fromId="109" toId="35">
</dataflow>
<dataflow id="139" from="StgValue_109" to="empty_29" fromId="109" toId="35">
</dataflow>
<dataflow id="140" from="StgValue_109" to="empty_29" fromId="109" toId="35">
</dataflow>
<dataflow id="141" from="k_0" to="k" fromId="33" toId="36">
</dataflow>
<dataflow id="142" from="StgValue_114" to="k" fromId="114" toId="36">
</dataflow>
<dataflow id="143" from="icmp_ln88" to="br_ln88" fromId="34" toId="37">
</dataflow>
<dataflow id="144" from="k_0" to="zext_ln89_4" fromId="33" toId="38">
</dataflow>
<dataflow id="145" from="add_ln89_2" to="add_ln89_3" fromId="30" toId="39">
</dataflow>
<dataflow id="146" from="zext_ln89_4" to="add_ln89_3" fromId="38" toId="39">
</dataflow>
<dataflow id="147" from="add_ln89_3" to="zext_ln89_5" fromId="39" toId="40">
</dataflow>
<dataflow id="148" from="input_r" to="input_addr" fromId="67" toId="41">
</dataflow>
<dataflow id="150" from="StgValue_149" to="input_addr" fromId="149" toId="41">
</dataflow>
<dataflow id="151" from="zext_ln89_5" to="input_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="152" from="input_addr" to="input_load" fromId="41" toId="42">
</dataflow>
<dataflow id="153" from="input_addr" to="input_load" fromId="41" toId="44">
</dataflow>
<dataflow id="154" from="input_load" to="bitcast_ln89" fromId="44" toId="45">
</dataflow>
<dataflow id="156" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="155" toId="46">
</dataflow>
<dataflow id="157" from="bitcast_ln89" to="tmp" fromId="45" toId="46">
</dataflow>
<dataflow id="159" from="StgValue_158" to="tmp" fromId="158" toId="46">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp" fromId="160" toId="46">
</dataflow>
<dataflow id="162" from="bitcast_ln89" to="trunc_ln89" fromId="45" toId="47">
</dataflow>
<dataflow id="163" from="tmp" to="icmp_ln89" fromId="46" toId="48">
</dataflow>
<dataflow id="165" from="StgValue_164" to="icmp_ln89" fromId="164" toId="48">
</dataflow>
<dataflow id="166" from="trunc_ln89" to="icmp_ln89_1" fromId="47" toId="49">
</dataflow>
<dataflow id="168" from="StgValue_167" to="icmp_ln89_1" fromId="167" toId="49">
</dataflow>
<dataflow id="169" from="input_load" to="tmp_5" fromId="44" toId="50">
</dataflow>
<dataflow id="171" from="StgValue_170" to="tmp_5" fromId="170" toId="50">
</dataflow>
<dataflow id="172" from="icmp_ln89_1" to="or_ln89" fromId="49" toId="51">
</dataflow>
<dataflow id="173" from="icmp_ln89" to="or_ln89" fromId="48" toId="51">
</dataflow>
<dataflow id="174" from="input_load" to="tmp_5" fromId="44" toId="52">
</dataflow>
<dataflow id="175" from="StgValue_170" to="tmp_5" fromId="170" toId="52">
</dataflow>
<dataflow id="176" from="or_ln89" to="and_ln89" fromId="51" toId="53">
</dataflow>
<dataflow id="177" from="tmp_5" to="and_ln89" fromId="52" toId="53">
</dataflow>
<dataflow id="178" from="and_ln89" to="br_ln89" fromId="53" toId="54">
</dataflow>
<dataflow id="179" from="StgValue_170" to="store_ln90" fromId="170" toId="55">
</dataflow>
<dataflow id="180" from="input_addr" to="store_ln90" fromId="41" toId="55">
</dataflow>
<dataflow id="181" from="icmp_ln86" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="182" from="icmp_ln87" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="183" from="icmp_ln88" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="184" from="and_ln89" to="StgValue_6" fromId="53" toId="6">
</dataflow>
</dataflows>


</stg>
