
---------- Begin Simulation Statistics ----------
final_tick                               128750594000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251818                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682908                       # Number of bytes of host memory used
host_op_rate                                   275569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   397.11                       # Real time elapsed on the host
host_tick_rate                              324217257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128751                       # Number of seconds simulated
sim_ticks                                128750594000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.087950                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691520                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9866866                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142538                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16342629                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434128                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134103                       # Number of indirect misses.
system.cpu.branchPred.lookups                20405458                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050671                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1046                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.287506                       # CPI: cycles per instruction
system.cpu.discardedOps                        690962                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49596915                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17142219                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9894418                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        13308193                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.776695                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        128750594                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       115442401                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       732878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          793                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1466659                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            807                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7942                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37677                       # Transaction distribution
system.membus.trans_dist::CleanEvict              473                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7942                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5403584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5403584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46754                       # Request fanout histogram
system.membus.respLayer1.occupancy          253199750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           235612000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            693083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        93887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       194101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2200443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85595392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7749184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93344576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38794                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2411328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           772579                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034131                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 771720     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    845      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             772579                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2916109000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         194619993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2006739999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18636                       # number of demand (read+write) hits
system.l2.demand_hits::total                   687025                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668389                       # number of overall hits
system.l2.overall_hits::.cpu.data               18636                       # number of overall hits
system.l2.overall_hits::total                  687025                       # number of overall hits
system.l2.demand_misses::.cpu.inst                525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46235                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46760                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               525                       # number of overall misses
system.l2.overall_misses::.cpu.data             46235                       # number of overall misses
system.l2.overall_misses::total                 46760                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4921240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4972399000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4921240000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4972399000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            64871                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               733785                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           64871                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              733785                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000785                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.712722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063724                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000785                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.712722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063724                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97445.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106439.710176                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106338.729683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97445.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106439.710176                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106338.729683                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37677                       # number of writebacks
system.l2.writebacks::total                     37677                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46754                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46754                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40599000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3996232000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4036831000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40599000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3996232000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4036831000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.712645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063716                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.712645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063716                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77479.007634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86442.396712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86341.938658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77479.007634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86442.396712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86341.938658                       # average overall mshr miss latency
system.l2.replacements                          38794                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        56210                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56210                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        56210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668504                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668504                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          163                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           163                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1889                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4098606000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4098606000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.953588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105601.514995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105601.514995                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3322366000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3322366000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.953588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85601.514995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85601.514995                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97445.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97445.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77479.007634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77479.007634                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    822634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    822634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.307116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.307116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110822.309039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110822.309039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7418                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7418                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    673866000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    673866000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.306909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.306909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90842.005932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90842.005932                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7975.892817                       # Cycle average of tags in use
system.l2.tags.total_refs                     1466442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.210190                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.469874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.880393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7910.542550                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973620                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5710                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2980208                       # Number of tag accesses
system.l2.tags.data_accesses                  2980208                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2958720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2992256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2411328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2411328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37677                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37677                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            260473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22980243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23240716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       260473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           260473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18728675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18728675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18728675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           260473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22980243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41969391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001505020500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2112                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2112                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              163583                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35595                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37677                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37677                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2337                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    756772750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  233680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1633072750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16192.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34942.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16926                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27780                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46754                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37677                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.110086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.565615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.103689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23996     60.48%     60.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11178     28.17%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2280      5.75%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          471      1.19%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          341      0.86%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          320      0.81%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          302      0.76%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          342      0.86%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          448      1.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39678                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.122633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.191917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.023669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2107     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2112                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.826231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.808919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              277     13.12%     13.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.38%     13.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1632     77.27%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      9.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2112                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2991104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2409536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2992256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2411328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        23.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  128749249000                       # Total gap between requests
system.mem_ctrls.avgGap                    1524904.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2957568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2409536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 260472.584693473356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22971295.961554944515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18714756.376191943884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        46230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37677                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13706000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1619366750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2973882886250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26156.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35028.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  78930989.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            140493780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74674215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           166212060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           98209080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10163072400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27775302000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26050500480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        64468464015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.723624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67438038750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4299100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57013455250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            142814280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75903795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           167482980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           98318700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10163072400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28035175260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25831659840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        64514427255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.080618                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  66871225250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4299100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57580268750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    128750594000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27643466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27643466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27643466                       # number of overall hits
system.cpu.icache.overall_hits::total        27643466                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668914                       # number of overall misses
system.cpu.icache.overall_misses::total        668914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17431931000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17431931000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17431931000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17431931000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28312380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28312380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28312380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28312380                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023626                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023626                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023626                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023626                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26060.048078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26060.048078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26060.048078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26060.048078                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668515                       # number of writebacks
system.cpu.icache.writebacks::total            668515                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  16094105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16094105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  16094105000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16094105000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023626                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023626                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023626                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023626                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24060.051068                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24060.051068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24060.051068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24060.051068                       # average overall mshr miss latency
system.cpu.icache.replacements                 668515                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27643466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27643466                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17431931000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17431931000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28312380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28312380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26060.048078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26060.048078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  16094105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16094105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24060.051068                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24060.051068                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.732400                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28312379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.325951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.732400                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57293673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57293673                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35642907                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35642907                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35646213                       # number of overall hits
system.cpu.dcache.overall_hits::total        35646213                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        89038                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          89038                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        89093                       # number of overall misses
system.cpu.dcache.overall_misses::total         89093                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7102236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7102236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7102236000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7102236000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731945                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731945                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735306                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002493                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79766.346953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79766.346953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79717.104599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79717.104599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56210                       # number of writebacks
system.cpu.dcache.writebacks::total             56210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24217                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        64821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        64871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64871                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5504513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5504513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5507297000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5507297000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001814                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001814                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001815                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84918.668333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84918.668333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84896.132324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84896.132324                       # average overall mshr miss latency
system.cpu.dcache.replacements                  64359                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21446496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21446496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1505288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1505288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49035.376898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49035.376898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1244133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1244133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51580.970149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51580.970149                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14196411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14196411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        58340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5596948000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5596948000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004093                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004093                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95936.715804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95936.715804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17639                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17639                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4260380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4260380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104675.069409                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104675.069409                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3306                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3306                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           55                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           55                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           50                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           50                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2784000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2784000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014877                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014877                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        55680                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        55680                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.332336                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35889248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             64871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            553.240246                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.332336                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71891811                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71891811                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 128750594000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
