#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 24 12:17:06 2024
# Process ID: 11804
# Current directory: E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1
# Command line: vivado.exe -log timer_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source timer_wrapper.tcl
# Log file: E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/timer_wrapper.vds
# Journal file: E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source timer_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file e:/vivado-library-master/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top timer_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.051 ; gain = 234.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'timer_wrapper' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/hdl/timer_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'timer' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1873]
INFO: [Synth 8-6157] synthesizing module 'timer_PmodALS_0_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_PmodALS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_PmodALS_0_0' (2#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_PmodALS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_PmodHYGRO_0_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_PmodHYGRO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_PmodHYGRO_0_0' (3#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_PmodHYGRO_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'PmodHYGRO_0' of module 'timer_PmodHYGRO_0_0' has 61 connections declared, but only 60 given [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:2499]
INFO: [Synth 8-6157] synthesizing module 'timer_PmodOLEDrgb_0_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_PmodOLEDrgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_PmodOLEDrgb_0_0' (4#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_PmodOLEDrgb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_axi_gpio_0_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_axi_gpio_0_0' (5#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_axi_gpio_1_1' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_axi_gpio_1_1' (6#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_axi_gpio_2_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_axi_gpio_2_0' (7#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_axi_timer_0_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_axi_timer_0_0' (8#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'timer_axi_timer_0_0' has 26 connections declared, but only 23 given [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:2693]
INFO: [Synth 8-6157] synthesizing module 'timer_axi_uartlite_0_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_axi_uartlite_0_0' (9#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'timer_axi_uartlite_0_0' has 22 connections declared, but only 21 given [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:2717]
INFO: [Synth 8-6157] synthesizing module 'timer_clk_wiz_0_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'timer_clk_wiz_0_0' (10#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'timer_mdm_1_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_mdm_1_0' (11#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_microblaze_0_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_microblaze_0_0' (12#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_microblaze_0_axi_intc_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_microblaze_0_axi_intc_0' (13#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_microblaze_0_axi_periph_2' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:3110]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1J7W1T2' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1J7W1T2' (14#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_Z8A5SE' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_Z8A5SE' (15#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_UXYU2F' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_UXYU2F' (16#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1NII9GF' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1NII9GF' (17#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_LI3805' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_LI3805' (18#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1VUFGDP' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1VUFGDP' (19#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1RT5NTG' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1RT5NTG' (20#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:804]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_PJ24OS' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:950]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_PJ24OS' (21#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:950]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_2DBLWH' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1096]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_2DBLWH' (22#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1096]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1D8FEIX' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1228]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1D8FEIX' (23#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1228]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_T90XBR' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1360]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_T90XBR' (24#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1360]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14CYZT9' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1726]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14CYZT9' (25#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1726]
INFO: [Synth 8-6157] synthesizing module 'timer_xbar_2' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_xbar_2' (26#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'm_axi_arprot' does not match port width (33) of module 'timer_xbar_2' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:4705]
WARNING: [Synth 8-689] width (24) of port connection 'm_axi_awprot' does not match port width (33) of module 'timer_xbar_2' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:4709]
INFO: [Synth 8-6155] done synthesizing module 'timer_microblaze_0_axi_periph_2' (27#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:3110]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_QUOL04' [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1492]
INFO: [Synth 8-6157] synthesizing module 'timer_dlmb_bram_if_cntlr_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_dlmb_bram_if_cntlr_0' (28#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_dlmb_v10_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_dlmb_v10_0' (29#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'timer_dlmb_v10_0' has 25 connections declared, but only 24 given [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1638]
INFO: [Synth 8-6157] synthesizing module 'timer_ilmb_bram_if_cntlr_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_ilmb_bram_if_cntlr_0' (30#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_ilmb_v10_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_ilmb_v10_0' (31#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'timer_ilmb_v10_0' has 25 connections declared, but only 24 given [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1684]
INFO: [Synth 8-6157] synthesizing module 'timer_lmb_bram_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_lmb_bram_0' (32#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'timer_lmb_bram_0' has 16 connections declared, but only 14 given [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1709]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_QUOL04' (33#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1492]
INFO: [Synth 8-6157] synthesizing module 'timer_microblaze_0_xlconcat_0' [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_microblaze_0_xlconcat_0/synth/timer_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (34#1) [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'timer_microblaze_0_xlconcat_0' (35#1) [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_microblaze_0_xlconcat_0/synth/timer_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'timer_rst_clk_wiz_0_100M_0' [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_rst_clk_wiz_0_100M_0' (36#1) [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/.Xil/Vivado-11804-LAPTOP-ARIBH9A2/realtime/timer_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'timer_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:3099]
INFO: [Synth 8-6155] done synthesizing module 'timer' (37#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/synth/timer.v:1873]
INFO: [Synth 8-6155] done synthesizing module 'timer_wrapper' (38#1) [E:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/hdl/timer_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_14CYZT9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_14CYZT9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_14CYZT9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_14CYZT9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_T90XBR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_T90XBR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_T90XBR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_T90XBR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1D8FEIX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1D8FEIX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1D8FEIX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1D8FEIX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2DBLWH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2DBLWH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2DBLWH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2DBLWH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_PJ24OS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_PJ24OS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_PJ24OS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_PJ24OS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1RT5NTG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1RT5NTG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1RT5NTG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1RT5NTG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1VUFGDP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1VUFGDP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1VUFGDP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1VUFGDP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_LI3805 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_LI3805 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_LI3805 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_LI3805 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1NII9GF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1NII9GF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1NII9GF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1NII9GF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_UXYU2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_UXYU2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_UXYU2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_UXYU2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_Z8A5SE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_Z8A5SE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_Z8A5SE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_Z8A5SE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1J7W1T2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1J7W1T2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1J7W1T2 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1J7W1T2 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design timer_microblaze_0_axi_periph_2 has unconnected port M10_ACLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.105 ; gain = 316.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.105 ; gain = 316.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.105 ; gain = 316.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1092.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_clk_wiz_0_0/timer_clk_wiz_0_0/timer_clk_wiz_0_0_in_context.xdc] for cell 'timer_i/clk_wiz_0'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_clk_wiz_0_0/timer_clk_wiz_0_0/timer_clk_wiz_0_0_in_context.xdc] for cell 'timer_i/clk_wiz_0'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_microblaze_0_0/timer_microblaze_0_0/timer_microblaze_0_0_in_context.xdc] for cell 'timer_i/microblaze_0'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_microblaze_0_0/timer_microblaze_0_0/timer_microblaze_0_0_in_context.xdc] for cell 'timer_i/microblaze_0'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_dlmb_v10_0/timer_dlmb_v10_0/timer_ilmb_v10_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_dlmb_v10_0/timer_dlmb_v10_0/timer_ilmb_v10_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_ilmb_v10_0/timer_ilmb_v10_0/timer_ilmb_v10_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_ilmb_v10_0/timer_ilmb_v10_0/timer_ilmb_v10_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_dlmb_bram_if_cntlr_0/timer_dlmb_bram_if_cntlr_0/timer_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_dlmb_bram_if_cntlr_0/timer_dlmb_bram_if_cntlr_0/timer_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_ilmb_bram_if_cntlr_0/timer_ilmb_bram_if_cntlr_0/timer_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_ilmb_bram_if_cntlr_0/timer_ilmb_bram_if_cntlr_0/timer_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_lmb_bram_0/timer_lmb_bram_0/timer_lmb_bram_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_lmb_bram_0/timer_lmb_bram_0/timer_lmb_bram_0_in_context.xdc] for cell 'timer_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_microblaze_0_axi_intc_0/timer_microblaze_0_axi_intc_0/timer_microblaze_0_axi_intc_0_in_context.xdc] for cell 'timer_i/microblaze_0_axi_intc'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_microblaze_0_axi_intc_0/timer_microblaze_0_axi_intc_0/timer_microblaze_0_axi_intc_0_in_context.xdc] for cell 'timer_i/microblaze_0_axi_intc'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_mdm_1_0/timer_mdm_1_0/timer_mdm_1_0_in_context.xdc] for cell 'timer_i/mdm_1'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_mdm_1_0/timer_mdm_1_0/timer_mdm_1_0_in_context.xdc] for cell 'timer_i/mdm_1'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_rst_clk_wiz_0_100M_0/timer_rst_clk_wiz_0_100M_0/timer_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'timer_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_rst_clk_wiz_0_100M_0/timer_rst_clk_wiz_0_100M_0/timer_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'timer_i/rst_clk_wiz_0_100M'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_uartlite_0_0/timer_axi_uartlite_0_0/timer_axi_uartlite_0_0_in_context.xdc] for cell 'timer_i/axi_uartlite_0'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_uartlite_0_0/timer_axi_uartlite_0_0/timer_axi_uartlite_0_0_in_context.xdc] for cell 'timer_i/axi_uartlite_0'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_PmodOLEDrgb_0_0/timer_PmodOLEDrgb_0_0/timer_PmodOLEDrgb_0_0_in_context.xdc] for cell 'timer_i/PmodOLEDrgb_0'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_PmodOLEDrgb_0_0/timer_PmodOLEDrgb_0_0/timer_PmodOLEDrgb_0_0_in_context.xdc] for cell 'timer_i/PmodOLEDrgb_0'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_PmodHYGRO_0_0/timer_PmodHYGRO_0_0/timer_PmodHYGRO_0_0_in_context.xdc] for cell 'timer_i/PmodHYGRO_0'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_PmodHYGRO_0_0/timer_PmodHYGRO_0_0/timer_PmodHYGRO_0_0_in_context.xdc] for cell 'timer_i/PmodHYGRO_0'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_PmodALS_0_0/timer_PmodALS_0_0/timer_PmodALS_0_0_in_context.xdc] for cell 'timer_i/PmodALS_0'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_PmodALS_0_0/timer_PmodALS_0_0/timer_PmodALS_0_0_in_context.xdc] for cell 'timer_i/PmodALS_0'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_timer_0_0/timer_axi_timer_0_0/timer_axi_timer_0_0_in_context.xdc] for cell 'timer_i/axi_timer_0'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_timer_0_0/timer_axi_timer_0_0/timer_axi_timer_0_0_in_context.xdc] for cell 'timer_i/axi_timer_0'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_xbar_2/timer_xbar_2/timer_xbar_2_in_context.xdc] for cell 'timer_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_xbar_2/timer_xbar_2/timer_xbar_2_in_context.xdc] for cell 'timer_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_gpio_0_0/timer_axi_gpio_0_0/timer_axi_gpio_0_1_in_context.xdc] for cell 'timer_i/axi_gpio_0'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_gpio_0_0/timer_axi_gpio_0_0/timer_axi_gpio_0_1_in_context.xdc] for cell 'timer_i/axi_gpio_0'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_gpio_1_1/timer_axi_gpio_1_1/timer_axi_gpio_1_1_in_context.xdc] for cell 'timer_i/axi_gpio_1'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_gpio_1_1/timer_axi_gpio_1_1/timer_axi_gpio_1_1_in_context.xdc] for cell 'timer_i/axi_gpio_1'
Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_gpio_2_0/timer_axi_gpio_2_0/timer_axi_gpio_2_0_in_context.xdc] for cell 'timer_i/axi_gpio_2'
Finished Parsing XDC File [e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_axi_gpio_2_0/timer_axi_gpio_2_0/timer_axi_gpio_2_0_in_context.xdc] for cell 'timer_i/axi_gpio_2'
Parsing XDC File [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1144.582 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'timer_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.773 ; gain = 381.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.773 ; gain = 381.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_clk_wiz_0_0/timer_clk_wiz_0_0/timer_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  e:/FPGA_projects/MicroBlaze/timer/timer.srcs/sources_1/bd/timer/ip/timer_clk_wiz_0_0/timer_clk_wiz_0_0/timer_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for timer_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/PmodOLEDrgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/PmodHYGRO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/PmodALS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timer_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.773 ; gain = 381.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.773 ; gain = 381.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.773 ; gain = 381.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1156.773 ; gain = 381.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1156.773 ; gain = 381.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1164.457 ; gain = 388.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1178.230 ; gain = 402.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1178.230 ; gain = 402.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1178.230 ; gain = 402.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1178.230 ; gain = 402.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1178.230 ; gain = 402.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1178.230 ; gain = 402.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |timer_xbar_2                  |         1|
|2     |timer_PmodALS_0_0             |         1|
|3     |timer_PmodHYGRO_0_0           |         1|
|4     |timer_PmodOLEDrgb_0_0         |         1|
|5     |timer_axi_gpio_0_0            |         1|
|6     |timer_axi_gpio_1_1            |         1|
|7     |timer_axi_gpio_2_0            |         1|
|8     |timer_axi_timer_0_0           |         1|
|9     |timer_axi_uartlite_0_0        |         1|
|10    |timer_clk_wiz_0_0             |         1|
|11    |timer_mdm_1_0                 |         1|
|12    |timer_microblaze_0_0          |         1|
|13    |timer_microblaze_0_axi_intc_0 |         1|
|14    |timer_rst_clk_wiz_0_100M_0    |         1|
|15    |timer_dlmb_bram_if_cntlr_0    |         1|
|16    |timer_dlmb_v10_0              |         1|
|17    |timer_ilmb_bram_if_cntlr_0    |         1|
|18    |timer_ilmb_v10_0              |         1|
|19    |timer_lmb_bram_0              |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |timer_PmodALS_0_0             |     1|
|2     |timer_PmodHYGRO_0_0           |     1|
|3     |timer_PmodOLEDrgb_0_0         |     1|
|4     |timer_axi_gpio_0_0            |     1|
|5     |timer_axi_gpio_1_1            |     1|
|6     |timer_axi_gpio_2_0            |     1|
|7     |timer_axi_timer_0_0           |     1|
|8     |timer_axi_uartlite_0_0        |     1|
|9     |timer_clk_wiz_0_0             |     1|
|10    |timer_dlmb_bram_if_cntlr_0    |     1|
|11    |timer_dlmb_v10_0              |     1|
|12    |timer_ilmb_bram_if_cntlr_0    |     1|
|13    |timer_ilmb_v10_0              |     1|
|14    |timer_lmb_bram_0              |     1|
|15    |timer_mdm_1_0                 |     1|
|16    |timer_microblaze_0_0          |     1|
|17    |timer_microblaze_0_axi_intc_0 |     1|
|18    |timer_rst_clk_wiz_0_100M_0    |     1|
|19    |timer_xbar_2                  |     1|
|20    |IBUF                          |    23|
|21    |IOBUF                         |    24|
|22    |OBUF                          |    39|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  2664|
|2     |  timer_i                     |timer                                |  2578|
|3     |    microblaze_0_axi_periph   |timer_microblaze_0_axi_periph_2      |  1262|
|4     |    microblaze_0_xlconcat     |timer_microblaze_0_xlconcat_0        |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_QUOL04 |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1178.230 ; gain = 402.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1178.230 ; gain = 337.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1178.230 ; gain = 402.574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1178.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 111 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1190.688 ; gain = 715.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.688 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1/timer_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file timer_wrapper_utilization_synth.rpt -pb timer_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 12:17:49 2024...
