#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* IB1 */
#define IB1__0__INTTYPE CYREG_PICU5_INTTYPE7
#define IB1__0__MASK 0x80u
#define IB1__0__PC CYREG_PRT5_PC7
#define IB1__0__PORT 5u
#define IB1__0__SHIFT 7
#define IB1__AG CYREG_PRT5_AG
#define IB1__AMUX CYREG_PRT5_AMUX
#define IB1__BIE CYREG_PRT5_BIE
#define IB1__BIT_MASK CYREG_PRT5_BIT_MASK
#define IB1__BYP CYREG_PRT5_BYP
#define IB1__CTL CYREG_PRT5_CTL
#define IB1__DM0 CYREG_PRT5_DM0
#define IB1__DM1 CYREG_PRT5_DM1
#define IB1__DM2 CYREG_PRT5_DM2
#define IB1__DR CYREG_PRT5_DR
#define IB1__INP_DIS CYREG_PRT5_INP_DIS
#define IB1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IB1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IB1__LCD_EN CYREG_PRT5_LCD_EN
#define IB1__MASK 0x80u
#define IB1__PORT 5u
#define IB1__PRT CYREG_PRT5_PRT
#define IB1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IB1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IB1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IB1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IB1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IB1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IB1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IB1__PS CYREG_PRT5_PS
#define IB1__SHIFT 7
#define IB1__SLW CYREG_PRT5_SLW

/* IB2 */
#define IB2__0__INTTYPE CYREG_PICU1_INTTYPE6
#define IB2__0__MASK 0x40u
#define IB2__0__PC CYREG_PRT1_PC6
#define IB2__0__PORT 1u
#define IB2__0__SHIFT 6
#define IB2__AG CYREG_PRT1_AG
#define IB2__AMUX CYREG_PRT1_AMUX
#define IB2__BIE CYREG_PRT1_BIE
#define IB2__BIT_MASK CYREG_PRT1_BIT_MASK
#define IB2__BYP CYREG_PRT1_BYP
#define IB2__CTL CYREG_PRT1_CTL
#define IB2__DM0 CYREG_PRT1_DM0
#define IB2__DM1 CYREG_PRT1_DM1
#define IB2__DM2 CYREG_PRT1_DM2
#define IB2__DR CYREG_PRT1_DR
#define IB2__INP_DIS CYREG_PRT1_INP_DIS
#define IB2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IB2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IB2__LCD_EN CYREG_PRT1_LCD_EN
#define IB2__MASK 0x40u
#define IB2__PORT 1u
#define IB2__PRT CYREG_PRT1_PRT
#define IB2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IB2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IB2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IB2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IB2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IB2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IB2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IB2__PS CYREG_PRT1_PS
#define IB2__SHIFT 6
#define IB2__SLW CYREG_PRT1_SLW

/* Rs1 */
#define Rs1__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Rs1__0__MASK 0x04u
#define Rs1__0__PC CYREG_PRT4_PC2
#define Rs1__0__PORT 4u
#define Rs1__0__SHIFT 2
#define Rs1__AG CYREG_PRT4_AG
#define Rs1__AMUX CYREG_PRT4_AMUX
#define Rs1__BIE CYREG_PRT4_BIE
#define Rs1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rs1__BYP CYREG_PRT4_BYP
#define Rs1__CTL CYREG_PRT4_CTL
#define Rs1__DM0 CYREG_PRT4_DM0
#define Rs1__DM1 CYREG_PRT4_DM1
#define Rs1__DM2 CYREG_PRT4_DM2
#define Rs1__DR CYREG_PRT4_DR
#define Rs1__INP_DIS CYREG_PRT4_INP_DIS
#define Rs1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rs1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rs1__LCD_EN CYREG_PRT4_LCD_EN
#define Rs1__MASK 0x04u
#define Rs1__PORT 4u
#define Rs1__PRT CYREG_PRT4_PRT
#define Rs1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rs1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rs1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rs1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rs1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rs1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rs1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rs1__PS CYREG_PRT4_PS
#define Rs1__SHIFT 2
#define Rs1__SLW CYREG_PRT4_SLW

/* Rs2 */
#define Rs2__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Rs2__0__MASK 0x08u
#define Rs2__0__PC CYREG_PRT4_PC3
#define Rs2__0__PORT 4u
#define Rs2__0__SHIFT 3
#define Rs2__AG CYREG_PRT4_AG
#define Rs2__AMUX CYREG_PRT4_AMUX
#define Rs2__BIE CYREG_PRT4_BIE
#define Rs2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rs2__BYP CYREG_PRT4_BYP
#define Rs2__CTL CYREG_PRT4_CTL
#define Rs2__DM0 CYREG_PRT4_DM0
#define Rs2__DM1 CYREG_PRT4_DM1
#define Rs2__DM2 CYREG_PRT4_DM2
#define Rs2__DR CYREG_PRT4_DR
#define Rs2__INP_DIS CYREG_PRT4_INP_DIS
#define Rs2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rs2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rs2__LCD_EN CYREG_PRT4_LCD_EN
#define Rs2__MASK 0x08u
#define Rs2__PORT 4u
#define Rs2__PRT CYREG_PRT4_PRT
#define Rs2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rs2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rs2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rs2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rs2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rs2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rs2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rs2__PS CYREG_PRT4_PS
#define Rs2__SHIFT 3
#define Rs2__SLW CYREG_PRT4_SLW

/* Rs3 */
#define Rs3__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Rs3__0__MASK 0x10u
#define Rs3__0__PC CYREG_PRT4_PC4
#define Rs3__0__PORT 4u
#define Rs3__0__SHIFT 4
#define Rs3__AG CYREG_PRT4_AG
#define Rs3__AMUX CYREG_PRT4_AMUX
#define Rs3__BIE CYREG_PRT4_BIE
#define Rs3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rs3__BYP CYREG_PRT4_BYP
#define Rs3__CTL CYREG_PRT4_CTL
#define Rs3__DM0 CYREG_PRT4_DM0
#define Rs3__DM1 CYREG_PRT4_DM1
#define Rs3__DM2 CYREG_PRT4_DM2
#define Rs3__DR CYREG_PRT4_DR
#define Rs3__INP_DIS CYREG_PRT4_INP_DIS
#define Rs3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rs3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rs3__LCD_EN CYREG_PRT4_LCD_EN
#define Rs3__MASK 0x10u
#define Rs3__PORT 4u
#define Rs3__PRT CYREG_PRT4_PRT
#define Rs3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rs3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rs3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rs3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rs3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rs3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rs3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rs3__PS CYREG_PRT4_PS
#define Rs3__SHIFT 4
#define Rs3__SLW CYREG_PRT4_SLW

/* Rs4 */
#define Rs4__0__INTTYPE CYREG_PICU4_INTTYPE5
#define Rs4__0__MASK 0x20u
#define Rs4__0__PC CYREG_PRT4_PC5
#define Rs4__0__PORT 4u
#define Rs4__0__SHIFT 5
#define Rs4__AG CYREG_PRT4_AG
#define Rs4__AMUX CYREG_PRT4_AMUX
#define Rs4__BIE CYREG_PRT4_BIE
#define Rs4__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rs4__BYP CYREG_PRT4_BYP
#define Rs4__CTL CYREG_PRT4_CTL
#define Rs4__DM0 CYREG_PRT4_DM0
#define Rs4__DM1 CYREG_PRT4_DM1
#define Rs4__DM2 CYREG_PRT4_DM2
#define Rs4__DR CYREG_PRT4_DR
#define Rs4__INP_DIS CYREG_PRT4_INP_DIS
#define Rs4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rs4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rs4__LCD_EN CYREG_PRT4_LCD_EN
#define Rs4__MASK 0x20u
#define Rs4__PORT 4u
#define Rs4__PRT CYREG_PRT4_PRT
#define Rs4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rs4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rs4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rs4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rs4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rs4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rs4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rs4__PS CYREG_PRT4_PS
#define Rs4__SHIFT 5
#define Rs4__SLW CYREG_PRT4_SLW

/* Rs5 */
#define Rs5__0__INTTYPE CYREG_PICU4_INTTYPE6
#define Rs5__0__MASK 0x40u
#define Rs5__0__PC CYREG_PRT4_PC6
#define Rs5__0__PORT 4u
#define Rs5__0__SHIFT 6
#define Rs5__AG CYREG_PRT4_AG
#define Rs5__AMUX CYREG_PRT4_AMUX
#define Rs5__BIE CYREG_PRT4_BIE
#define Rs5__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rs5__BYP CYREG_PRT4_BYP
#define Rs5__CTL CYREG_PRT4_CTL
#define Rs5__DM0 CYREG_PRT4_DM0
#define Rs5__DM1 CYREG_PRT4_DM1
#define Rs5__DM2 CYREG_PRT4_DM2
#define Rs5__DR CYREG_PRT4_DR
#define Rs5__INP_DIS CYREG_PRT4_INP_DIS
#define Rs5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rs5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rs5__LCD_EN CYREG_PRT4_LCD_EN
#define Rs5__MASK 0x40u
#define Rs5__PORT 4u
#define Rs5__PRT CYREG_PRT4_PRT
#define Rs5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rs5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rs5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rs5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rs5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rs5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rs5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rs5__PS CYREG_PRT4_PS
#define Rs5__SHIFT 6
#define Rs5__SLW CYREG_PRT4_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL__0__MASK 0x10u
#define SCL__0__PC CYREG_PRT12_PC4
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 4
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x10u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 4
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA__0__MASK 0x20u
#define SDA__0__PC CYREG_PRT12_PC5
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 5
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x20u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 5
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* Tag_BUART */
#define Tag_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Tag_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Tag_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Tag_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Tag_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Tag_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Tag_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Tag_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Tag_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Tag_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Tag_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define Tag_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Tag_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define Tag_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Tag_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tag_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tag_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define Tag_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Tag_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define Tag_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define Tag_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tag_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tag_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Tag_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define Tag_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define Tag_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define Tag_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Tag_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Tag_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Tag_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Tag_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Tag_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Tag_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Tag_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Tag_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define Tag_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define Tag_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Tag_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define Tag_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define Tag_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Tag_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Tag_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define Tag_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define Tag_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tag_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Tag_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Tag_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Tag_BUART_sRX_RxSts__3__MASK 0x08u
#define Tag_BUART_sRX_RxSts__3__POS 3
#define Tag_BUART_sRX_RxSts__4__MASK 0x10u
#define Tag_BUART_sRX_RxSts__4__POS 4
#define Tag_BUART_sRX_RxSts__5__MASK 0x20u
#define Tag_BUART_sRX_RxSts__5__POS 5
#define Tag_BUART_sRX_RxSts__MASK 0x38u
#define Tag_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB03_MSK
#define Tag_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Tag_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB03_ST
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define Tag_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define Tag_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Tag_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Tag_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Tag_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Tag_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Tag_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Tag_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Tag_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Tag_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define Tag_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define Tag_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Tag_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define Tag_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define Tag_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Tag_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Tag_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define Tag_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define Tag_BUART_sTX_TxSts__0__MASK 0x01u
#define Tag_BUART_sTX_TxSts__0__POS 0
#define Tag_BUART_sTX_TxSts__1__MASK 0x02u
#define Tag_BUART_sTX_TxSts__1__POS 1
#define Tag_BUART_sTX_TxSts__2__MASK 0x04u
#define Tag_BUART_sTX_TxSts__2__POS 2
#define Tag_BUART_sTX_TxSts__3__MASK 0x08u
#define Tag_BUART_sTX_TxSts__3__POS 3
#define Tag_BUART_sTX_TxSts__MASK 0x0Fu
#define Tag_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define Tag_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Tag_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST

/* Tag_IntClock */
#define Tag_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Tag_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Tag_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Tag_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Tag_IntClock__INDEX 0x02u
#define Tag_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Tag_IntClock__PM_ACT_MSK 0x04u
#define Tag_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Tag_IntClock__PM_STBY_MSK 0x04u

/* Tag_RXInternalInterrupt */
#define Tag_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Tag_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Tag_RXInternalInterrupt__INTC_MASK 0x20u
#define Tag_RXInternalInterrupt__INTC_NUMBER 5u
#define Tag_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Tag_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define Tag_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Tag_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD1_BUART */
#define LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define LCD1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LCD1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define LCD1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define LCD1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define LCD1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define LCD1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LCD1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LCD1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define LCD1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define LCD1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LCD1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LCD1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define LCD1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define LCD1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define LCD1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define LCD1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define LCD1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define LCD1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define LCD1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define LCD1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define LCD1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define LCD1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define LCD1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define LCD1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define LCD1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define LCD1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define LCD1_BUART_sRX_RxSts__3__MASK 0x08u
#define LCD1_BUART_sRX_RxSts__3__POS 3
#define LCD1_BUART_sRX_RxSts__4__MASK 0x10u
#define LCD1_BUART_sRX_RxSts__4__POS 4
#define LCD1_BUART_sRX_RxSts__5__MASK 0x20u
#define LCD1_BUART_sRX_RxSts__5__POS 5
#define LCD1_BUART_sRX_RxSts__MASK 0x38u
#define LCD1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define LCD1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define LCD1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB03_A0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB03_A1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB03_D0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB03_D1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB03_F0
#define LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB03_F1
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define LCD1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define LCD1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define LCD1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define LCD1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define LCD1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define LCD1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define LCD1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define LCD1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define LCD1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define LCD1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define LCD1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define LCD1_BUART_sTX_TxSts__0__MASK 0x01u
#define LCD1_BUART_sTX_TxSts__0__POS 0
#define LCD1_BUART_sTX_TxSts__1__MASK 0x02u
#define LCD1_BUART_sTX_TxSts__1__POS 1
#define LCD1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define LCD1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define LCD1_BUART_sTX_TxSts__2__MASK 0x04u
#define LCD1_BUART_sTX_TxSts__2__POS 2
#define LCD1_BUART_sTX_TxSts__3__MASK 0x08u
#define LCD1_BUART_sTX_TxSts__3__POS 3
#define LCD1_BUART_sTX_TxSts__MASK 0x0Fu
#define LCD1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define LCD1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define LCD1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST

/* LCD1_IntClock */
#define LCD1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define LCD1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define LCD1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define LCD1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define LCD1_IntClock__INDEX 0x01u
#define LCD1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LCD1_IntClock__PM_ACT_MSK 0x02u
#define LCD1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LCD1_IntClock__PM_STBY_MSK 0x02u

/* LCD1_RXInternalInterrupt */
#define LCD1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LCD1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LCD1_RXInternalInterrupt__INTC_MASK 0x04u
#define LCD1_RXInternalInterrupt__INTC_NUMBER 2u
#define LCD1_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define LCD1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define LCD1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LCD1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD2_BUART */
#define LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define LCD2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define LCD2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define LCD2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define LCD2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define LCD2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define LCD2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define LCD2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define LCD2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define LCD2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define LCD2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define LCD2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define LCD2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define LCD2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define LCD2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define LCD2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define LCD2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define LCD2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define LCD2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define LCD2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define LCD2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define LCD2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define LCD2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define LCD2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define LCD2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define LCD2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define LCD2_BUART_sRX_RxSts__3__MASK 0x08u
#define LCD2_BUART_sRX_RxSts__3__POS 3
#define LCD2_BUART_sRX_RxSts__4__MASK 0x10u
#define LCD2_BUART_sRX_RxSts__4__POS 4
#define LCD2_BUART_sRX_RxSts__5__MASK 0x20u
#define LCD2_BUART_sRX_RxSts__5__POS 5
#define LCD2_BUART_sRX_RxSts__MASK 0x38u
#define LCD2_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define LCD2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define LCD2_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define LCD2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define LCD2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define LCD2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define LCD2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define LCD2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define LCD2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define LCD2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define LCD2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define LCD2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define LCD2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define LCD2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define LCD2_BUART_sTX_TxSts__0__MASK 0x01u
#define LCD2_BUART_sTX_TxSts__0__POS 0
#define LCD2_BUART_sTX_TxSts__1__MASK 0x02u
#define LCD2_BUART_sTX_TxSts__1__POS 1
#define LCD2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define LCD2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define LCD2_BUART_sTX_TxSts__2__MASK 0x04u
#define LCD2_BUART_sTX_TxSts__2__POS 2
#define LCD2_BUART_sTX_TxSts__3__MASK 0x08u
#define LCD2_BUART_sTX_TxSts__3__POS 3
#define LCD2_BUART_sTX_TxSts__MASK 0x0Fu
#define LCD2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB13_MSK
#define LCD2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define LCD2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB13_ST

/* LCD2_IntClock */
#define LCD2_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define LCD2_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define LCD2_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define LCD2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define LCD2_IntClock__INDEX 0x03u
#define LCD2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LCD2_IntClock__PM_ACT_MSK 0x08u
#define LCD2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LCD2_IntClock__PM_STBY_MSK 0x08u

/* LCD2_RXInternalInterrupt */
#define LCD2_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LCD2_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LCD2_RXInternalInterrupt__INTC_MASK 0x08u
#define LCD2_RXInternalInterrupt__INTC_NUMBER 3u
#define LCD2_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define LCD2_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define LCD2_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LCD2_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_1_I2C_FF */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rx_PL */
#define Rx_PL__0__INTTYPE CYREG_PICU5_INTTYPE4
#define Rx_PL__0__MASK 0x10u
#define Rx_PL__0__PC CYREG_PRT5_PC4
#define Rx_PL__0__PORT 5u
#define Rx_PL__0__SHIFT 4
#define Rx_PL__AG CYREG_PRT5_AG
#define Rx_PL__AMUX CYREG_PRT5_AMUX
#define Rx_PL__BIE CYREG_PRT5_BIE
#define Rx_PL__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rx_PL__BYP CYREG_PRT5_BYP
#define Rx_PL__CTL CYREG_PRT5_CTL
#define Rx_PL__DM0 CYREG_PRT5_DM0
#define Rx_PL__DM1 CYREG_PRT5_DM1
#define Rx_PL__DM2 CYREG_PRT5_DM2
#define Rx_PL__DR CYREG_PRT5_DR
#define Rx_PL__INP_DIS CYREG_PRT5_INP_DIS
#define Rx_PL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rx_PL__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rx_PL__LCD_EN CYREG_PRT5_LCD_EN
#define Rx_PL__MASK 0x10u
#define Rx_PL__PORT 5u
#define Rx_PL__PRT CYREG_PRT5_PRT
#define Rx_PL__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rx_PL__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rx_PL__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rx_PL__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rx_PL__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rx_PL__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rx_PL__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rx_PL__PS CYREG_PRT5_PS
#define Rx_PL__SHIFT 4
#define Rx_PL__SLW CYREG_PRT5_SLW

/* Rx_TW */
#define Rx_TW__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Rx_TW__0__MASK 0x04u
#define Rx_TW__0__PC CYREG_PRT2_PC2
#define Rx_TW__0__PORT 2u
#define Rx_TW__0__SHIFT 2
#define Rx_TW__AG CYREG_PRT2_AG
#define Rx_TW__AMUX CYREG_PRT2_AMUX
#define Rx_TW__BIE CYREG_PRT2_BIE
#define Rx_TW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx_TW__BYP CYREG_PRT2_BYP
#define Rx_TW__CTL CYREG_PRT2_CTL
#define Rx_TW__DM0 CYREG_PRT2_DM0
#define Rx_TW__DM1 CYREG_PRT2_DM1
#define Rx_TW__DM2 CYREG_PRT2_DM2
#define Rx_TW__DR CYREG_PRT2_DR
#define Rx_TW__INP_DIS CYREG_PRT2_INP_DIS
#define Rx_TW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rx_TW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx_TW__LCD_EN CYREG_PRT2_LCD_EN
#define Rx_TW__MASK 0x04u
#define Rx_TW__PORT 2u
#define Rx_TW__PRT CYREG_PRT2_PRT
#define Rx_TW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx_TW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx_TW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx_TW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx_TW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx_TW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx_TW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx_TW__PS CYREG_PRT2_PS
#define Rx_TW__SHIFT 2
#define Rx_TW__SLW CYREG_PRT2_SLW

/* Tx_PL */
#define Tx_PL__0__INTTYPE CYREG_PICU5_INTTYPE5
#define Tx_PL__0__MASK 0x20u
#define Tx_PL__0__PC CYREG_PRT5_PC5
#define Tx_PL__0__PORT 5u
#define Tx_PL__0__SHIFT 5
#define Tx_PL__AG CYREG_PRT5_AG
#define Tx_PL__AMUX CYREG_PRT5_AMUX
#define Tx_PL__BIE CYREG_PRT5_BIE
#define Tx_PL__BIT_MASK CYREG_PRT5_BIT_MASK
#define Tx_PL__BYP CYREG_PRT5_BYP
#define Tx_PL__CTL CYREG_PRT5_CTL
#define Tx_PL__DM0 CYREG_PRT5_DM0
#define Tx_PL__DM1 CYREG_PRT5_DM1
#define Tx_PL__DM2 CYREG_PRT5_DM2
#define Tx_PL__DR CYREG_PRT5_DR
#define Tx_PL__INP_DIS CYREG_PRT5_INP_DIS
#define Tx_PL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Tx_PL__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Tx_PL__LCD_EN CYREG_PRT5_LCD_EN
#define Tx_PL__MASK 0x20u
#define Tx_PL__PORT 5u
#define Tx_PL__PRT CYREG_PRT5_PRT
#define Tx_PL__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Tx_PL__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Tx_PL__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Tx_PL__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Tx_PL__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Tx_PL__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Tx_PL__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Tx_PL__PS CYREG_PRT5_PS
#define Tx_PL__SHIFT 5
#define Tx_PL__SLW CYREG_PRT5_SLW

/* Tx_TW */
#define Tx_TW__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Tx_TW__0__MASK 0x02u
#define Tx_TW__0__PC CYREG_PRT2_PC1
#define Tx_TW__0__PORT 2u
#define Tx_TW__0__SHIFT 1
#define Tx_TW__AG CYREG_PRT2_AG
#define Tx_TW__AMUX CYREG_PRT2_AMUX
#define Tx_TW__BIE CYREG_PRT2_BIE
#define Tx_TW__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_TW__BYP CYREG_PRT2_BYP
#define Tx_TW__CTL CYREG_PRT2_CTL
#define Tx_TW__DM0 CYREG_PRT2_DM0
#define Tx_TW__DM1 CYREG_PRT2_DM1
#define Tx_TW__DM2 CYREG_PRT2_DM2
#define Tx_TW__DR CYREG_PRT2_DR
#define Tx_TW__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_TW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Tx_TW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_TW__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_TW__MASK 0x02u
#define Tx_TW__PORT 2u
#define Tx_TW__PRT CYREG_PRT2_PRT
#define Tx_TW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_TW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_TW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_TW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_TW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_TW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_TW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_TW__PS CYREG_PRT2_PS
#define Tx_TW__SHIFT 1
#define Tx_TW__SLW CYREG_PRT2_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x20000u
#define isr_1__INTC_NUMBER 17u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x40000u
#define isr_2__INTC_NUMBER 18u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x80000u
#define isr_3__INTC_NUMBER 19u
#define isr_3__INTC_PRIOR_NUM 7u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_4 */
#define isr_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_4__INTC_MASK 0x100000u
#define isr_4__INTC_NUMBER 20u
#define isr_4__INTC_PRIOR_NUM 7u
#define isr_4__INTC_PRIOR_REG CYREG_NVIC_PRI_20
#define isr_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Beagle_BUART */
#define Beagle_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Beagle_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Beagle_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Beagle_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Beagle_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Beagle_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Beagle_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Beagle_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Beagle_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Beagle_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Beagle_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define Beagle_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Beagle_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define Beagle_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Beagle_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Beagle_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Beagle_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define Beagle_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Beagle_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Beagle_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define Beagle_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Beagle_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Beagle_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Beagle_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define Beagle_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define Beagle_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define Beagle_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Beagle_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Beagle_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Beagle_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Beagle_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Beagle_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Beagle_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Beagle_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Beagle_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define Beagle_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define Beagle_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Beagle_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define Beagle_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define Beagle_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Beagle_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Beagle_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define Beagle_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define Beagle_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Beagle_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Beagle_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Beagle_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Beagle_BUART_sRX_RxSts__3__MASK 0x08u
#define Beagle_BUART_sRX_RxSts__3__POS 3
#define Beagle_BUART_sRX_RxSts__4__MASK 0x10u
#define Beagle_BUART_sRX_RxSts__4__POS 4
#define Beagle_BUART_sRX_RxSts__5__MASK 0x20u
#define Beagle_BUART_sRX_RxSts__5__POS 5
#define Beagle_BUART_sRX_RxSts__MASK 0x38u
#define Beagle_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define Beagle_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Beagle_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define Beagle_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define Beagle_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Beagle_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Beagle_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Beagle_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Beagle_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Beagle_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Beagle_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Beagle_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Beagle_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define Beagle_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define Beagle_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Beagle_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define Beagle_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define Beagle_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Beagle_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Beagle_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define Beagle_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define Beagle_BUART_sTX_TxSts__0__MASK 0x01u
#define Beagle_BUART_sTX_TxSts__0__POS 0
#define Beagle_BUART_sTX_TxSts__1__MASK 0x02u
#define Beagle_BUART_sTX_TxSts__1__POS 1
#define Beagle_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Beagle_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Beagle_BUART_sTX_TxSts__2__MASK 0x04u
#define Beagle_BUART_sTX_TxSts__2__POS 2
#define Beagle_BUART_sTX_TxSts__3__MASK 0x08u
#define Beagle_BUART_sTX_TxSts__3__POS 3
#define Beagle_BUART_sTX_TxSts__MASK 0x0Fu
#define Beagle_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define Beagle_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Beagle_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST

/* Beagle_IntClock */
#define Beagle_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Beagle_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Beagle_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Beagle_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Beagle_IntClock__INDEX 0x00u
#define Beagle_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Beagle_IntClock__PM_ACT_MSK 0x01u
#define Beagle_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Beagle_IntClock__PM_STBY_MSK 0x01u

/* Beagle_RXInternalInterrupt */
#define Beagle_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Beagle_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Beagle_RXInternalInterrupt__INTC_MASK 0x01u
#define Beagle_RXInternalInterrupt__INTC_NUMBER 0u
#define Beagle_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Beagle_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Beagle_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Beagle_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_B1 */
#define Pin_B1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_B1__0__MASK 0x20u
#define Pin_B1__0__PC CYREG_PRT2_PC5
#define Pin_B1__0__PORT 2u
#define Pin_B1__0__SHIFT 5
#define Pin_B1__AG CYREG_PRT2_AG
#define Pin_B1__AMUX CYREG_PRT2_AMUX
#define Pin_B1__BIE CYREG_PRT2_BIE
#define Pin_B1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_B1__BYP CYREG_PRT2_BYP
#define Pin_B1__CTL CYREG_PRT2_CTL
#define Pin_B1__DM0 CYREG_PRT2_DM0
#define Pin_B1__DM1 CYREG_PRT2_DM1
#define Pin_B1__DM2 CYREG_PRT2_DM2
#define Pin_B1__DR CYREG_PRT2_DR
#define Pin_B1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_B1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_B1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_B1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_B1__MASK 0x20u
#define Pin_B1__PORT 2u
#define Pin_B1__PRT CYREG_PRT2_PRT
#define Pin_B1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_B1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_B1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_B1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_B1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_B1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_B1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_B1__PS CYREG_PRT2_PS
#define Pin_B1__SHIFT 5
#define Pin_B1__SLW CYREG_PRT2_SLW

/* Pin_B2 */
#define Pin_B2__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_B2__0__MASK 0x40u
#define Pin_B2__0__PC CYREG_PRT2_PC6
#define Pin_B2__0__PORT 2u
#define Pin_B2__0__SHIFT 6
#define Pin_B2__AG CYREG_PRT2_AG
#define Pin_B2__AMUX CYREG_PRT2_AMUX
#define Pin_B2__BIE CYREG_PRT2_BIE
#define Pin_B2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_B2__BYP CYREG_PRT2_BYP
#define Pin_B2__CTL CYREG_PRT2_CTL
#define Pin_B2__DM0 CYREG_PRT2_DM0
#define Pin_B2__DM1 CYREG_PRT2_DM1
#define Pin_B2__DM2 CYREG_PRT2_DM2
#define Pin_B2__DR CYREG_PRT2_DR
#define Pin_B2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_B2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_B2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_B2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_B2__MASK 0x40u
#define Pin_B2__PORT 2u
#define Pin_B2__PRT CYREG_PRT2_PRT
#define Pin_B2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_B2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_B2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_B2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_B2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_B2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_B2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_B2__PS CYREG_PRT2_PS
#define Pin_B2__SHIFT 6
#define Pin_B2__SLW CYREG_PRT2_SLW

/* Pin_B3 */
#define Pin_B3__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_B3__0__MASK 0x80u
#define Pin_B3__0__PC CYREG_PRT2_PC7
#define Pin_B3__0__PORT 2u
#define Pin_B3__0__SHIFT 7
#define Pin_B3__AG CYREG_PRT2_AG
#define Pin_B3__AMUX CYREG_PRT2_AMUX
#define Pin_B3__BIE CYREG_PRT2_BIE
#define Pin_B3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_B3__BYP CYREG_PRT2_BYP
#define Pin_B3__CTL CYREG_PRT2_CTL
#define Pin_B3__DM0 CYREG_PRT2_DM0
#define Pin_B3__DM1 CYREG_PRT2_DM1
#define Pin_B3__DM2 CYREG_PRT2_DM2
#define Pin_B3__DR CYREG_PRT2_DR
#define Pin_B3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_B3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_B3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_B3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_B3__MASK 0x80u
#define Pin_B3__PORT 2u
#define Pin_B3__PRT CYREG_PRT2_PRT
#define Pin_B3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_B3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_B3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_B3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_B3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_B3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_B3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_B3__PS CYREG_PRT2_PS
#define Pin_B3__SHIFT 7
#define Pin_B3__SLW CYREG_PRT2_SLW

/* Pin_B4 */
#define Pin_B4__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Pin_B4__0__MASK 0x80u
#define Pin_B4__0__PC CYREG_PRT1_PC7
#define Pin_B4__0__PORT 1u
#define Pin_B4__0__SHIFT 7
#define Pin_B4__AG CYREG_PRT1_AG
#define Pin_B4__AMUX CYREG_PRT1_AMUX
#define Pin_B4__BIE CYREG_PRT1_BIE
#define Pin_B4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_B4__BYP CYREG_PRT1_BYP
#define Pin_B4__CTL CYREG_PRT1_CTL
#define Pin_B4__DM0 CYREG_PRT1_DM0
#define Pin_B4__DM1 CYREG_PRT1_DM1
#define Pin_B4__DM2 CYREG_PRT1_DM2
#define Pin_B4__DR CYREG_PRT1_DR
#define Pin_B4__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_B4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_B4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_B4__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_B4__MASK 0x80u
#define Pin_B4__PORT 1u
#define Pin_B4__PRT CYREG_PRT1_PRT
#define Pin_B4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_B4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_B4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_B4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_B4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_B4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_B4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_B4__PS CYREG_PRT1_PS
#define Pin_B4__SHIFT 7
#define Pin_B4__SLW CYREG_PRT1_SLW

/* Rx_Tag */
#define Rx_Tag__0__INTTYPE CYREG_PICU5_INTTYPE1
#define Rx_Tag__0__MASK 0x02u
#define Rx_Tag__0__PC CYREG_PRT5_PC1
#define Rx_Tag__0__PORT 5u
#define Rx_Tag__0__SHIFT 1
#define Rx_Tag__AG CYREG_PRT5_AG
#define Rx_Tag__AMUX CYREG_PRT5_AMUX
#define Rx_Tag__BIE CYREG_PRT5_BIE
#define Rx_Tag__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rx_Tag__BYP CYREG_PRT5_BYP
#define Rx_Tag__CTL CYREG_PRT5_CTL
#define Rx_Tag__DM0 CYREG_PRT5_DM0
#define Rx_Tag__DM1 CYREG_PRT5_DM1
#define Rx_Tag__DM2 CYREG_PRT5_DM2
#define Rx_Tag__DR CYREG_PRT5_DR
#define Rx_Tag__INP_DIS CYREG_PRT5_INP_DIS
#define Rx_Tag__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rx_Tag__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rx_Tag__LCD_EN CYREG_PRT5_LCD_EN
#define Rx_Tag__MASK 0x02u
#define Rx_Tag__PORT 5u
#define Rx_Tag__PRT CYREG_PRT5_PRT
#define Rx_Tag__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rx_Tag__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rx_Tag__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rx_Tag__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rx_Tag__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rx_Tag__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rx_Tag__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rx_Tag__PS CYREG_PRT5_PS
#define Rx_Tag__SHIFT 1
#define Rx_Tag__SLW CYREG_PRT5_SLW

/* Tx_Tag */
#define Tx_Tag__0__INTTYPE CYREG_PICU5_INTTYPE2
#define Tx_Tag__0__MASK 0x04u
#define Tx_Tag__0__PC CYREG_PRT5_PC2
#define Tx_Tag__0__PORT 5u
#define Tx_Tag__0__SHIFT 2
#define Tx_Tag__AG CYREG_PRT5_AG
#define Tx_Tag__AMUX CYREG_PRT5_AMUX
#define Tx_Tag__BIE CYREG_PRT5_BIE
#define Tx_Tag__BIT_MASK CYREG_PRT5_BIT_MASK
#define Tx_Tag__BYP CYREG_PRT5_BYP
#define Tx_Tag__CTL CYREG_PRT5_CTL
#define Tx_Tag__DM0 CYREG_PRT5_DM0
#define Tx_Tag__DM1 CYREG_PRT5_DM1
#define Tx_Tag__DM2 CYREG_PRT5_DM2
#define Tx_Tag__DR CYREG_PRT5_DR
#define Tx_Tag__INP_DIS CYREG_PRT5_INP_DIS
#define Tx_Tag__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Tx_Tag__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Tx_Tag__LCD_EN CYREG_PRT5_LCD_EN
#define Tx_Tag__MASK 0x04u
#define Tx_Tag__PORT 5u
#define Tx_Tag__PRT CYREG_PRT5_PRT
#define Tx_Tag__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Tx_Tag__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Tx_Tag__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Tx_Tag__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Tx_Tag__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Tx_Tag__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Tx_Tag__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Tx_Tag__PS CYREG_PRT5_PS
#define Tx_Tag__SHIFT 2
#define Tx_Tag__SLW CYREG_PRT5_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x05u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x20u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x20u

/* Pump_AL_BUART */
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Pump_AL_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Pump_AL_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Pump_AL_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define Pump_AL_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Pump_AL_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define Pump_AL_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Pump_AL_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Pump_AL_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Pump_AL_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define Pump_AL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Pump_AL_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Pump_AL_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define Pump_AL_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Pump_AL_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Pump_AL_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Pump_AL_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Pump_AL_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Pump_AL_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define Pump_AL_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Pump_AL_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Pump_AL_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Pump_AL_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Pump_AL_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Pump_AL_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Pump_AL_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Pump_AL_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Pump_AL_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define Pump_AL_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define Pump_AL_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Pump_AL_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define Pump_AL_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define Pump_AL_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Pump_AL_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Pump_AL_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define Pump_AL_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define Pump_AL_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Pump_AL_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Pump_AL_BUART_sRX_RxSts__2__MASK 0x04u
#define Pump_AL_BUART_sRX_RxSts__2__POS 2
#define Pump_AL_BUART_sRX_RxSts__3__MASK 0x08u
#define Pump_AL_BUART_sRX_RxSts__3__POS 3
#define Pump_AL_BUART_sRX_RxSts__4__MASK 0x10u
#define Pump_AL_BUART_sRX_RxSts__4__POS 4
#define Pump_AL_BUART_sRX_RxSts__5__MASK 0x20u
#define Pump_AL_BUART_sRX_RxSts__5__POS 5
#define Pump_AL_BUART_sRX_RxSts__MASK 0x3Cu
#define Pump_AL_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define Pump_AL_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Pump_AL_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define Pump_AL_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define Pump_AL_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Pump_AL_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Pump_AL_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Pump_AL_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Pump_AL_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Pump_AL_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Pump_AL_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Pump_AL_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Pump_AL_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define Pump_AL_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define Pump_AL_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Pump_AL_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define Pump_AL_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define Pump_AL_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Pump_AL_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Pump_AL_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define Pump_AL_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define Pump_AL_BUART_sTX_TxSts__0__MASK 0x01u
#define Pump_AL_BUART_sTX_TxSts__0__POS 0
#define Pump_AL_BUART_sTX_TxSts__1__MASK 0x02u
#define Pump_AL_BUART_sTX_TxSts__1__POS 1
#define Pump_AL_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Pump_AL_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Pump_AL_BUART_sTX_TxSts__2__MASK 0x04u
#define Pump_AL_BUART_sTX_TxSts__2__POS 2
#define Pump_AL_BUART_sTX_TxSts__3__MASK 0x08u
#define Pump_AL_BUART_sTX_TxSts__3__POS 3
#define Pump_AL_BUART_sTX_TxSts__MASK 0x0Fu
#define Pump_AL_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define Pump_AL_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Pump_AL_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST

/* Pump_AL_RXInternalInterrupt */
#define Pump_AL_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Pump_AL_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Pump_AL_RXInternalInterrupt__INTC_MASK 0x10u
#define Pump_AL_RXInternalInterrupt__INTC_NUMBER 4u
#define Pump_AL_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Pump_AL_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define Pump_AL_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Pump_AL_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rx_LCD1 */
#define Rx_LCD1__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Rx_LCD1__0__MASK 0x20u
#define Rx_LCD1__0__PC CYREG_IO_PC_PRT15_PC5
#define Rx_LCD1__0__PORT 15u
#define Rx_LCD1__0__SHIFT 5
#define Rx_LCD1__AG CYREG_PRT15_AG
#define Rx_LCD1__AMUX CYREG_PRT15_AMUX
#define Rx_LCD1__BIE CYREG_PRT15_BIE
#define Rx_LCD1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Rx_LCD1__BYP CYREG_PRT15_BYP
#define Rx_LCD1__CTL CYREG_PRT15_CTL
#define Rx_LCD1__DM0 CYREG_PRT15_DM0
#define Rx_LCD1__DM1 CYREG_PRT15_DM1
#define Rx_LCD1__DM2 CYREG_PRT15_DM2
#define Rx_LCD1__DR CYREG_PRT15_DR
#define Rx_LCD1__INP_DIS CYREG_PRT15_INP_DIS
#define Rx_LCD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Rx_LCD1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Rx_LCD1__LCD_EN CYREG_PRT15_LCD_EN
#define Rx_LCD1__MASK 0x20u
#define Rx_LCD1__PORT 15u
#define Rx_LCD1__PRT CYREG_PRT15_PRT
#define Rx_LCD1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Rx_LCD1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Rx_LCD1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Rx_LCD1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Rx_LCD1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Rx_LCD1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Rx_LCD1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Rx_LCD1__PS CYREG_PRT15_PS
#define Rx_LCD1__SHIFT 5
#define Rx_LCD1__SLW CYREG_PRT15_SLW

/* Rx_LCD2 */
#define Rx_LCD2__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Rx_LCD2__0__MASK 0x02u
#define Rx_LCD2__0__PC CYREG_PRT6_PC1
#define Rx_LCD2__0__PORT 6u
#define Rx_LCD2__0__SHIFT 1
#define Rx_LCD2__AG CYREG_PRT6_AG
#define Rx_LCD2__AMUX CYREG_PRT6_AMUX
#define Rx_LCD2__BIE CYREG_PRT6_BIE
#define Rx_LCD2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_LCD2__BYP CYREG_PRT6_BYP
#define Rx_LCD2__CTL CYREG_PRT6_CTL
#define Rx_LCD2__DM0 CYREG_PRT6_DM0
#define Rx_LCD2__DM1 CYREG_PRT6_DM1
#define Rx_LCD2__DM2 CYREG_PRT6_DM2
#define Rx_LCD2__DR CYREG_PRT6_DR
#define Rx_LCD2__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_LCD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_LCD2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_LCD2__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_LCD2__MASK 0x02u
#define Rx_LCD2__PORT 6u
#define Rx_LCD2__PRT CYREG_PRT6_PRT
#define Rx_LCD2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_LCD2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_LCD2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_LCD2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_LCD2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_LCD2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_LCD2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_LCD2__PS CYREG_PRT6_PS
#define Rx_LCD2__SHIFT 1
#define Rx_LCD2__SLW CYREG_PRT6_SLW

/* Tx_LCD1 */
#define Tx_LCD1__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Tx_LCD1__0__MASK 0x10u
#define Tx_LCD1__0__PC CYREG_IO_PC_PRT15_PC4
#define Tx_LCD1__0__PORT 15u
#define Tx_LCD1__0__SHIFT 4
#define Tx_LCD1__AG CYREG_PRT15_AG
#define Tx_LCD1__AMUX CYREG_PRT15_AMUX
#define Tx_LCD1__BIE CYREG_PRT15_BIE
#define Tx_LCD1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Tx_LCD1__BYP CYREG_PRT15_BYP
#define Tx_LCD1__CTL CYREG_PRT15_CTL
#define Tx_LCD1__DM0 CYREG_PRT15_DM0
#define Tx_LCD1__DM1 CYREG_PRT15_DM1
#define Tx_LCD1__DM2 CYREG_PRT15_DM2
#define Tx_LCD1__DR CYREG_PRT15_DR
#define Tx_LCD1__INP_DIS CYREG_PRT15_INP_DIS
#define Tx_LCD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Tx_LCD1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Tx_LCD1__LCD_EN CYREG_PRT15_LCD_EN
#define Tx_LCD1__MASK 0x10u
#define Tx_LCD1__PORT 15u
#define Tx_LCD1__PRT CYREG_PRT15_PRT
#define Tx_LCD1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Tx_LCD1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Tx_LCD1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Tx_LCD1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Tx_LCD1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Tx_LCD1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Tx_LCD1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Tx_LCD1__PS CYREG_PRT15_PS
#define Tx_LCD1__SHIFT 4
#define Tx_LCD1__SLW CYREG_PRT15_SLW

/* Tx_LCD2 */
#define Tx_LCD2__0__INTTYPE CYREG_PICU6_INTTYPE2
#define Tx_LCD2__0__MASK 0x04u
#define Tx_LCD2__0__PC CYREG_PRT6_PC2
#define Tx_LCD2__0__PORT 6u
#define Tx_LCD2__0__SHIFT 2
#define Tx_LCD2__AG CYREG_PRT6_AG
#define Tx_LCD2__AMUX CYREG_PRT6_AMUX
#define Tx_LCD2__BIE CYREG_PRT6_BIE
#define Tx_LCD2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_LCD2__BYP CYREG_PRT6_BYP
#define Tx_LCD2__CTL CYREG_PRT6_CTL
#define Tx_LCD2__DM0 CYREG_PRT6_DM0
#define Tx_LCD2__DM1 CYREG_PRT6_DM1
#define Tx_LCD2__DM2 CYREG_PRT6_DM2
#define Tx_LCD2__DR CYREG_PRT6_DR
#define Tx_LCD2__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_LCD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_LCD2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_LCD2__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_LCD2__MASK 0x04u
#define Tx_LCD2__PORT 6u
#define Tx_LCD2__PRT CYREG_PRT6_PRT
#define Tx_LCD2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_LCD2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_LCD2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_LCD2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_LCD2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_LCD2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_LCD2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_LCD2__PS CYREG_PRT6_PS
#define Tx_LCD2__SHIFT 2
#define Tx_LCD2__SLW CYREG_PRT6_SLW

/* Code_Bar_BUART */
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Code_Bar_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Code_Bar_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Code_Bar_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define Code_Bar_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Code_Bar_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define Code_Bar_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Code_Bar_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Code_Bar_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Code_Bar_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define Code_Bar_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Code_Bar_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Code_Bar_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define Code_Bar_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Code_Bar_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Code_Bar_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Code_Bar_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define Code_Bar_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define Code_Bar_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define Code_Bar_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Code_Bar_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Code_Bar_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Code_Bar_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Code_Bar_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Code_Bar_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Code_Bar_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Code_Bar_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Code_Bar_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define Code_Bar_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define Code_Bar_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Code_Bar_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define Code_Bar_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define Code_Bar_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Code_Bar_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Code_Bar_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define Code_Bar_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define Code_Bar_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Code_Bar_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Code_Bar_BUART_sRX_RxSts__3__MASK 0x08u
#define Code_Bar_BUART_sRX_RxSts__3__POS 3
#define Code_Bar_BUART_sRX_RxSts__4__MASK 0x10u
#define Code_Bar_BUART_sRX_RxSts__4__POS 4
#define Code_Bar_BUART_sRX_RxSts__5__MASK 0x20u
#define Code_Bar_BUART_sRX_RxSts__5__POS 5
#define Code_Bar_BUART_sRX_RxSts__MASK 0x38u
#define Code_Bar_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define Code_Bar_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Code_Bar_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB09_A0
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB09_A1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB09_D0
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB09_D1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB09_F0
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB09_F1
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Code_Bar_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Code_Bar_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Code_Bar_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Code_Bar_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Code_Bar_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Code_Bar_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Code_Bar_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Code_Bar_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Code_Bar_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Code_Bar_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define Code_Bar_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define Code_Bar_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Code_Bar_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define Code_Bar_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define Code_Bar_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Code_Bar_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Code_Bar_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define Code_Bar_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define Code_Bar_BUART_sTX_TxSts__0__MASK 0x01u
#define Code_Bar_BUART_sTX_TxSts__0__POS 0
#define Code_Bar_BUART_sTX_TxSts__1__MASK 0x02u
#define Code_Bar_BUART_sTX_TxSts__1__POS 1
#define Code_Bar_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Code_Bar_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Code_Bar_BUART_sTX_TxSts__2__MASK 0x04u
#define Code_Bar_BUART_sTX_TxSts__2__POS 2
#define Code_Bar_BUART_sTX_TxSts__3__MASK 0x08u
#define Code_Bar_BUART_sTX_TxSts__3__POS 3
#define Code_Bar_BUART_sTX_TxSts__MASK 0x0Fu
#define Code_Bar_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define Code_Bar_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Code_Bar_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST

/* Code_Bar_IntClock */
#define Code_Bar_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Code_Bar_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Code_Bar_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Code_Bar_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Code_Bar_IntClock__INDEX 0x04u
#define Code_Bar_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Code_Bar_IntClock__PM_ACT_MSK 0x10u
#define Code_Bar_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Code_Bar_IntClock__PM_STBY_MSK 0x10u

/* Code_Bar_RXInternalInterrupt */
#define Code_Bar_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Code_Bar_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Code_Bar_RXInternalInterrupt__INTC_MASK 0x02u
#define Code_Bar_RXInternalInterrupt__INTC_NUMBER 1u
#define Code_Bar_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define Code_Bar_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Code_Bar_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Code_Bar_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rx_Beagle */
#define Rx_Beagle__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Rx_Beagle__0__MASK 0x01u
#define Rx_Beagle__0__PC CYREG_PRT4_PC0
#define Rx_Beagle__0__PORT 4u
#define Rx_Beagle__0__SHIFT 0
#define Rx_Beagle__AG CYREG_PRT4_AG
#define Rx_Beagle__AMUX CYREG_PRT4_AMUX
#define Rx_Beagle__BIE CYREG_PRT4_BIE
#define Rx_Beagle__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rx_Beagle__BYP CYREG_PRT4_BYP
#define Rx_Beagle__CTL CYREG_PRT4_CTL
#define Rx_Beagle__DM0 CYREG_PRT4_DM0
#define Rx_Beagle__DM1 CYREG_PRT4_DM1
#define Rx_Beagle__DM2 CYREG_PRT4_DM2
#define Rx_Beagle__DR CYREG_PRT4_DR
#define Rx_Beagle__INP_DIS CYREG_PRT4_INP_DIS
#define Rx_Beagle__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rx_Beagle__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rx_Beagle__LCD_EN CYREG_PRT4_LCD_EN
#define Rx_Beagle__MASK 0x01u
#define Rx_Beagle__PORT 4u
#define Rx_Beagle__PRT CYREG_PRT4_PRT
#define Rx_Beagle__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rx_Beagle__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rx_Beagle__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rx_Beagle__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rx_Beagle__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rx_Beagle__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rx_Beagle__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rx_Beagle__PS CYREG_PRT4_PS
#define Rx_Beagle__SHIFT 0
#define Rx_Beagle__SLW CYREG_PRT4_SLW

/* Tx_Beagle */
#define Tx_Beagle__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Tx_Beagle__0__MASK 0x02u
#define Tx_Beagle__0__PC CYREG_PRT4_PC1
#define Tx_Beagle__0__PORT 4u
#define Tx_Beagle__0__SHIFT 1
#define Tx_Beagle__AG CYREG_PRT4_AG
#define Tx_Beagle__AMUX CYREG_PRT4_AMUX
#define Tx_Beagle__BIE CYREG_PRT4_BIE
#define Tx_Beagle__BIT_MASK CYREG_PRT4_BIT_MASK
#define Tx_Beagle__BYP CYREG_PRT4_BYP
#define Tx_Beagle__CTL CYREG_PRT4_CTL
#define Tx_Beagle__DM0 CYREG_PRT4_DM0
#define Tx_Beagle__DM1 CYREG_PRT4_DM1
#define Tx_Beagle__DM2 CYREG_PRT4_DM2
#define Tx_Beagle__DR CYREG_PRT4_DR
#define Tx_Beagle__INP_DIS CYREG_PRT4_INP_DIS
#define Tx_Beagle__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Tx_Beagle__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Tx_Beagle__LCD_EN CYREG_PRT4_LCD_EN
#define Tx_Beagle__MASK 0x02u
#define Tx_Beagle__PORT 4u
#define Tx_Beagle__PRT CYREG_PRT4_PRT
#define Tx_Beagle__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Tx_Beagle__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Tx_Beagle__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Tx_Beagle__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Tx_Beagle__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Tx_Beagle__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Tx_Beagle__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Tx_Beagle__PS CYREG_PRT4_PS
#define Tx_Beagle__SHIFT 1
#define Tx_Beagle__SLW CYREG_PRT4_SLW

/* Waitable_1_TimerHW */
#define Waitable_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Waitable_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Waitable_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Waitable_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Waitable_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Waitable_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Waitable_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Waitable_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Waitable_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Waitable_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Waitable_1_TimerHW__PM_ACT_MSK 0x01u
#define Waitable_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Waitable_1_TimerHW__PM_STBY_MSK 0x01u
#define Waitable_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Waitable_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Waitable_1_TimerHW__SR0 CYREG_TMR0_SR0

/* Waitable_2_TimerHW */
#define Waitable_2_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Waitable_2_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Waitable_2_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Waitable_2_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Waitable_2_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Waitable_2_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Waitable_2_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Waitable_2_TimerHW__PER0 CYREG_TMR1_PER0
#define Waitable_2_TimerHW__PER1 CYREG_TMR1_PER1
#define Waitable_2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Waitable_2_TimerHW__PM_ACT_MSK 0x02u
#define Waitable_2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Waitable_2_TimerHW__PM_STBY_MSK 0x02u
#define Waitable_2_TimerHW__RT0 CYREG_TMR1_RT0
#define Waitable_2_TimerHW__RT1 CYREG_TMR1_RT1
#define Waitable_2_TimerHW__SR0 CYREG_TMR1_SR0

/* Waitable_3_TimerHW */
#define Waitable_3_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Waitable_3_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Waitable_3_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Waitable_3_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Waitable_3_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Waitable_3_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Waitable_3_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Waitable_3_TimerHW__PER0 CYREG_TMR2_PER0
#define Waitable_3_TimerHW__PER1 CYREG_TMR2_PER1
#define Waitable_3_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Waitable_3_TimerHW__PM_ACT_MSK 0x04u
#define Waitable_3_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Waitable_3_TimerHW__PM_STBY_MSK 0x04u
#define Waitable_3_TimerHW__RT0 CYREG_TMR2_RT0
#define Waitable_3_TimerHW__RT1 CYREG_TMR2_RT1
#define Waitable_3_TimerHW__SR0 CYREG_TMR2_SR0

/* Waitable_4_TimerHW */
#define Waitable_4_TimerHW__CAP0 CYREG_TMR3_CAP0
#define Waitable_4_TimerHW__CAP1 CYREG_TMR3_CAP1
#define Waitable_4_TimerHW__CFG0 CYREG_TMR3_CFG0
#define Waitable_4_TimerHW__CFG1 CYREG_TMR3_CFG1
#define Waitable_4_TimerHW__CFG2 CYREG_TMR3_CFG2
#define Waitable_4_TimerHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define Waitable_4_TimerHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define Waitable_4_TimerHW__PER0 CYREG_TMR3_PER0
#define Waitable_4_TimerHW__PER1 CYREG_TMR3_PER1
#define Waitable_4_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Waitable_4_TimerHW__PM_ACT_MSK 0x08u
#define Waitable_4_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Waitable_4_TimerHW__PM_STBY_MSK 0x08u
#define Waitable_4_TimerHW__RT0 CYREG_TMR3_RT0
#define Waitable_4_TimerHW__RT1 CYREG_TMR3_RT1
#define Waitable_4_TimerHW__SR0 CYREG_TMR3_SR0

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x06u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x40u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x40u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 60000000U
#define BCLK__BUS_CLK__KHZ 60000U
#define BCLK__BUS_CLK__MHZ 60U
#define CY_PROJECT_NAME "MuxAdvance"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x2000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000803Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 1
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
