<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>08.verilog HDL组合电路之数字加法器 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.eaba9376.css" as="style"><link rel="preload" href="/assets/js/app.4a7e3d61.js" as="script"><link rel="preload" href="/assets/js/2.2ada9c0c.js" as="script"><link rel="preload" href="/assets/js/16.dd3bc079.js" as="script"><link rel="prefetch" href="/assets/js/10.016a865f.js"><link rel="prefetch" href="/assets/js/11.f260e013.js"><link rel="prefetch" href="/assets/js/12.5f2bea96.js"><link rel="prefetch" href="/assets/js/13.9d8f6e26.js"><link rel="prefetch" href="/assets/js/14.c0198b7c.js"><link rel="prefetch" href="/assets/js/15.0901edc5.js"><link rel="prefetch" href="/assets/js/17.2e8461ba.js"><link rel="prefetch" href="/assets/js/18.b266c66d.js"><link rel="prefetch" href="/assets/js/19.19f6aa69.js"><link rel="prefetch" href="/assets/js/20.a131936b.js"><link rel="prefetch" href="/assets/js/21.8d46f939.js"><link rel="prefetch" href="/assets/js/22.a36b3bf6.js"><link rel="prefetch" href="/assets/js/23.faee2b31.js"><link rel="prefetch" href="/assets/js/24.a8a89e8a.js"><link rel="prefetch" href="/assets/js/25.50be326b.js"><link rel="prefetch" href="/assets/js/26.d91ff025.js"><link rel="prefetch" href="/assets/js/27.43afebab.js"><link rel="prefetch" href="/assets/js/28.2a24730f.js"><link rel="prefetch" href="/assets/js/29.3855838d.js"><link rel="prefetch" href="/assets/js/3.f350e149.js"><link rel="prefetch" href="/assets/js/30.c401fcfe.js"><link rel="prefetch" href="/assets/js/31.3ac81b1e.js"><link rel="prefetch" href="/assets/js/32.fad0c5bb.js"><link rel="prefetch" href="/assets/js/33.a3b9c6ea.js"><link rel="prefetch" href="/assets/js/4.b5718ca9.js"><link rel="prefetch" href="/assets/js/5.d976baf8.js"><link rel="prefetch" href="/assets/js/6.a75df957.js"><link rel="prefetch" href="/assets/js/7.6bd1c705.js"><link rel="prefetch" href="/assets/js/8.b1bbfbfb.js"><link rel="prefetch" href="/assets/js/9.fd25d91b.js">
    <link rel="stylesheet" href="/assets/css/0.styles.eaba9376.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" aria-current="page" class="active sidebar-link">08.verilog HDL组合电路之数字加法器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_08/#_1-半加器-half-adder" class="sidebar-link">1. 半加器（Half Adder）</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_08/#真值表" class="sidebar-link">真值表</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_08/#逻辑表达式" class="sidebar-link">逻辑表达式</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_08/#verilog代码" class="sidebar-link">Verilog代码</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_08/#_2-全加器-full-adder" class="sidebar-link">2. 全加器（Full Adder）</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_08/#真值表-2" class="sidebar-link">真值表</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_08/#逻辑表达式-2" class="sidebar-link">逻辑表达式</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_08/#verilog代码-2" class="sidebar-link">Verilog代码</a></li></ul></li></ul></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-06</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABH1JREFUSA3tVl1oHFUUPmdmd2ltklqbpJDiNnXFmgbFktho7YMPNiJSSZM0+CAYSkUELVhM6YuwIPpgoOKDqOBDC0XE2CQoNtQXBUFTTcCi+Wlh1V2TQExsUzcltd3M9Tt3ZjZzZ2fT+OJTL8yeM+eee757fmeJbq//KQL8X3DUSFOcfr7cRsRtxNQMWueeVzOkaITIGqQHNg5y8+jNW9ldM7A6nTpAjuolUikAwq7CE3WcM2RRDz+XGVgN3FptU/aUSlvq9Pa3iZ1+sgAqJyyAFqkipd9dqiwHF3P65YycLWc/6sqGrvoEoIp6DOFaX5h6+dnfjkWprwqsPk0dUGq5vySwDImC10KxFHgGL1SWoc92O3eVht09qdXNH11I2SsTsJYqMWzihqGMi+A+Garf3BAuuLI5oGlULyNfyB/HYNujwktOfRrMr5t77NmevqaUopx0grnKAyvVpmwUDB4x6FPXuGvYLTDwWsejwgtgkYKPqRJg8SV6xaiZ3ZTppGneS4yfH5/66fZSDHv+QZci/+h5c5UHtpy67JUqGppM0sh0Nc1dW6/N1W5Yoqat8/TU/VnadmdeW2PLLSyh0cvxBs3KbqTmwYPpxN4do/mzE8nEpvX/UMu2Wbp74zUAK5q6WkHns7V0eWkdPbPzd3rxkTGybadYySumVzhcaJFbs5UrEkQ/+CK8gF5dnh/6ciIZ73gwQ927L1IitoxKLXYP3SjYdOrHHfTZhRRlFyrorafPk20B3HPD1y2G3qKZME5Jcf3t/HUC13/8tSd++vqFveMUTwAUxSUFI1QekR1+bIze3D9MF2aq6cPvG72CgnldWCFqyRw3lwH8ZMerjTD9ElRO7Gv44wNpC90aASqGfVlz/Rx17srQ57/UU26hkhQqUB7dBR71WmzQhHUnblGmVOEw0jhbV1n9OlXUDCIRGaNV5Jp43N516fN7JmnTHdfp7Hgy0luO4aMhtkLL8Bi3bUWYvzh5Mn1dTxrL6QmGuRhGL/TiTTxRoEdTszSaq9GR0NGA3KdkOz3hqSV3MIDhQ5IVX/Ivx3umBti2es2h4eZby7x8br1rkf7Mo90AqC8aQ3sJeNzqFRu+vSANAQe3PL7l0HGOAdwDCeZYvNKeoZp1Qfs6Aipndh86HmFRi0LAnEO47wsqM6cdfjh3jBPUzhZy7nvlUfFsamED1VQt6aISHVymXZ/B2aCtIG8AI8xfobj2d3en1wWVhOeHELKmLQ1s211s88comkv4UCwWyF787mJdYXtNfhKAXVqnKTq8QZvGAGGOfaTo5pGZ/PwbUCr5+DPr/1J92JNHr9aOl/F3iI5+O1nfybsGxoimvZ3ViWSluDITw3P37mypheDIPY0tw7+O/5ApbkYw+zpfaUVu32Pi98+defdUhEpZkRFq0aqyNh9FuL9hpYbEm6iwi0z2REd09ZmyENEbuhjDWzKvZXTqKYaBIr3tt5kuPtQBZFvEUwHt60vfCNu41XsksH9Ij1BMMz1Y0OOunHNShFIP5868g5zeXmuLwL9T4b6Q2+KejgAAAABJRU5ErkJggg==">08.verilog HDL组合电路之数字加法器<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="数字加法器-半加器与全加器"><a href="#数字加法器-半加器与全加器" class="header-anchor">#</a> <strong>数字加法器：半加器与全加器</strong></h1> <h2 id="_1-半加器-half-adder"><a href="#_1-半加器-half-adder" class="header-anchor">#</a> <strong>1. 半加器（Half Adder）</strong></h2> <p><strong>功能</strong>：计算两个1位二进制数的和（sum）和进位（carry）。</p> <h3 id="真值表"><a href="#真值表" class="header-anchor">#</a> <strong>真值表</strong></h3> <table><thead><tr><th style="text-align:left;">A</th> <th style="text-align:left;">B</th> <th style="text-align:left;">sum</th> <th style="text-align:left;">carry</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr></tbody></table> <h3 id="逻辑表达式"><a href="#逻辑表达式" class="header-anchor">#</a> <strong>逻辑表达式</strong></h3> <ul><li><strong>sum = A ⊕ B</strong>（异或）</li> <li><strong>carry = A &amp; B</strong>（与）</li></ul> <h3 id="verilog代码"><a href="#verilog代码" class="header-anchor">#</a> <strong>Verilog代码</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> half_adder <span class="token punctuation">(</span>
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span>
    <span class="token keyword">output</span> sum<span class="token punctuation">,</span> carry
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> sum <span class="token operator">=</span> A <span class="token operator">^</span> B<span class="token punctuation">;</span>   <span class="token comment">// 异或</span>
    <span class="token keyword">assign</span> carry <span class="token operator">=</span> A <span class="token operator">&amp;</span> B<span class="token punctuation">;</span> <span class="token comment">// 与</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br></div></div><hr> <h2 id="_2-全加器-full-adder"><a href="#_2-全加器-full-adder" class="header-anchor">#</a> <strong>2. 全加器（Full Adder）</strong></h2> <p><strong>功能</strong>：计算两个1位二进制数的和（sum）和进位（carry），并考虑来自低位的进位（c_in）。</p> <h3 id="真值表-2"><a href="#真值表-2" class="header-anchor">#</a> <strong>真值表</strong></h3> <table><thead><tr><th style="text-align:left;">A</th> <th style="text-align:left;">B</th> <th style="text-align:left;">c_in</th> <th style="text-align:left;">sum</th> <th style="text-align:left;">c_out</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td></tr></tbody></table> <h3 id="逻辑表达式-2"><a href="#逻辑表达式-2" class="header-anchor">#</a> <strong>逻辑表达式</strong></h3> <ul><li><strong>sum = A ⊕ B ⊕ c_in</strong></li> <li><strong>c_out = (A &amp; B) | ((A ⊕ B) &amp; c_in)</strong></li></ul> <h3 id="verilog代码-2"><a href="#verilog代码-2" class="header-anchor">#</a> <strong>Verilog代码</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> full_adder <span class="token punctuation">(</span>
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> c_in<span class="token punctuation">,</span>
    <span class="token keyword">output</span> sum<span class="token punctuation">,</span> c_out
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> sum <span class="token operator">=</span> A <span class="token operator">^</span> B <span class="token operator">^</span> c_in<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> c_out <span class="token operator">=</span> <span class="token punctuation">(</span>A <span class="token operator">&amp;</span> B<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span><span class="token punctuation">(</span>A <span class="token operator">^</span> B<span class="token punctuation">)</span> <span class="token operator">&amp;</span> c_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br></div></div></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/liehuf/liehuf-notes/edit/main/docs/01.Verilog/08.verilog HDL组合电路之数字加法器.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/18, 19:47:19</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_07/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">07.Verilog HDL组合电路设计的方法</div></a> <a href="/pages/Verilog_09/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">09.Verilog HDL组合电路之数据比较器</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_07/" class="prev">07.Verilog HDL组合电路设计的方法</a></span> <span class="next"><a href="/pages/Verilog_09/">09.Verilog HDL组合电路之数据比较器</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.4a7e3d61.js" defer></script><script src="/assets/js/2.2ada9c0c.js" defer></script><script src="/assets/js/16.dd3bc079.js" defer></script>
  </body>
</html>
