{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 16:02:27 2011 " "Info: Processing started: Tue Nov 29 16:02:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IOP -c IOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IOP -c IOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "P_WE1 " "Info: Assuming node \"P_WE1\" is an undefined clock" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 448 -384 -216 464 "P_WE1" "" } { 440 -216 -104 456 "P_WE1" "" } { 104 536 664 120 "P_WE1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_WE1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "P_WE0 " "Info: Assuming node \"P_WE0\" is an undefined clock" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 424 -384 -216 440 "P_WE0" "" } { 416 -216 -104 432 "P_WE0" "" } { 16 536 664 32 "P_WE0" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_WE0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "P_CS " "Info: Assuming node \"P_CS\" is an undefined clock" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 136 -480 -312 152 "P_CS" "" } { 128 -312 -160 144 "P_CS" "" } { -80 896 1024 -64 "P_CS" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "P_CS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AICLK " "Info: Assuming node \"AICLK\" is an undefined clock" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2160 -480 -312 -2144 "AICLK" "" } { -2168 -312 -160 -2152 "AICLK" "" } { -1832 432 512 -1816 "AICLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AICLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "P_WE1 register register COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 304.04 MHz Internal " "Info: Clock \"P_WE1\" Internal fmax is restricted to 304.04 MHz between source register \"COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]\" and destination register \"COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.883 ns + Longest register register " "Info: + Longest register to register delay is 1.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] 1 REG LC_X20_Y6_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y6_N8; Fanout = 3; REG Node = 'COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.611 ns) 1.157 ns COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella0~COUT 2 COMB LC_X20_Y6_N8 1 " "Info: 2: + IC(0.546 ns) + CELL(0.611 ns) = 1.157 ns; Loc. = LC_X20_Y6_N8; Fanout = 1; COMB Node = 'COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.726 ns) 1.883 ns COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 3 REG LC_X20_Y6_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.726 ns) = 1.883 ns; Loc. = LC_X20_Y6_N9; Fanout = 10; REG Node = 'COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.337 ns ( 71.00 % ) " "Info: Total cell delay = 1.337 ns ( 71.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.546 ns ( 29.00 % ) " "Info: Total interconnect delay = 0.546 ns ( 29.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.611ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_WE1 destination 4.086 ns + Shortest register " "Info: + Shortest clock path from clock \"P_WE1\" to destination register is 4.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_WE1 1 CLK PIN_A7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A7; Fanout = 2; CLK Node = 'P_WE1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_WE1 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 448 -384 -216 464 "P_WE1" "" } { 440 -216 -104 456 "P_WE1" "" } { 104 536 664 120 "P_WE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.804 ns) + CELL(0.574 ns) 4.086 ns COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 2 REG LC_X20_Y6_N9 10 " "Info: 2: + IC(2.804 ns) + CELL(0.574 ns) = 4.086 ns; Loc. = LC_X20_Y6_N9; Fanout = 10; REG Node = 'COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { P_WE1 COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 31.38 % ) " "Info: Total cell delay = 1.282 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 68.62 % ) " "Info: Total interconnect delay = 2.804 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { P_WE1 COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { P_WE1 {} P_WE1~combout {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 2.804ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_WE1 source 4.086 ns - Longest register " "Info: - Longest clock path from clock \"P_WE1\" to source register is 4.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_WE1 1 CLK PIN_A7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A7; Fanout = 2; CLK Node = 'P_WE1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_WE1 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 448 -384 -216 464 "P_WE1" "" } { 440 -216 -104 456 "P_WE1" "" } { 104 536 664 120 "P_WE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.804 ns) + CELL(0.574 ns) 4.086 ns COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] 2 REG LC_X20_Y6_N8 3 " "Info: 2: + IC(2.804 ns) + CELL(0.574 ns) = 4.086 ns; Loc. = LC_X20_Y6_N8; Fanout = 3; REG Node = 'COUNTER_25:inst27\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { P_WE1 COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 31.38 % ) " "Info: Total cell delay = 1.282 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 68.62 % ) " "Info: Total interconnect delay = 2.804 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { P_WE1 COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { P_WE1 {} P_WE1~combout {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.804ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { P_WE1 COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { P_WE1 {} P_WE1~combout {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 2.804ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { P_WE1 COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { P_WE1 {} P_WE1~combout {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.804ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.611ns 0.726ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { P_WE1 COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { P_WE1 {} P_WE1~combout {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 2.804ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { P_WE1 COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { P_WE1 {} P_WE1~combout {} COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 2.804ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { COUNTER_25:inst27|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "P_WE0 register register COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 304.04 MHz Internal " "Info: Clock \"P_WE0\" Internal fmax is restricted to 304.04 MHz between source register \"COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]\" and destination register \"COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.883 ns + Longest register register " "Info: + Longest register to register delay is 1.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] 1 REG LC_X20_Y5_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y5_N6; Fanout = 3; REG Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.611 ns) 1.157 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella0~COUT 2 COMB LC_X20_Y5_N6 1 " "Info: 2: + IC(0.546 ns) + CELL(0.611 ns) = 1.157 ns; Loc. = LC_X20_Y5_N6; Fanout = 1; COMB Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.726 ns) 1.883 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 3 REG LC_X20_Y5_N7 10 " "Info: 3: + IC(0.000 ns) + CELL(0.726 ns) = 1.883 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.337 ns ( 71.00 % ) " "Info: Total cell delay = 1.337 ns ( 71.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.546 ns ( 29.00 % ) " "Info: Total interconnect delay = 0.546 ns ( 29.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.611ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_WE0 destination 4.399 ns + Shortest register " "Info: + Shortest clock path from clock \"P_WE0\" to destination register is 4.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_WE0 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_WE0 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 424 -384 -216 440 "P_WE0" "" } { 416 -216 -104 432 "P_WE0" "" } { 16 536 664 32 "P_WE0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(0.574 ns) 4.399 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 2 REG LC_X20_Y5_N7 10 " "Info: 2: + IC(3.117 ns) + CELL(0.574 ns) = 4.399 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.691 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 29.14 % ) " "Info: Total cell delay = 1.282 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.117 ns ( 70.86 % ) " "Info: Total interconnect delay = 3.117 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 3.117ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_WE0 source 4.399 ns - Longest register " "Info: - Longest clock path from clock \"P_WE0\" to source register is 4.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_WE0 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_WE0 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 424 -384 -216 440 "P_WE0" "" } { 416 -216 -104 432 "P_WE0" "" } { 16 536 664 32 "P_WE0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(0.574 ns) 4.399 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] 2 REG LC_X20_Y5_N6 3 " "Info: 2: + IC(3.117 ns) + CELL(0.574 ns) = 4.399 ns; Loc. = LC_X20_Y5_N6; Fanout = 3; REG Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.691 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 29.14 % ) " "Info: Total cell delay = 1.282 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.117 ns ( 70.86 % ) " "Info: Total interconnect delay = 3.117 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.117ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 3.117ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.117ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.611ns 0.726ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 3.117ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.117ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "P_CS register register COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 304.04 MHz Internal " "Info: Clock \"P_CS\" Internal fmax is restricted to 304.04 MHz between source register \"COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]\" and destination register \"COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.883 ns + Longest register register " "Info: + Longest register to register delay is 1.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] 1 REG LC_X10_Y11_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y11_N3; Fanout = 3; REG Node = 'COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.611 ns) 1.157 ns COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella0~COUT 2 COMB LC_X10_Y11_N3 1 " "Info: 2: + IC(0.546 ns) + CELL(0.611 ns) = 1.157 ns; Loc. = LC_X10_Y11_N3; Fanout = 1; COMB Node = 'COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.726 ns) 1.883 ns COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 3 REG LC_X10_Y11_N4 20 " "Info: 3: + IC(0.000 ns) + CELL(0.726 ns) = 1.883 ns; Loc. = LC_X10_Y11_N4; Fanout = 20; REG Node = 'COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.337 ns ( 71.00 % ) " "Info: Total cell delay = 1.337 ns ( 71.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.546 ns ( 29.00 % ) " "Info: Total interconnect delay = 0.546 ns ( 29.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.611ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_CS destination 2.583 ns + Shortest register " "Info: + Shortest clock path from clock \"P_CS\" to destination register is 2.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_CS 1 CLK PIN_B7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B7; Fanout = 2; CLK Node = 'P_CS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_CS } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 136 -480 -312 152 "P_CS" "" } { 128 -312 -160 144 "P_CS" "" } { -80 896 1024 -64 "P_CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.574 ns) 2.583 ns COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y11_N4 20 " "Info: 2: + IC(1.301 ns) + CELL(0.574 ns) = 2.583 ns; Loc. = LC_X10_Y11_N4; Fanout = 20; REG Node = 'COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { P_CS COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 49.63 % ) " "Info: Total cell delay = 1.282 ns ( 49.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 50.37 % ) " "Info: Total interconnect delay = 1.301 ns ( 50.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { P_CS COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { P_CS {} P_CS~combout {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_CS source 2.583 ns - Longest register " "Info: - Longest clock path from clock \"P_CS\" to source register is 2.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_CS 1 CLK PIN_B7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B7; Fanout = 2; CLK Node = 'P_CS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_CS } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 136 -480 -312 152 "P_CS" "" } { 128 -312 -160 144 "P_CS" "" } { -80 896 1024 -64 "P_CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.574 ns) 2.583 ns COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\] 2 REG LC_X10_Y11_N3 3 " "Info: 2: + IC(1.301 ns) + CELL(0.574 ns) = 2.583 ns; Loc. = LC_X10_Y11_N3; Fanout = 3; REG Node = 'COUNTER_25:inst28\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { P_CS COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 49.63 % ) " "Info: Total cell delay = 1.282 ns ( 49.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 50.37 % ) " "Info: Total interconnect delay = 1.301 ns ( 50.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { P_CS COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { P_CS {} P_CS~combout {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { P_CS COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { P_CS {} P_CS~combout {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { P_CS COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { P_CS {} P_CS~combout {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|counter_cella0~COUT {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.611ns 0.726ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { P_CS COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { P_CS {} P_CS~combout {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { P_CS COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { P_CS {} P_CS~combout {} COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { COUNTER_25:inst28|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AICLK register register mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe\|ldffe mem:inst34\|altdpram:altdpram_component\|xq\[10\] 304.04 MHz Internal " "Info: Clock \"AICLK\" Internal fmax is restricted to 304.04 MHz between source register \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe\|ldffe\" and destination register \"mem:inst34\|altdpram:altdpram_component\|xq\[10\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.551 ns + Longest register register " "Info: + Longest register to register delay is 1.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe\|ldffe 1 REG LC_X19_Y7_N9 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y7_N9; Fanout = 16; REG Node = 'mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe\|ldffe'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe } "NODE_NAME" } } { "a_hdffe.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_hdffe.tdf" 26 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.777 ns) 1.551 ns mem:inst34\|altdpram:altdpram_component\|xq\[10\] 2 REG LC_X18_Y7_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.777 ns) = 1.551 ns; Loc. = LC_X18_Y7_N2; Fanout = 1; REG Node = 'mem:inst34\|altdpram:altdpram_component\|xq\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe mem:inst34|altdpram:altdpram_component|xq[10] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 50.10 % ) " "Info: Total cell delay = 0.777 ns ( 50.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 49.90 % ) " "Info: Total interconnect delay = 0.774 ns ( 49.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe mem:inst34|altdpram:altdpram_component|xq[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.551 ns" { mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe {} mem:inst34|altdpram:altdpram_component|xq[10] {} } { 0.000ns 0.774ns } { 0.000ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"AICLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns AICLK 1 CLK PIN_H5 33 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 33; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2160 -480 -312 -2144 "AICLK" "" } { -2168 -312 -160 -2152 "AICLK" "" } { -1832 432 512 -1816 "AICLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns mem:inst34\|altdpram:altdpram_component\|xq\[10\] 2 REG LC_X18_Y7_N2 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X18_Y7_N2; Fanout = 1; REG Node = 'mem:inst34\|altdpram:altdpram_component\|xq\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { AICLK mem:inst34|altdpram:altdpram_component|xq[10] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { AICLK mem:inst34|altdpram:altdpram_component|xq[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { AICLK {} AICLK~combout {} mem:inst34|altdpram:altdpram_component|xq[10] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"AICLK\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns AICLK 1 CLK PIN_H5 33 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 33; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2160 -480 -312 -2144 "AICLK" "" } { -2168 -312 -160 -2152 "AICLK" "" } { -1832 432 512 -1816 "AICLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe\|ldffe 2 REG LC_X19_Y7_N9 16 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X19_Y7_N9; Fanout = 16; REG Node = 'mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe\|ldffe'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { AICLK mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe } "NODE_NAME" } } { "a_hdffe.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_hdffe.tdf" 26 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { AICLK mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { AICLK {} AICLK~combout {} mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { AICLK mem:inst34|altdpram:altdpram_component|xq[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { AICLK {} AICLK~combout {} mem:inst34|altdpram:altdpram_component|xq[10] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { AICLK mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { AICLK {} AICLK~combout {} mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "a_hdffe.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_hdffe.tdf" 26 3 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe mem:inst34|altdpram:altdpram_component|xq[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.551 ns" { mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe {} mem:inst34|altdpram:altdpram_component|xq[10] {} } { 0.000ns 0.774ns } { 0.000ns 0.777ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { AICLK mem:inst34|altdpram:altdpram_component|xq[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { AICLK {} AICLK~combout {} mem:inst34|altdpram:altdpram_component|xq[10] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { AICLK mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { AICLK {} AICLK~combout {} mem:inst34|altdpram:altdpram_component|alt_le_rden_reg:latch_emulator|a_hdffe:rden_reg|a_hdffe:ldffe|ldffe {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem:inst34|altdpram:altdpram_component|xq[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { mem:inst34|altdpram:altdpram_component|xq[10] {} } {  } {  } "" } } { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] P_DATA\[3\] P_WE0 0.368 ns register " "Info: tsu for register \"DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"P_DATA\[3\]\", clock pin = \"P_WE0\") is 0.368 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.909 ns + Longest pin register " "Info: + Longest pin to register delay is 5.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns P_DATA\[3\] 1 PIN PIN_A2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A2; Fanout = 1; PIN Node = 'P_DATA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_DATA[3] } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_DATA~12 2 COMB IOC_X1_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X1_Y14_N0; Fanout = 1; COMB Node = 'P_DATA~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { P_DATA[3] P_DATA~12 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.026 ns) + CELL(0.175 ns) 5.909 ns DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LC_X20_Y5_N1 1 " "Info: 3: + IC(5.026 ns) + CELL(0.175 ns) = 5.909 ns; Loc. = LC_X20_Y5_N1; Fanout = 1; REG Node = 'DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { P_DATA~12 DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 14.94 % ) " "Info: Total cell delay = 0.883 ns ( 14.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.026 ns ( 85.06 % ) " "Info: Total interconnect delay = 5.026 ns ( 85.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.909 ns" { P_DATA[3] P_DATA~12 DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.909 ns" { P_DATA[3] {} P_DATA~12 {} DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.026ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_WE0 destination 5.749 ns - Shortest register " "Info: - Shortest clock path from clock \"P_WE0\" to destination register is 5.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_WE0 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_WE0 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 424 -384 -216 440 "P_WE0" "" } { 416 -216 -104 432 "P_WE0" "" } { 16 536 664 32 "P_WE0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(0.809 ns) 4.634 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 2 REG LC_X20_Y5_N7 10 " "Info: 2: + IC(3.117 ns) + CELL(0.809 ns) = 4.634 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.926 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.574 ns) 5.749 ns DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LC_X20_Y5_N1 1 " "Info: 3: + IC(0.541 ns) + CELL(0.574 ns) = 5.749 ns; Loc. = LC_X20_Y5_N1; Fanout = 1; REG Node = 'DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 36.37 % ) " "Info: Total cell delay = 2.091 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.658 ns ( 63.63 % ) " "Info: Total interconnect delay = 3.658 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.117ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.909 ns" { P_DATA[3] P_DATA~12 DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.909 ns" { P_DATA[3] {} P_DATA~12 {} DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.026ns } { 0.000ns 0.708ns 0.175ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.117ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "P_WE0 EXTRA14 COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 6.976 ns register " "Info: tco from clock \"P_WE0\" to destination pin \"EXTRA14\" through register \"COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]\" is 6.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_WE0 source 4.399 ns + Longest register " "Info: + Longest clock path from clock \"P_WE0\" to source register is 4.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_WE0 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_WE0 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 424 -384 -216 440 "P_WE0" "" } { 416 -216 -104 432 "P_WE0" "" } { 16 536 664 32 "P_WE0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(0.574 ns) 4.399 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 2 REG LC_X20_Y5_N7 10 " "Info: 2: + IC(3.117 ns) + CELL(0.574 ns) = 4.399 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.691 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 29.14 % ) " "Info: Total cell delay = 1.282 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.117 ns ( 70.86 % ) " "Info: Total interconnect delay = 3.117 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 3.117ns } { 0.000ns 0.708ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.342 ns + Longest register pin " "Info: + Longest register to pin delay is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 1 REG LC_X20_Y5_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(1.454 ns) 2.342 ns EXTRA14 2 PIN PIN_K14 0 " "Info: 2: + IC(0.888 ns) + CELL(1.454 ns) = 2.342 ns; Loc. = PIN_K14; Fanout = 0; PIN Node = 'EXTRA14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] EXTRA14 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 496 -456 -280 512 "EXTRA14" "" } { 488 -280 -160 504 "EXTRA14" "" } { 480 248 368 496 "EXTRA14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 62.08 % ) " "Info: Total cell delay = 1.454 ns ( 62.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 37.92 % ) " "Info: Total interconnect delay = 0.888 ns ( 37.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] EXTRA14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} EXTRA14 {} } { 0.000ns 0.888ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 3.117ns } { 0.000ns 0.708ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] EXTRA14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} EXTRA14 {} } { 0.000ns 0.888ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AICLK2 TP1 5.682 ns Longest " "Info: Longest tpd from source pin \"AICLK2\" to destination pin \"TP1\" is 5.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AICLK2 1 PIN PIN_E14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E14; Fanout = 1; PIN Node = 'AICLK2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK2 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 352 -480 -312 368 "AICLK2" "" } { 344 -312 -168 360 "AICLK2" "" } { 216 -304 -200 232 "AICLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.520 ns) + CELL(1.454 ns) 5.682 ns TP1 2 PIN PIN_J5 0 " "Info: 2: + IC(3.520 ns) + CELL(1.454 ns) = 5.682 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'TP1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { AICLK2 TP1 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 224 -480 -304 240 "TP1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.162 ns ( 38.05 % ) " "Info: Total cell delay = 2.162 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.520 ns ( 61.95 % ) " "Info: Total interconnect delay = 3.520 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { AICLK2 TP1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { AICLK2 {} AICLK2~combout {} TP1 {} } { 0.000ns 0.000ns 3.520ns } { 0.000ns 0.708ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[0\] P_DATA\[0\] P_WE0 2.945 ns register " "Info: th for register \"DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"P_DATA\[0\]\", clock pin = \"P_WE0\") is 2.945 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P_WE0 destination 5.749 ns + Longest register " "Info: + Longest clock path from clock \"P_WE0\" to destination register is 5.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_WE0 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = 'P_WE0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_WE0 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 424 -384 -216 440 "P_WE0" "" } { 416 -216 -104 432 "P_WE0" "" } { 16 536 664 32 "P_WE0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(0.809 ns) 4.634 ns COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\] 2 REG LC_X20_Y5_N7 10 " "Info: 2: + IC(3.117 ns) + CELL(0.809 ns) = 4.634 ns; Loc. = LC_X20_Y5_N7; Fanout = 10; REG Node = 'COUNTER_25:inst4\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.926 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.574 ns) 5.749 ns DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LC_X20_Y5_N2 1 " "Info: 3: + IC(0.541 ns) + CELL(0.574 ns) = 5.749 ns; Loc. = LC_X20_Y5_N2; Fanout = 1; REG Node = 'DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 36.37 % ) " "Info: Total cell delay = 2.091 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.658 ns ( 63.63 % ) " "Info: Total interconnect delay = 3.658 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.117ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.942 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns P_DATA\[0\] 1 PIN PIN_L16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L16; Fanout = 1; PIN Node = 'P_DATA\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_DATA[0] } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns P_DATA~15 2 COMB IOC_X21_Y5_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = IOC_X21_Y5_N2; Fanout = 1; COMB Node = 'P_DATA~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { P_DATA[0] P_DATA~15 } "NODE_NAME" } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.175 ns) 2.942 ns DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LC_X20_Y5_N2 1 " "Info: 3: + IC(2.059 ns) + CELL(0.175 ns) = 2.942 ns; Loc. = LC_X20_Y5_N2; Fanout = 1; REG Node = 'DFF_8:inst26\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { P_DATA~15 DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 30.01 % ) " "Info: Total cell delay = 0.883 ns ( 30.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 69.99 % ) " "Info: Total interconnect delay = 2.059 ns ( 69.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { P_DATA[0] P_DATA~15 DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { P_DATA[0] {} P_DATA~15 {} DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { P_WE0 COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { P_WE0 {} P_WE0~combout {} COUNTER_25:inst4|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[1] {} DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.117ns 0.541ns } { 0.000ns 0.708ns 0.809ns 0.574ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { P_DATA[0] P_DATA~15 DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { P_DATA[0] {} P_DATA~15 {} DFF_8:inst26|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.708ns 0.175ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 16:02:28 2011 " "Info: Processing ended: Tue Nov 29 16:02:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
