

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Tue Sep 27 15:14:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.194 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+----------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+----------+
        |grp_run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2_fu_176  |run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2  |    24580|    24580|  0.492 ms|  0.492 ms|  24580|  24580|        no|
        |grp_run_Pipeline_VITIS_LOOP_668_3_fu_278                   |run_Pipeline_VITIS_LOOP_668_3                   |       66|       66|  1.320 us|  1.320 us|     66|     66|        no|
        |grp_runTestAfterInit_fu_286                                |runTestAfterInit                                |       33|      114|  0.660 us|  2.280 us|     21|     92|  dataflow|
        |grp_runTrainAfterInit_fu_396                               |runTrainAfterInit                               |       25|      389|  0.500 us|  7.780 us|     21|    369|  dataflow|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_675_4  |        ?|        ?|  62 ~ 507|          -|          -|   inf|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       80|  394|   65774|  70613|    0|
|Memory           |       96|    -|   24584|   9224|    0|
|Multiplexer      |        -|    -|       -|   5150|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      176|  394|   90378|  85001|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       62|  179|      84|    159|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+-----+-------+-------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                                            |control_s_axi                                   |       80|    0|    356|    329|    0|
    |grp_runTestAfterInit_fu_286                                |runTestAfterInit                                |        0|   56|  26463|  18089|    0|
    |grp_runTrainAfterInit_fu_396                               |runTrainAfterInit                               |        0|  125|  38253|  44441|    0|
    |grp_run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2_fu_176  |run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2  |        0|  213|    685|   7691|    0|
    |grp_run_Pipeline_VITIS_LOOP_668_3_fu_278                   |run_Pipeline_VITIS_LOOP_668_3                   |        0|    0|     17|     63|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                      |                                                |       80|  394|  65774|  70613|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |n_regions_V_U  |n_regions_V_RAM_AUTO_1R1W  |        0|    8|    8|    0|    64|    8|     1|          512|
    |regions_16_U   |regions_16_RAM_AUTO_1R1W   |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_32_U   |regions_16_RAM_AUTO_1R1W   |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_48_U   |regions_16_RAM_AUTO_1R1W   |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_U      |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_17_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_33_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_2_U    |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_18_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_34_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_3_U    |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_19_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_35_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_4_U    |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_20_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_36_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_5_U    |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_21_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_37_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_6_U    |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_22_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_38_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_7_U    |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_23_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_39_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_8_U    |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_24_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_40_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_9_U    |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_25_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_41_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_10_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_26_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_42_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_11_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_27_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_43_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_12_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_28_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_44_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_13_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_29_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_45_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_14_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_30_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_46_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_15_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_31_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    |regions_47_U   |regions_RAM_AUTO_1R1W      |        2|  512|  192|    0|   512|   32|     1|        16384|
    +---------------+---------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total          |                           |       96|24584| 9224|    0| 24640| 1544|    49|       786944|
    +---------------+---------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_runTestAfterInit_fu_286_toScheduler_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_286_ap_done     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_286_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTrainAfterInit_fu_396_ap_done    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTrainAfterInit_fu_396_ap_ready   |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  14|           7|           7|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  42|          8|    1|          8|
    |ap_done                          |   9|          2|    1|          2|
    |n_regions_V_address0             |  20|          4|    6|         24|
    |n_regions_V_ce0                  |  20|          4|    1|          4|
    |n_regions_V_d0                   |  14|          3|    8|         24|
    |n_regions_V_we0                  |  14|          3|    1|          3|
    |regions_10_address0              |  20|          4|    9|         36|
    |regions_10_address1              |  14|          3|    9|         27|
    |regions_10_ce0                   |  20|          4|    1|          4|
    |regions_10_ce1                   |  14|          3|    1|          3|
    |regions_10_d0                    |  14|          3|   32|         96|
    |regions_10_we0                   |  14|          3|    1|          3|
    |regions_10_we1                   |   9|          2|    1|          2|
    |regions_11_address0              |  20|          4|    9|         36|
    |regions_11_address1              |  14|          3|    9|         27|
    |regions_11_ce0                   |  20|          4|    1|          4|
    |regions_11_ce1                   |  14|          3|    1|          3|
    |regions_11_d0                    |  14|          3|   32|         96|
    |regions_11_we0                   |  14|          3|    1|          3|
    |regions_11_we1                   |   9|          2|    1|          2|
    |regions_12_address0              |  20|          4|    9|         36|
    |regions_12_address1              |  14|          3|    9|         27|
    |regions_12_ce0                   |  20|          4|    1|          4|
    |regions_12_ce1                   |  14|          3|    1|          3|
    |regions_12_d0                    |  14|          3|   32|         96|
    |regions_12_we0                   |  14|          3|    1|          3|
    |regions_12_we1                   |   9|          2|    1|          2|
    |regions_13_address0              |  20|          4|    9|         36|
    |regions_13_address1              |  14|          3|    9|         27|
    |regions_13_ce0                   |  20|          4|    1|          4|
    |regions_13_ce1                   |  14|          3|    1|          3|
    |regions_13_d0                    |  14|          3|   32|         96|
    |regions_13_we0                   |  14|          3|    1|          3|
    |regions_13_we1                   |   9|          2|    1|          2|
    |regions_14_address0              |  20|          4|    9|         36|
    |regions_14_address1              |  14|          3|    9|         27|
    |regions_14_ce0                   |  20|          4|    1|          4|
    |regions_14_ce1                   |  14|          3|    1|          3|
    |regions_14_d0                    |  14|          3|   32|         96|
    |regions_14_we0                   |  14|          3|    1|          3|
    |regions_14_we1                   |   9|          2|    1|          2|
    |regions_15_address0              |  20|          4|    9|         36|
    |regions_15_address1              |  14|          3|    9|         27|
    |regions_15_ce0                   |  20|          4|    1|          4|
    |regions_15_ce1                   |  14|          3|    1|          3|
    |regions_15_d0                    |  14|          3|   32|         96|
    |regions_15_we0                   |  14|          3|    1|          3|
    |regions_15_we1                   |   9|          2|    1|          2|
    |regions_16_address0              |  20|          4|    9|         36|
    |regions_16_address1              |  14|          3|    9|         27|
    |regions_16_ce0                   |  20|          4|    1|          4|
    |regions_16_ce1                   |  14|          3|    1|          3|
    |regions_16_d0                    |  14|          3|   32|         96|
    |regions_16_we0                   |  14|          3|    1|          3|
    |regions_17_address0              |  20|          4|    9|         36|
    |regions_17_address1              |  14|          3|    9|         27|
    |regions_17_ce0                   |  20|          4|    1|          4|
    |regions_17_ce1                   |  14|          3|    1|          3|
    |regions_17_d0                    |  14|          3|   32|         96|
    |regions_17_we0                   |  14|          3|    1|          3|
    |regions_17_we1                   |   9|          2|    1|          2|
    |regions_18_address0              |  20|          4|    9|         36|
    |regions_18_address1              |  14|          3|    9|         27|
    |regions_18_ce0                   |  20|          4|    1|          4|
    |regions_18_ce1                   |  14|          3|    1|          3|
    |regions_18_d0                    |  14|          3|   32|         96|
    |regions_18_we0                   |  14|          3|    1|          3|
    |regions_18_we1                   |   9|          2|    1|          2|
    |regions_19_address0              |  20|          4|    9|         36|
    |regions_19_address1              |  14|          3|    9|         27|
    |regions_19_ce0                   |  20|          4|    1|          4|
    |regions_19_ce1                   |  14|          3|    1|          3|
    |regions_19_d0                    |  14|          3|   32|         96|
    |regions_19_we0                   |  14|          3|    1|          3|
    |regions_19_we1                   |   9|          2|    1|          2|
    |regions_20_address0              |  20|          4|    9|         36|
    |regions_20_address1              |  14|          3|    9|         27|
    |regions_20_ce0                   |  20|          4|    1|          4|
    |regions_20_ce1                   |  14|          3|    1|          3|
    |regions_20_d0                    |  14|          3|   32|         96|
    |regions_20_we0                   |  14|          3|    1|          3|
    |regions_20_we1                   |   9|          2|    1|          2|
    |regions_21_address0              |  20|          4|    9|         36|
    |regions_21_address1              |  14|          3|    9|         27|
    |regions_21_ce0                   |  20|          4|    1|          4|
    |regions_21_ce1                   |  14|          3|    1|          3|
    |regions_21_d0                    |  14|          3|   32|         96|
    |regions_21_we0                   |  14|          3|    1|          3|
    |regions_21_we1                   |   9|          2|    1|          2|
    |regions_22_address0              |  20|          4|    9|         36|
    |regions_22_address1              |  14|          3|    9|         27|
    |regions_22_ce0                   |  20|          4|    1|          4|
    |regions_22_ce1                   |  14|          3|    1|          3|
    |regions_22_d0                    |  14|          3|   32|         96|
    |regions_22_we0                   |  14|          3|    1|          3|
    |regions_22_we1                   |   9|          2|    1|          2|
    |regions_23_address0              |  20|          4|    9|         36|
    |regions_23_address1              |  14|          3|    9|         27|
    |regions_23_ce0                   |  20|          4|    1|          4|
    |regions_23_ce1                   |  14|          3|    1|          3|
    |regions_23_d0                    |  14|          3|   32|         96|
    |regions_23_we0                   |  14|          3|    1|          3|
    |regions_23_we1                   |   9|          2|    1|          2|
    |regions_24_address0              |  20|          4|    9|         36|
    |regions_24_address1              |  14|          3|    9|         27|
    |regions_24_ce0                   |  20|          4|    1|          4|
    |regions_24_ce1                   |  14|          3|    1|          3|
    |regions_24_d0                    |  14|          3|   32|         96|
    |regions_24_we0                   |  14|          3|    1|          3|
    |regions_24_we1                   |   9|          2|    1|          2|
    |regions_25_address0              |  20|          4|    9|         36|
    |regions_25_address1              |  14|          3|    9|         27|
    |regions_25_ce0                   |  20|          4|    1|          4|
    |regions_25_ce1                   |  14|          3|    1|          3|
    |regions_25_d0                    |  14|          3|   32|         96|
    |regions_25_we0                   |  14|          3|    1|          3|
    |regions_25_we1                   |   9|          2|    1|          2|
    |regions_26_address0              |  20|          4|    9|         36|
    |regions_26_address1              |  14|          3|    9|         27|
    |regions_26_ce0                   |  20|          4|    1|          4|
    |regions_26_ce1                   |  14|          3|    1|          3|
    |regions_26_d0                    |  14|          3|   32|         96|
    |regions_26_we0                   |  14|          3|    1|          3|
    |regions_26_we1                   |   9|          2|    1|          2|
    |regions_27_address0              |  20|          4|    9|         36|
    |regions_27_address1              |  14|          3|    9|         27|
    |regions_27_ce0                   |  20|          4|    1|          4|
    |regions_27_ce1                   |  14|          3|    1|          3|
    |regions_27_d0                    |  14|          3|   32|         96|
    |regions_27_we0                   |  14|          3|    1|          3|
    |regions_27_we1                   |   9|          2|    1|          2|
    |regions_28_address0              |  20|          4|    9|         36|
    |regions_28_address1              |  14|          3|    9|         27|
    |regions_28_ce0                   |  20|          4|    1|          4|
    |regions_28_ce1                   |  14|          3|    1|          3|
    |regions_28_d0                    |  14|          3|   32|         96|
    |regions_28_we0                   |  14|          3|    1|          3|
    |regions_28_we1                   |   9|          2|    1|          2|
    |regions_29_address0              |  20|          4|    9|         36|
    |regions_29_address1              |  14|          3|    9|         27|
    |regions_29_ce0                   |  20|          4|    1|          4|
    |regions_29_ce1                   |  14|          3|    1|          3|
    |regions_29_d0                    |  14|          3|   32|         96|
    |regions_29_we0                   |  14|          3|    1|          3|
    |regions_29_we1                   |   9|          2|    1|          2|
    |regions_2_address0               |  20|          4|    9|         36|
    |regions_2_address1               |  14|          3|    9|         27|
    |regions_2_ce0                    |  20|          4|    1|          4|
    |regions_2_ce1                    |  14|          3|    1|          3|
    |regions_2_d0                     |  14|          3|   32|         96|
    |regions_2_we0                    |  14|          3|    1|          3|
    |regions_2_we1                    |   9|          2|    1|          2|
    |regions_30_address0              |  20|          4|    9|         36|
    |regions_30_address1              |  14|          3|    9|         27|
    |regions_30_ce0                   |  20|          4|    1|          4|
    |regions_30_ce1                   |  14|          3|    1|          3|
    |regions_30_d0                    |  14|          3|   32|         96|
    |regions_30_we0                   |  14|          3|    1|          3|
    |regions_30_we1                   |   9|          2|    1|          2|
    |regions_31_address0              |  20|          4|    9|         36|
    |regions_31_address1              |  14|          3|    9|         27|
    |regions_31_ce0                   |  20|          4|    1|          4|
    |regions_31_ce1                   |  14|          3|    1|          3|
    |regions_31_d0                    |  14|          3|   32|         96|
    |regions_31_we0                   |  14|          3|    1|          3|
    |regions_31_we1                   |   9|          2|    1|          2|
    |regions_32_address0              |  20|          4|    9|         36|
    |regions_32_address1              |  14|          3|    9|         27|
    |regions_32_ce0                   |  20|          4|    1|          4|
    |regions_32_ce1                   |  14|          3|    1|          3|
    |regions_32_d0                    |  14|          3|   32|         96|
    |regions_32_we0                   |  14|          3|    1|          3|
    |regions_33_address0              |  20|          4|    9|         36|
    |regions_33_address1              |  14|          3|    9|         27|
    |regions_33_ce0                   |  20|          4|    1|          4|
    |regions_33_ce1                   |  14|          3|    1|          3|
    |regions_33_d0                    |  14|          3|   32|         96|
    |regions_33_we0                   |  14|          3|    1|          3|
    |regions_33_we1                   |   9|          2|    1|          2|
    |regions_34_address0              |  20|          4|    9|         36|
    |regions_34_address1              |  14|          3|    9|         27|
    |regions_34_ce0                   |  20|          4|    1|          4|
    |regions_34_ce1                   |  14|          3|    1|          3|
    |regions_34_d0                    |  14|          3|   32|         96|
    |regions_34_we0                   |  14|          3|    1|          3|
    |regions_34_we1                   |   9|          2|    1|          2|
    |regions_35_address0              |  20|          4|    9|         36|
    |regions_35_address1              |  14|          3|    9|         27|
    |regions_35_ce0                   |  20|          4|    1|          4|
    |regions_35_ce1                   |  14|          3|    1|          3|
    |regions_35_d0                    |  14|          3|   32|         96|
    |regions_35_we0                   |  14|          3|    1|          3|
    |regions_35_we1                   |   9|          2|    1|          2|
    |regions_36_address0              |  20|          4|    9|         36|
    |regions_36_address1              |  14|          3|    9|         27|
    |regions_36_ce0                   |  20|          4|    1|          4|
    |regions_36_ce1                   |  14|          3|    1|          3|
    |regions_36_d0                    |  14|          3|   32|         96|
    |regions_36_we0                   |  14|          3|    1|          3|
    |regions_36_we1                   |   9|          2|    1|          2|
    |regions_37_address0              |  20|          4|    9|         36|
    |regions_37_address1              |  14|          3|    9|         27|
    |regions_37_ce0                   |  20|          4|    1|          4|
    |regions_37_ce1                   |  14|          3|    1|          3|
    |regions_37_d0                    |  14|          3|   32|         96|
    |regions_37_we0                   |  14|          3|    1|          3|
    |regions_37_we1                   |   9|          2|    1|          2|
    |regions_38_address0              |  20|          4|    9|         36|
    |regions_38_address1              |  14|          3|    9|         27|
    |regions_38_ce0                   |  20|          4|    1|          4|
    |regions_38_ce1                   |  14|          3|    1|          3|
    |regions_38_d0                    |  14|          3|   32|         96|
    |regions_38_we0                   |  14|          3|    1|          3|
    |regions_38_we1                   |   9|          2|    1|          2|
    |regions_39_address0              |  20|          4|    9|         36|
    |regions_39_address1              |  14|          3|    9|         27|
    |regions_39_ce0                   |  20|          4|    1|          4|
    |regions_39_ce1                   |  14|          3|    1|          3|
    |regions_39_d0                    |  14|          3|   32|         96|
    |regions_39_we0                   |  14|          3|    1|          3|
    |regions_39_we1                   |   9|          2|    1|          2|
    |regions_3_address0               |  20|          4|    9|         36|
    |regions_3_address1               |  14|          3|    9|         27|
    |regions_3_ce0                    |  20|          4|    1|          4|
    |regions_3_ce1                    |  14|          3|    1|          3|
    |regions_3_d0                     |  14|          3|   32|         96|
    |regions_3_we0                    |  14|          3|    1|          3|
    |regions_3_we1                    |   9|          2|    1|          2|
    |regions_40_address0              |  20|          4|    9|         36|
    |regions_40_address1              |  14|          3|    9|         27|
    |regions_40_ce0                   |  20|          4|    1|          4|
    |regions_40_ce1                   |  14|          3|    1|          3|
    |regions_40_d0                    |  14|          3|   32|         96|
    |regions_40_we0                   |  14|          3|    1|          3|
    |regions_40_we1                   |   9|          2|    1|          2|
    |regions_41_address0              |  20|          4|    9|         36|
    |regions_41_address1              |  14|          3|    9|         27|
    |regions_41_ce0                   |  20|          4|    1|          4|
    |regions_41_ce1                   |  14|          3|    1|          3|
    |regions_41_d0                    |  14|          3|   32|         96|
    |regions_41_we0                   |  14|          3|    1|          3|
    |regions_41_we1                   |   9|          2|    1|          2|
    |regions_42_address0              |  20|          4|    9|         36|
    |regions_42_address1              |  14|          3|    9|         27|
    |regions_42_ce0                   |  20|          4|    1|          4|
    |regions_42_ce1                   |  14|          3|    1|          3|
    |regions_42_d0                    |  14|          3|   32|         96|
    |regions_42_we0                   |  14|          3|    1|          3|
    |regions_42_we1                   |   9|          2|    1|          2|
    |regions_43_address0              |  20|          4|    9|         36|
    |regions_43_address1              |  14|          3|    9|         27|
    |regions_43_ce0                   |  20|          4|    1|          4|
    |regions_43_ce1                   |  14|          3|    1|          3|
    |regions_43_d0                    |  14|          3|   32|         96|
    |regions_43_we0                   |  14|          3|    1|          3|
    |regions_43_we1                   |   9|          2|    1|          2|
    |regions_44_address0              |  20|          4|    9|         36|
    |regions_44_address1              |  14|          3|    9|         27|
    |regions_44_ce0                   |  20|          4|    1|          4|
    |regions_44_ce1                   |  14|          3|    1|          3|
    |regions_44_d0                    |  14|          3|   32|         96|
    |regions_44_we0                   |  14|          3|    1|          3|
    |regions_44_we1                   |   9|          2|    1|          2|
    |regions_45_address0              |  20|          4|    9|         36|
    |regions_45_address1              |  14|          3|    9|         27|
    |regions_45_ce0                   |  20|          4|    1|          4|
    |regions_45_ce1                   |  14|          3|    1|          3|
    |regions_45_d0                    |  14|          3|   32|         96|
    |regions_45_we0                   |  14|          3|    1|          3|
    |regions_45_we1                   |   9|          2|    1|          2|
    |regions_46_address0              |  20|          4|    9|         36|
    |regions_46_address1              |  14|          3|    9|         27|
    |regions_46_ce0                   |  20|          4|    1|          4|
    |regions_46_ce1                   |  14|          3|    1|          3|
    |regions_46_d0                    |  14|          3|   32|         96|
    |regions_46_we0                   |  14|          3|    1|          3|
    |regions_46_we1                   |   9|          2|    1|          2|
    |regions_47_address0              |  20|          4|    9|         36|
    |regions_47_address1              |  14|          3|    9|         27|
    |regions_47_ce0                   |  20|          4|    1|          4|
    |regions_47_ce1                   |  14|          3|    1|          3|
    |regions_47_d0                    |  14|          3|   32|         96|
    |regions_47_we0                   |  14|          3|    1|          3|
    |regions_47_we1                   |   9|          2|    1|          2|
    |regions_48_address0              |  20|          4|    9|         36|
    |regions_48_address1              |  14|          3|    9|         27|
    |regions_48_ce0                   |  20|          4|    1|          4|
    |regions_48_ce1                   |  14|          3|    1|          3|
    |regions_48_d0                    |  14|          3|   32|         96|
    |regions_48_we0                   |  14|          3|    1|          3|
    |regions_4_address0               |  20|          4|    9|         36|
    |regions_4_address1               |  14|          3|    9|         27|
    |regions_4_ce0                    |  20|          4|    1|          4|
    |regions_4_ce1                    |  14|          3|    1|          3|
    |regions_4_d0                     |  14|          3|   32|         96|
    |regions_4_we0                    |  14|          3|    1|          3|
    |regions_4_we1                    |   9|          2|    1|          2|
    |regions_5_address0               |  20|          4|    9|         36|
    |regions_5_address1               |  14|          3|    9|         27|
    |regions_5_ce0                    |  20|          4|    1|          4|
    |regions_5_ce1                    |  14|          3|    1|          3|
    |regions_5_d0                     |  14|          3|   32|         96|
    |regions_5_we0                    |  14|          3|    1|          3|
    |regions_5_we1                    |   9|          2|    1|          2|
    |regions_6_address0               |  20|          4|    9|         36|
    |regions_6_address1               |  14|          3|    9|         27|
    |regions_6_ce0                    |  20|          4|    1|          4|
    |regions_6_ce1                    |  14|          3|    1|          3|
    |regions_6_d0                     |  14|          3|   32|         96|
    |regions_6_we0                    |  14|          3|    1|          3|
    |regions_6_we1                    |   9|          2|    1|          2|
    |regions_7_address0               |  20|          4|    9|         36|
    |regions_7_address1               |  14|          3|    9|         27|
    |regions_7_ce0                    |  20|          4|    1|          4|
    |regions_7_ce1                    |  14|          3|    1|          3|
    |regions_7_d0                     |  14|          3|   32|         96|
    |regions_7_we0                    |  14|          3|    1|          3|
    |regions_7_we1                    |   9|          2|    1|          2|
    |regions_8_address0               |  20|          4|    9|         36|
    |regions_8_address1               |  14|          3|    9|         27|
    |regions_8_ce0                    |  20|          4|    1|          4|
    |regions_8_ce1                    |  14|          3|    1|          3|
    |regions_8_d0                     |  14|          3|   32|         96|
    |regions_8_we0                    |  14|          3|    1|          3|
    |regions_8_we1                    |   9|          2|    1|          2|
    |regions_9_address0               |  20|          4|    9|         36|
    |regions_9_address1               |  14|          3|    9|         27|
    |regions_9_ce0                    |  20|          4|    1|          4|
    |regions_9_ce1                    |  14|          3|    1|          3|
    |regions_9_d0                     |  14|          3|   32|         96|
    |regions_9_we0                    |  14|          3|    1|          3|
    |regions_9_we1                    |   9|          2|    1|          2|
    |regions_address0                 |  20|          4|    9|         36|
    |regions_address1                 |  14|          3|    9|         27|
    |regions_ce0                      |  20|          4|    1|          4|
    |regions_ce1                      |  14|          3|    1|          3|
    |regions_d0                       |  14|          3|   32|         96|
    |regions_we0                      |  14|          3|    1|          3|
    |regions_we1                      |   9|          2|    1|          2|
    |testStream_TREADY_int_regslice   |   9|          2|    1|          2|
    |trainStream_TREADY_int_regslice  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |5150|       1078| 2609|       8271|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  7|   0|    7|          0|
    |ap_done_reg                                                             |  1|   0|    1|          0|
    |ap_rst_n_inv                                                            |  1|   0|    1|          0|
    |ap_rst_reg_1                                                            |  1|   0|    1|          0|
    |ap_rst_reg_2                                                            |  1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_286_ap_done                         |  1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_286_ap_ready                        |  1|   0|    1|          0|
    |ap_sync_reg_grp_runTrainAfterInit_fu_396_ap_done                        |  1|   0|    1|          0|
    |ap_sync_reg_grp_runTrainAfterInit_fu_396_ap_ready                       |  1|   0|    1|          0|
    |fsmstate_V                                                              |  1|   0|    1|          0|
    |grp_runTestAfterInit_fu_286_ap_start_reg                                |  1|   0|    1|          0|
    |grp_runTrainAfterInit_fu_396_ap_start_reg                               |  1|   0|    1|          0|
    |grp_run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2_fu_176_ap_start_reg  |  1|   0|    1|          0|
    |grp_run_Pipeline_VITIS_LOOP_668_3_fu_278_ap_start_reg                   |  1|   0|    1|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   | 20|   0|   20|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   18|          s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   18|          s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           run|  return value|
|testStream_TDATA       |   in|  320|           axis|    testStream|       pointer|
|testStream_TVALID      |   in|    1|           axis|    testStream|       pointer|
|testStream_TREADY      |  out|    1|           axis|    testStream|       pointer|
|trainStream_TDATA      |   in|  320|           axis|   trainStream|       pointer|
|trainStream_TVALID     |   in|    1|           axis|   trainStream|       pointer|
|trainStream_TREADY     |  out|    1|           axis|   trainStream|       pointer|
|toScheduler_TDATA      |  out|    8|           axis|   toScheduler|       pointer|
|toScheduler_TVALID     |  out|    1|           axis|   toScheduler|       pointer|
|toScheduler_TREADY     |   in|    1|           axis|   toScheduler|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln615 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [detector_solid/abs_solid_detector.cpp:615]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln615 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0" [detector_solid/abs_solid_detector.cpp:615]   --->   Operation 9 'specinterface' 'specinterface_ln615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_0, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_12, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %errorInTask"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_16, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_12, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %outcomeInRam"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %testStream, void @empty_19, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i320 %testStream"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %trainStream, void @empty_19, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i320 %trainStream"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_7, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_12, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %trainedRegions, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %trainedRegions"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_6, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_12, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %n_regions_in, i64 666, i64 207, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_19, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %toScheduler"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 33 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_16, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 34 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_15, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 35 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_14, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 36 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_13, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 37 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_12, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 38 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_11, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 39 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_10, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 40 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_9, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 41 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_8, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 42 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 43 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 44 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 45 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 46 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 47 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 48 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 49 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_32, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 50 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_31, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 51 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_30, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 52 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_29, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 53 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_28, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 54 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_27, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 55 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_26, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 56 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_25, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 57 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_24, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 58 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_23, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 59 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_22, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 60 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_21, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 61 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_20, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 62 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_19, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 63 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_18, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 64 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_17, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 65 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_48, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 66 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_47, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 67 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_46, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 68 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_45, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 69 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_44, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 70 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_43, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 71 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_42, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 72 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_41, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 73 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_40, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 74 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_39, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 75 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_38, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 76 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_37, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 77 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_36, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 78 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_35, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 79 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_34, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 80 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specreset_ln626 = specreset void @_ssdm_op_SpecReset, i32 %regions_33, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:626]   --->   Operation 81 'specreset' 'specreset_ln626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%fsmstate_V_load = load i1 %fsmstate_V"   --->   Operation 82 'load' 'fsmstate_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln655 = br i1 %fsmstate_V_load, void %for.inc.preheader, void %while.body.preheader" [detector_solid/abs_solid_detector.cpp:655]   --->   Operation 83 'br' 'br_ln655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln676 = br void %while.body" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 84 'br' 'br_ln676' <Predicate = (fsmstate_V_load)> <Delay = 0.00>

State 2 <SV = 2> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2, i32 %trainedRegions, i32 %regions, i32 %regions_17, i32 %regions_33, i32 %regions_2, i32 %regions_18, i32 %regions_34, i32 %regions_3, i32 %regions_19, i32 %regions_35, i32 %regions_4, i32 %regions_20, i32 %regions_36, i32 %regions_5, i32 %regions_21, i32 %regions_37, i32 %regions_6, i32 %regions_22, i32 %regions_38, i32 %regions_7, i32 %regions_23, i32 %regions_39, i32 %regions_8, i32 %regions_24, i32 %regions_40, i32 %regions_9, i32 %regions_25, i32 %regions_41, i32 %regions_10, i32 %regions_26, i32 %regions_42, i32 %regions_11, i32 %regions_27, i32 %regions_43, i32 %regions_12, i32 %regions_28, i32 %regions_44, i32 %regions_13, i32 %regions_29, i32 %regions_45, i32 %regions_14, i32 %regions_30, i32 %regions_46, i32 %regions_15, i32 %regions_31, i32 %regions_47, i32 %regions_16, i32 %regions_32, i32 %regions_48"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln0 = call void @run_Pipeline_VITIS_LOOP_668_3, i8 %n_regions_in, i8 %n_regions_V"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 3> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2, i32 %trainedRegions, i32 %regions, i32 %regions_17, i32 %regions_33, i32 %regions_2, i32 %regions_18, i32 %regions_34, i32 %regions_3, i32 %regions_19, i32 %regions_35, i32 %regions_4, i32 %regions_20, i32 %regions_36, i32 %regions_5, i32 %regions_21, i32 %regions_37, i32 %regions_6, i32 %regions_22, i32 %regions_38, i32 %regions_7, i32 %regions_23, i32 %regions_39, i32 %regions_8, i32 %regions_24, i32 %regions_40, i32 %regions_9, i32 %regions_25, i32 %regions_41, i32 %regions_10, i32 %regions_26, i32 %regions_42, i32 %regions_11, i32 %regions_27, i32 %regions_43, i32 %regions_12, i32 %regions_28, i32 %regions_44, i32 %regions_13, i32 %regions_29, i32 %regions_45, i32 %regions_14, i32 %regions_30, i32 %regions_46, i32 %regions_15, i32 %regions_31, i32 %regions_47, i32 %regions_16, i32 %regions_32, i32 %regions_48"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @run_Pipeline_VITIS_LOOP_668_3, i8 %n_regions_in, i8 %n_regions_V"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln673 = store i1 1, i1 %fsmstate_V" [detector_solid/abs_solid_detector.cpp:673]   --->   Operation 89 'store' 'store_ln673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln682 = ret" [detector_solid/abs_solid_detector.cpp:682]   --->   Operation 90 'ret' 'ret_ln682' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln676 = call void @runTestAfterInit, i320 %testStream, i288 %outcomeInRam, i8 %toScheduler, i1 %errorInTask, i8 %n_regions_V, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 91 'call' 'call_ln676' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln676 = call void @runTestAfterInit, i320 %testStream, i288 %outcomeInRam, i8 %toScheduler, i1 %errorInTask, i8 %n_regions_V, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 92 'call' 'call_ln676' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln677 = call void @runTrainAfterInit, i320 %trainStream, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:677]   --->   Operation 93 'call' 'call_ln677' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln676 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [detector_solid/abs_solid_detector.cpp:676]   --->   Operation 94 'specloopname' 'specloopname_ln676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln677 = call void @runTrainAfterInit, i320 %trainStream, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6, i32 %regions_7, i32 %regions_8, i32 %regions_9, i32 %regions_10, i32 %regions_11, i32 %regions_12, i32 %regions_13, i32 %regions_14, i32 %regions_15, i32 %regions_16, i32 %regions_17, i32 %regions_18, i32 %regions_19, i32 %regions_20, i32 %regions_21, i32 %regions_22, i32 %regions_23, i32 %regions_24, i32 %regions_25, i32 %regions_26, i32 %regions_27, i32 %regions_28, i32 %regions_29, i32 %regions_30, i32 %regions_31, i32 %regions_32, i32 %regions_33, i32 %regions_34, i32 %regions_35, i32 %regions_36, i32 %regions_37, i32 %regions_38, i32 %regions_39, i32 %regions_40, i32 %regions_41, i32 %regions_42, i32 %regions_43, i32 %regions_44, i32 %regions_45, i32 %regions_46, i32 %regions_47, i32 %regions_48, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:677]   --->   Operation 95 'call' 'call_ln677' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln675 = br void %while.body" [detector_solid/abs_solid_detector.cpp:675]   --->   Operation 96 'br' 'br_ln675' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ testStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trainStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trainedRegions]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ n_regions_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fsmstate_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ regions]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_33]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_34]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_35]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_36]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_37]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_38]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_39]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_44]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_45]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_46]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_47]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_48]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln615        (spectopmodule         ) [ 00000000]
specinterface_ln615        (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
specreset_ln626            (specreset             ) [ 00000000]
fsmstate_V_load            (load                  ) [ 01000000]
br_ln655                   (br                    ) [ 00000000]
br_ln676                   (br                    ) [ 00000000]
call_ln0                   (call                  ) [ 00000000]
call_ln0                   (call                  ) [ 00000000]
store_ln673                (store                 ) [ 00000000]
ret_ln682                  (ret                   ) [ 00000000]
call_ln676                 (call                  ) [ 00000000]
specloopname_ln676         (specloopname          ) [ 00000000]
call_ln677                 (call                  ) [ 00000000]
br_ln675                   (br                    ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="errorInTask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outcomeInRam">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="testStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="testStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trainStream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trainStream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trainedRegions">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trainedRegions"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_regions_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="toScheduler">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fsmstate_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmstate_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_17"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regions_33">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_33"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regions_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regions_18">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_18"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="regions_34">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_34"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="regions_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="regions_19">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_19"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="regions_35">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_35"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="regions_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="regions_20">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_20"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="regions_36">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_36"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="regions_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="regions_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_21"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="regions_37">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_37"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="regions_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_6"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="regions_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_22"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="regions_38">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_38"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="regions_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="regions_23">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_23"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="regions_39">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_39"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="regions_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_8"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="regions_24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_24"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="regions_40">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_40"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="regions_9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_9"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="regions_25">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_25"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="regions_41">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_41"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="regions_10">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_10"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="regions_26">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_26"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="regions_42">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_42"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="regions_11">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_11"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="regions_27">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_27"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="regions_43">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_43"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="regions_12">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_12"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="regions_28">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_28"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="regions_44">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_44"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="regions_13">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_13"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="regions_29">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_29"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="regions_45">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_45"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="regions_14">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_14"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="regions_30">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_30"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="regions_46">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_46"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="regions_15">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_15"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="regions_31">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_31"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="regions_47">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_47"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="regions_16">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_16"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="regions_32">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_32"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="regions_48">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_48"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="n_regions_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_Pipeline_VITIS_LOOP_668_3"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTestAfterInit"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runTrainAfterInit"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="grp_run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="32" slack="0"/>
<pin id="181" dir="0" index="4" bw="32" slack="0"/>
<pin id="182" dir="0" index="5" bw="32" slack="0"/>
<pin id="183" dir="0" index="6" bw="32" slack="0"/>
<pin id="184" dir="0" index="7" bw="32" slack="0"/>
<pin id="185" dir="0" index="8" bw="32" slack="0"/>
<pin id="186" dir="0" index="9" bw="32" slack="0"/>
<pin id="187" dir="0" index="10" bw="32" slack="0"/>
<pin id="188" dir="0" index="11" bw="32" slack="0"/>
<pin id="189" dir="0" index="12" bw="32" slack="0"/>
<pin id="190" dir="0" index="13" bw="32" slack="0"/>
<pin id="191" dir="0" index="14" bw="32" slack="0"/>
<pin id="192" dir="0" index="15" bw="32" slack="0"/>
<pin id="193" dir="0" index="16" bw="32" slack="0"/>
<pin id="194" dir="0" index="17" bw="32" slack="0"/>
<pin id="195" dir="0" index="18" bw="32" slack="0"/>
<pin id="196" dir="0" index="19" bw="32" slack="0"/>
<pin id="197" dir="0" index="20" bw="32" slack="0"/>
<pin id="198" dir="0" index="21" bw="32" slack="0"/>
<pin id="199" dir="0" index="22" bw="32" slack="0"/>
<pin id="200" dir="0" index="23" bw="32" slack="0"/>
<pin id="201" dir="0" index="24" bw="32" slack="0"/>
<pin id="202" dir="0" index="25" bw="32" slack="0"/>
<pin id="203" dir="0" index="26" bw="32" slack="0"/>
<pin id="204" dir="0" index="27" bw="32" slack="0"/>
<pin id="205" dir="0" index="28" bw="32" slack="0"/>
<pin id="206" dir="0" index="29" bw="32" slack="0"/>
<pin id="207" dir="0" index="30" bw="32" slack="0"/>
<pin id="208" dir="0" index="31" bw="32" slack="0"/>
<pin id="209" dir="0" index="32" bw="32" slack="0"/>
<pin id="210" dir="0" index="33" bw="32" slack="0"/>
<pin id="211" dir="0" index="34" bw="32" slack="0"/>
<pin id="212" dir="0" index="35" bw="32" slack="0"/>
<pin id="213" dir="0" index="36" bw="32" slack="0"/>
<pin id="214" dir="0" index="37" bw="32" slack="0"/>
<pin id="215" dir="0" index="38" bw="32" slack="0"/>
<pin id="216" dir="0" index="39" bw="32" slack="0"/>
<pin id="217" dir="0" index="40" bw="32" slack="0"/>
<pin id="218" dir="0" index="41" bw="32" slack="0"/>
<pin id="219" dir="0" index="42" bw="32" slack="0"/>
<pin id="220" dir="0" index="43" bw="32" slack="0"/>
<pin id="221" dir="0" index="44" bw="32" slack="0"/>
<pin id="222" dir="0" index="45" bw="32" slack="0"/>
<pin id="223" dir="0" index="46" bw="32" slack="0"/>
<pin id="224" dir="0" index="47" bw="32" slack="0"/>
<pin id="225" dir="0" index="48" bw="32" slack="0"/>
<pin id="226" dir="0" index="49" bw="32" slack="0"/>
<pin id="227" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_run_Pipeline_VITIS_LOOP_668_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_runTestAfterInit_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="320" slack="0"/>
<pin id="289" dir="0" index="2" bw="288" slack="0"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="0" index="4" bw="1" slack="0"/>
<pin id="292" dir="0" index="5" bw="8" slack="0"/>
<pin id="293" dir="0" index="6" bw="32" slack="0"/>
<pin id="294" dir="0" index="7" bw="32" slack="0"/>
<pin id="295" dir="0" index="8" bw="32" slack="0"/>
<pin id="296" dir="0" index="9" bw="32" slack="0"/>
<pin id="297" dir="0" index="10" bw="32" slack="0"/>
<pin id="298" dir="0" index="11" bw="32" slack="0"/>
<pin id="299" dir="0" index="12" bw="32" slack="0"/>
<pin id="300" dir="0" index="13" bw="32" slack="0"/>
<pin id="301" dir="0" index="14" bw="32" slack="0"/>
<pin id="302" dir="0" index="15" bw="32" slack="0"/>
<pin id="303" dir="0" index="16" bw="32" slack="0"/>
<pin id="304" dir="0" index="17" bw="32" slack="0"/>
<pin id="305" dir="0" index="18" bw="32" slack="0"/>
<pin id="306" dir="0" index="19" bw="32" slack="0"/>
<pin id="307" dir="0" index="20" bw="32" slack="0"/>
<pin id="308" dir="0" index="21" bw="32" slack="0"/>
<pin id="309" dir="0" index="22" bw="32" slack="0"/>
<pin id="310" dir="0" index="23" bw="32" slack="0"/>
<pin id="311" dir="0" index="24" bw="32" slack="0"/>
<pin id="312" dir="0" index="25" bw="32" slack="0"/>
<pin id="313" dir="0" index="26" bw="32" slack="0"/>
<pin id="314" dir="0" index="27" bw="32" slack="0"/>
<pin id="315" dir="0" index="28" bw="32" slack="0"/>
<pin id="316" dir="0" index="29" bw="32" slack="0"/>
<pin id="317" dir="0" index="30" bw="32" slack="0"/>
<pin id="318" dir="0" index="31" bw="32" slack="0"/>
<pin id="319" dir="0" index="32" bw="32" slack="0"/>
<pin id="320" dir="0" index="33" bw="32" slack="0"/>
<pin id="321" dir="0" index="34" bw="32" slack="0"/>
<pin id="322" dir="0" index="35" bw="32" slack="0"/>
<pin id="323" dir="0" index="36" bw="32" slack="0"/>
<pin id="324" dir="0" index="37" bw="32" slack="0"/>
<pin id="325" dir="0" index="38" bw="32" slack="0"/>
<pin id="326" dir="0" index="39" bw="32" slack="0"/>
<pin id="327" dir="0" index="40" bw="32" slack="0"/>
<pin id="328" dir="0" index="41" bw="32" slack="0"/>
<pin id="329" dir="0" index="42" bw="32" slack="0"/>
<pin id="330" dir="0" index="43" bw="32" slack="0"/>
<pin id="331" dir="0" index="44" bw="32" slack="0"/>
<pin id="332" dir="0" index="45" bw="32" slack="0"/>
<pin id="333" dir="0" index="46" bw="32" slack="0"/>
<pin id="334" dir="0" index="47" bw="32" slack="0"/>
<pin id="335" dir="0" index="48" bw="32" slack="0"/>
<pin id="336" dir="0" index="49" bw="32" slack="0"/>
<pin id="337" dir="0" index="50" bw="32" slack="0"/>
<pin id="338" dir="0" index="51" bw="32" slack="0"/>
<pin id="339" dir="0" index="52" bw="32" slack="0"/>
<pin id="340" dir="0" index="53" bw="32" slack="0"/>
<pin id="341" dir="1" index="54" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln676/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_runTrainAfterInit_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="0" slack="0"/>
<pin id="398" dir="0" index="1" bw="320" slack="0"/>
<pin id="399" dir="0" index="2" bw="32" slack="0"/>
<pin id="400" dir="0" index="3" bw="32" slack="0"/>
<pin id="401" dir="0" index="4" bw="32" slack="0"/>
<pin id="402" dir="0" index="5" bw="32" slack="0"/>
<pin id="403" dir="0" index="6" bw="32" slack="0"/>
<pin id="404" dir="0" index="7" bw="32" slack="0"/>
<pin id="405" dir="0" index="8" bw="32" slack="0"/>
<pin id="406" dir="0" index="9" bw="32" slack="0"/>
<pin id="407" dir="0" index="10" bw="32" slack="0"/>
<pin id="408" dir="0" index="11" bw="32" slack="0"/>
<pin id="409" dir="0" index="12" bw="32" slack="0"/>
<pin id="410" dir="0" index="13" bw="32" slack="0"/>
<pin id="411" dir="0" index="14" bw="32" slack="0"/>
<pin id="412" dir="0" index="15" bw="32" slack="0"/>
<pin id="413" dir="0" index="16" bw="32" slack="0"/>
<pin id="414" dir="0" index="17" bw="32" slack="0"/>
<pin id="415" dir="0" index="18" bw="32" slack="0"/>
<pin id="416" dir="0" index="19" bw="32" slack="0"/>
<pin id="417" dir="0" index="20" bw="32" slack="0"/>
<pin id="418" dir="0" index="21" bw="32" slack="0"/>
<pin id="419" dir="0" index="22" bw="32" slack="0"/>
<pin id="420" dir="0" index="23" bw="32" slack="0"/>
<pin id="421" dir="0" index="24" bw="32" slack="0"/>
<pin id="422" dir="0" index="25" bw="32" slack="0"/>
<pin id="423" dir="0" index="26" bw="32" slack="0"/>
<pin id="424" dir="0" index="27" bw="32" slack="0"/>
<pin id="425" dir="0" index="28" bw="32" slack="0"/>
<pin id="426" dir="0" index="29" bw="32" slack="0"/>
<pin id="427" dir="0" index="30" bw="32" slack="0"/>
<pin id="428" dir="0" index="31" bw="32" slack="0"/>
<pin id="429" dir="0" index="32" bw="32" slack="0"/>
<pin id="430" dir="0" index="33" bw="32" slack="0"/>
<pin id="431" dir="0" index="34" bw="32" slack="0"/>
<pin id="432" dir="0" index="35" bw="32" slack="0"/>
<pin id="433" dir="0" index="36" bw="32" slack="0"/>
<pin id="434" dir="0" index="37" bw="32" slack="0"/>
<pin id="435" dir="0" index="38" bw="32" slack="0"/>
<pin id="436" dir="0" index="39" bw="32" slack="0"/>
<pin id="437" dir="0" index="40" bw="32" slack="0"/>
<pin id="438" dir="0" index="41" bw="32" slack="0"/>
<pin id="439" dir="0" index="42" bw="32" slack="0"/>
<pin id="440" dir="0" index="43" bw="32" slack="0"/>
<pin id="441" dir="0" index="44" bw="32" slack="0"/>
<pin id="442" dir="0" index="45" bw="32" slack="0"/>
<pin id="443" dir="0" index="46" bw="32" slack="0"/>
<pin id="444" dir="0" index="47" bw="32" slack="0"/>
<pin id="445" dir="0" index="48" bw="32" slack="0"/>
<pin id="446" dir="0" index="49" bw="32" slack="0"/>
<pin id="447" dir="0" index="50" bw="8" slack="0"/>
<pin id="448" dir="1" index="51" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln677/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="fsmstate_V_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmstate_V_load/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln673_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln673/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="228"><net_src comp="162" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="176" pin=8"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="176" pin=10"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="176" pin=11"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="176" pin=12"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="176" pin=13"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="176" pin=14"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="176" pin=15"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="176" pin=16"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="176" pin=17"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="176" pin=18"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="176" pin=19"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="176" pin=20"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="176" pin=21"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="176" pin=22"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="176" pin=23"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="176" pin=24"/></net>

<net id="253"><net_src comp="62" pin="0"/><net_sink comp="176" pin=25"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="176" pin=26"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="176" pin=27"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="176" pin=28"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="176" pin=29"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="176" pin=30"/></net>

<net id="259"><net_src comp="74" pin="0"/><net_sink comp="176" pin=31"/></net>

<net id="260"><net_src comp="76" pin="0"/><net_sink comp="176" pin=32"/></net>

<net id="261"><net_src comp="78" pin="0"/><net_sink comp="176" pin=33"/></net>

<net id="262"><net_src comp="80" pin="0"/><net_sink comp="176" pin=34"/></net>

<net id="263"><net_src comp="82" pin="0"/><net_sink comp="176" pin=35"/></net>

<net id="264"><net_src comp="84" pin="0"/><net_sink comp="176" pin=36"/></net>

<net id="265"><net_src comp="86" pin="0"/><net_sink comp="176" pin=37"/></net>

<net id="266"><net_src comp="88" pin="0"/><net_sink comp="176" pin=38"/></net>

<net id="267"><net_src comp="90" pin="0"/><net_sink comp="176" pin=39"/></net>

<net id="268"><net_src comp="92" pin="0"/><net_sink comp="176" pin=40"/></net>

<net id="269"><net_src comp="94" pin="0"/><net_sink comp="176" pin=41"/></net>

<net id="270"><net_src comp="96" pin="0"/><net_sink comp="176" pin=42"/></net>

<net id="271"><net_src comp="98" pin="0"/><net_sink comp="176" pin=43"/></net>

<net id="272"><net_src comp="100" pin="0"/><net_sink comp="176" pin=44"/></net>

<net id="273"><net_src comp="102" pin="0"/><net_sink comp="176" pin=45"/></net>

<net id="274"><net_src comp="104" pin="0"/><net_sink comp="176" pin=46"/></net>

<net id="275"><net_src comp="106" pin="0"/><net_sink comp="176" pin=47"/></net>

<net id="276"><net_src comp="108" pin="0"/><net_sink comp="176" pin=48"/></net>

<net id="277"><net_src comp="110" pin="0"/><net_sink comp="176" pin=49"/></net>

<net id="283"><net_src comp="164" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="112" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="342"><net_src comp="168" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="344"><net_src comp="2" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="345"><net_src comp="12" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="347"><net_src comp="112" pin="0"/><net_sink comp="286" pin=5"/></net>

<net id="348"><net_src comp="16" pin="0"/><net_sink comp="286" pin=6"/></net>

<net id="349"><net_src comp="22" pin="0"/><net_sink comp="286" pin=7"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="286" pin=8"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="286" pin=9"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="286" pin=10"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="286" pin=11"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="286" pin=12"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="286" pin=13"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="286" pin=14"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="286" pin=15"/></net>

<net id="358"><net_src comp="76" pin="0"/><net_sink comp="286" pin=16"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="286" pin=17"/></net>

<net id="360"><net_src comp="88" pin="0"/><net_sink comp="286" pin=18"/></net>

<net id="361"><net_src comp="94" pin="0"/><net_sink comp="286" pin=19"/></net>

<net id="362"><net_src comp="100" pin="0"/><net_sink comp="286" pin=20"/></net>

<net id="363"><net_src comp="106" pin="0"/><net_sink comp="286" pin=21"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="286" pin=22"/></net>

<net id="365"><net_src comp="24" pin="0"/><net_sink comp="286" pin=23"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="286" pin=24"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="286" pin=25"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="286" pin=26"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="286" pin=27"/></net>

<net id="370"><net_src comp="54" pin="0"/><net_sink comp="286" pin=28"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="286" pin=29"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="286" pin=30"/></net>

<net id="373"><net_src comp="72" pin="0"/><net_sink comp="286" pin=31"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="286" pin=32"/></net>

<net id="375"><net_src comp="84" pin="0"/><net_sink comp="286" pin=33"/></net>

<net id="376"><net_src comp="90" pin="0"/><net_sink comp="286" pin=34"/></net>

<net id="377"><net_src comp="96" pin="0"/><net_sink comp="286" pin=35"/></net>

<net id="378"><net_src comp="102" pin="0"/><net_sink comp="286" pin=36"/></net>

<net id="379"><net_src comp="108" pin="0"/><net_sink comp="286" pin=37"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="286" pin=38"/></net>

<net id="381"><net_src comp="26" pin="0"/><net_sink comp="286" pin=39"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="286" pin=40"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="286" pin=41"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="286" pin=42"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="286" pin=43"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="286" pin=44"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="286" pin=45"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="286" pin=46"/></net>

<net id="389"><net_src comp="74" pin="0"/><net_sink comp="286" pin=47"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="286" pin=48"/></net>

<net id="391"><net_src comp="86" pin="0"/><net_sink comp="286" pin=49"/></net>

<net id="392"><net_src comp="92" pin="0"/><net_sink comp="286" pin=50"/></net>

<net id="393"><net_src comp="98" pin="0"/><net_sink comp="286" pin=51"/></net>

<net id="394"><net_src comp="104" pin="0"/><net_sink comp="286" pin=52"/></net>

<net id="395"><net_src comp="110" pin="0"/><net_sink comp="286" pin=53"/></net>

<net id="449"><net_src comp="170" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="450"><net_src comp="6" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="451"><net_src comp="16" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="452"><net_src comp="22" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="396" pin=4"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="396" pin=5"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="396" pin=6"/></net>

<net id="456"><net_src comp="46" pin="0"/><net_sink comp="396" pin=7"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="396" pin=8"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="396" pin=9"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="396" pin=10"/></net>

<net id="460"><net_src comp="70" pin="0"/><net_sink comp="396" pin=11"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="396" pin=12"/></net>

<net id="462"><net_src comp="82" pin="0"/><net_sink comp="396" pin=13"/></net>

<net id="463"><net_src comp="88" pin="0"/><net_sink comp="396" pin=14"/></net>

<net id="464"><net_src comp="94" pin="0"/><net_sink comp="396" pin=15"/></net>

<net id="465"><net_src comp="100" pin="0"/><net_sink comp="396" pin=16"/></net>

<net id="466"><net_src comp="106" pin="0"/><net_sink comp="396" pin=17"/></net>

<net id="467"><net_src comp="18" pin="0"/><net_sink comp="396" pin=18"/></net>

<net id="468"><net_src comp="24" pin="0"/><net_sink comp="396" pin=19"/></net>

<net id="469"><net_src comp="30" pin="0"/><net_sink comp="396" pin=20"/></net>

<net id="470"><net_src comp="36" pin="0"/><net_sink comp="396" pin=21"/></net>

<net id="471"><net_src comp="42" pin="0"/><net_sink comp="396" pin=22"/></net>

<net id="472"><net_src comp="48" pin="0"/><net_sink comp="396" pin=23"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="396" pin=24"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="396" pin=25"/></net>

<net id="475"><net_src comp="66" pin="0"/><net_sink comp="396" pin=26"/></net>

<net id="476"><net_src comp="72" pin="0"/><net_sink comp="396" pin=27"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="396" pin=28"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="396" pin=29"/></net>

<net id="479"><net_src comp="90" pin="0"/><net_sink comp="396" pin=30"/></net>

<net id="480"><net_src comp="96" pin="0"/><net_sink comp="396" pin=31"/></net>

<net id="481"><net_src comp="102" pin="0"/><net_sink comp="396" pin=32"/></net>

<net id="482"><net_src comp="108" pin="0"/><net_sink comp="396" pin=33"/></net>

<net id="483"><net_src comp="20" pin="0"/><net_sink comp="396" pin=34"/></net>

<net id="484"><net_src comp="26" pin="0"/><net_sink comp="396" pin=35"/></net>

<net id="485"><net_src comp="32" pin="0"/><net_sink comp="396" pin=36"/></net>

<net id="486"><net_src comp="38" pin="0"/><net_sink comp="396" pin=37"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="396" pin=38"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="396" pin=39"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="396" pin=40"/></net>

<net id="490"><net_src comp="62" pin="0"/><net_sink comp="396" pin=41"/></net>

<net id="491"><net_src comp="68" pin="0"/><net_sink comp="396" pin=42"/></net>

<net id="492"><net_src comp="74" pin="0"/><net_sink comp="396" pin=43"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="396" pin=44"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="396" pin=45"/></net>

<net id="495"><net_src comp="92" pin="0"/><net_sink comp="396" pin=46"/></net>

<net id="496"><net_src comp="98" pin="0"/><net_sink comp="396" pin=47"/></net>

<net id="497"><net_src comp="104" pin="0"/><net_sink comp="396" pin=48"/></net>

<net id="498"><net_src comp="110" pin="0"/><net_sink comp="396" pin=49"/></net>

<net id="499"><net_src comp="112" pin="0"/><net_sink comp="396" pin=50"/></net>

<net id="503"><net_src comp="14" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="166" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="14" pin="0"/><net_sink comp="504" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: errorInTask | {4 5 }
	Port: outcomeInRam | {4 5 }
	Port: toScheduler | {4 5 }
	Port: fsmstate_V | {3 }
	Port: regions | {2 3 6 7 }
	Port: regions_17 | {2 3 6 7 }
	Port: regions_33 | {2 3 6 7 }
	Port: regions_2 | {2 3 6 7 }
	Port: regions_18 | {2 3 6 7 }
	Port: regions_34 | {2 3 6 7 }
	Port: regions_3 | {2 3 6 7 }
	Port: regions_19 | {2 3 6 7 }
	Port: regions_35 | {2 3 6 7 }
	Port: regions_4 | {2 3 6 7 }
	Port: regions_20 | {2 3 6 7 }
	Port: regions_36 | {2 3 6 7 }
	Port: regions_5 | {2 3 6 7 }
	Port: regions_21 | {2 3 6 7 }
	Port: regions_37 | {2 3 6 7 }
	Port: regions_6 | {2 3 6 7 }
	Port: regions_22 | {2 3 6 7 }
	Port: regions_38 | {2 3 6 7 }
	Port: regions_7 | {2 3 6 7 }
	Port: regions_23 | {2 3 6 7 }
	Port: regions_39 | {2 3 6 7 }
	Port: regions_8 | {2 3 6 7 }
	Port: regions_24 | {2 3 6 7 }
	Port: regions_40 | {2 3 6 7 }
	Port: regions_9 | {2 3 6 7 }
	Port: regions_25 | {2 3 6 7 }
	Port: regions_41 | {2 3 6 7 }
	Port: regions_10 | {2 3 6 7 }
	Port: regions_26 | {2 3 6 7 }
	Port: regions_42 | {2 3 6 7 }
	Port: regions_11 | {2 3 6 7 }
	Port: regions_27 | {2 3 6 7 }
	Port: regions_43 | {2 3 6 7 }
	Port: regions_12 | {2 3 6 7 }
	Port: regions_28 | {2 3 6 7 }
	Port: regions_44 | {2 3 6 7 }
	Port: regions_13 | {2 3 6 7 }
	Port: regions_29 | {2 3 6 7 }
	Port: regions_45 | {2 3 6 7 }
	Port: regions_14 | {2 3 6 7 }
	Port: regions_30 | {2 3 6 7 }
	Port: regions_46 | {2 3 6 7 }
	Port: regions_15 | {2 3 6 7 }
	Port: regions_31 | {2 3 6 7 }
	Port: regions_47 | {2 3 6 7 }
	Port: regions_16 | {2 3 6 7 }
	Port: regions_32 | {2 3 6 7 }
	Port: regions_48 | {2 3 6 7 }
	Port: n_regions_V | {2 3 6 7 }
 - Input state : 
	Port: run : testStream | {4 5 }
	Port: run : trainStream | {6 7 }
	Port: run : trainedRegions | {2 3 }
	Port: run : n_regions_in | {2 3 }
	Port: run : fsmstate_V | {1 }
	Port: run : regions | {4 5 6 7 }
	Port: run : regions_17 | {4 5 6 7 }
	Port: run : regions_33 | {4 5 6 7 }
	Port: run : regions_2 | {4 5 6 7 }
	Port: run : regions_18 | {4 5 6 7 }
	Port: run : regions_34 | {4 5 6 7 }
	Port: run : regions_3 | {4 5 6 7 }
	Port: run : regions_19 | {4 5 6 7 }
	Port: run : regions_35 | {4 5 6 7 }
	Port: run : regions_4 | {4 5 6 7 }
	Port: run : regions_20 | {4 5 6 7 }
	Port: run : regions_36 | {4 5 6 7 }
	Port: run : regions_5 | {4 5 6 7 }
	Port: run : regions_21 | {4 5 6 7 }
	Port: run : regions_37 | {4 5 6 7 }
	Port: run : regions_6 | {4 5 6 7 }
	Port: run : regions_22 | {4 5 6 7 }
	Port: run : regions_38 | {4 5 6 7 }
	Port: run : regions_7 | {4 5 6 7 }
	Port: run : regions_23 | {4 5 6 7 }
	Port: run : regions_39 | {4 5 6 7 }
	Port: run : regions_8 | {4 5 6 7 }
	Port: run : regions_24 | {4 5 6 7 }
	Port: run : regions_40 | {4 5 6 7 }
	Port: run : regions_9 | {4 5 6 7 }
	Port: run : regions_25 | {4 5 6 7 }
	Port: run : regions_41 | {4 5 6 7 }
	Port: run : regions_10 | {4 5 6 7 }
	Port: run : regions_26 | {4 5 6 7 }
	Port: run : regions_42 | {4 5 6 7 }
	Port: run : regions_11 | {4 5 6 7 }
	Port: run : regions_27 | {4 5 6 7 }
	Port: run : regions_43 | {4 5 6 7 }
	Port: run : regions_12 | {4 5 6 7 }
	Port: run : regions_28 | {4 5 6 7 }
	Port: run : regions_44 | {4 5 6 7 }
	Port: run : regions_13 | {4 5 6 7 }
	Port: run : regions_29 | {4 5 6 7 }
	Port: run : regions_45 | {4 5 6 7 }
	Port: run : regions_14 | {4 5 6 7 }
	Port: run : regions_30 | {4 5 6 7 }
	Port: run : regions_46 | {4 5 6 7 }
	Port: run : regions_15 | {4 5 6 7 }
	Port: run : regions_31 | {4 5 6 7 }
	Port: run : regions_47 | {4 5 6 7 }
	Port: run : regions_16 | {4 5 6 7 }
	Port: run : regions_32 | {4 5 6 7 }
	Port: run : regions_48 | {4 5 6 7 }
	Port: run : n_regions_V | {4 5 6 7 }
  - Chain level:
	State 1
		br_ln655 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_run_Pipeline_VITIS_LOOP_660_1_VITIS_LOOP_662_2_fu_176 |    0    |   213   | 224.347 |   1566  |   6717  |    0    |
|   call   |          grp_run_Pipeline_VITIS_LOOP_668_3_fu_278         |    0    |    0    |  1.588  |    77   |    33   |    0    |
|          |                grp_runTestAfterInit_fu_286                |    0    |    56   | 433.766 |  37649  |  15244  |    0    |
|          |                grp_runTrainAfterInit_fu_396               |    0    |   135   | 895.299 |  50848  |  38100  |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                           |    0    |   404   |   1555  |  90140  |  60094  |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|n_regions_V|    0   |    8   |    8   |    0   |
|  regions  |    2   |   512  |   192  |    0   |
| regions_10|    2   |   512  |   192  |    0   |
| regions_11|    2   |   512  |   192  |    0   |
| regions_12|    2   |   512  |   192  |    0   |
| regions_13|    2   |   512  |   192  |    0   |
| regions_14|    2   |   512  |   192  |    0   |
| regions_15|    2   |   512  |   192  |    0   |
| regions_16|    2   |   512  |   192  |    0   |
| regions_17|    2   |   512  |   192  |    0   |
| regions_18|    2   |   512  |   192  |    0   |
| regions_19|    2   |   512  |   192  |    0   |
| regions_2 |    2   |   512  |   192  |    0   |
| regions_20|    2   |   512  |   192  |    0   |
| regions_21|    2   |   512  |   192  |    0   |
| regions_22|    2   |   512  |   192  |    0   |
| regions_23|    2   |   512  |   192  |    0   |
| regions_24|    2   |   512  |   192  |    0   |
| regions_25|    2   |   512  |   192  |    0   |
| regions_26|    2   |   512  |   192  |    0   |
| regions_27|    2   |   512  |   192  |    0   |
| regions_28|    2   |   512  |   192  |    0   |
| regions_29|    2   |   512  |   192  |    0   |
| regions_3 |    2   |   512  |   192  |    0   |
| regions_30|    2   |   512  |   192  |    0   |
| regions_31|    2   |   512  |   192  |    0   |
| regions_32|    2   |   512  |   192  |    0   |
| regions_33|    2   |   512  |   192  |    0   |
| regions_34|    2   |   512  |   192  |    0   |
| regions_35|    2   |   512  |   192  |    0   |
| regions_36|    2   |   512  |   192  |    0   |
| regions_37|    2   |   512  |   192  |    0   |
| regions_38|    2   |   512  |   192  |    0   |
| regions_39|    2   |   512  |   192  |    0   |
| regions_4 |    2   |   512  |   192  |    0   |
| regions_40|    2   |   512  |   192  |    0   |
| regions_41|    2   |   512  |   192  |    0   |
| regions_42|    2   |   512  |   192  |    0   |
| regions_43|    2   |   512  |   192  |    0   |
| regions_44|    2   |   512  |   192  |    0   |
| regions_45|    2   |   512  |   192  |    0   |
| regions_46|    2   |   512  |   192  |    0   |
| regions_47|    2   |   512  |   192  |    0   |
| regions_48|    2   |   512  |   192  |    0   |
| regions_5 |    2   |   512  |   192  |    0   |
| regions_6 |    2   |   512  |   192  |    0   |
| regions_7 |    2   |   512  |   192  |    0   |
| regions_8 |    2   |   512  |   192  |    0   |
| regions_9 |    2   |   512  |   192  |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |  24584 |  9224  |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   404  |  1554  |  90140 |  60094 |    0   |
|   Memory  |   96   |    -   |    -   |  24584 |  9224  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |   404  |  1554  | 114724 |  69318 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
