<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BSzF - HF - Buranszki/Tamasy: gecko_sdk_4.4.4/platform/Device/SiliconLabs/EFM32GG/Include/efm32gg_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">BSzF - HF - Buranszki/Tamasy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_644e249fd4bfd6865f911a565c55b2a5.html">gecko_sdk_4.4.4</a></li><li class="navelem"><a class="el" href="dir_bfc93acb7d825acff3043438e9a496ae.html">platform</a></li><li class="navelem"><a class="el" href="dir_253a78e9f244fd6f073e874a632b1b6b.html">Device</a></li><li class="navelem"><a class="el" href="dir_0a8aed4741f549902f3c13542d6622f6.html">SiliconLabs</a></li><li class="navelem"><a class="el" href="dir_2ef2ea480e644d65a83a2aaf7135a9b3.html">EFM32GG</a></li><li class="navelem"><a class="el" href="dir_cafeb3d791a31392e7e879693add77f1.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">efm32gg_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="efm32gg__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#if defined(__ICCARM__)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#pragma system_include       </span><span class="comment">/* Treat file as system include file. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#pragma clang system_header  </span><span class="comment">/* Treat file as system include file. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/***************************************************************************/</span></div>
<div class="foldopen" id="foldopen00046" data-start="{" data-end="};">
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">   46</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a0f22bb23d7c29ce7d23c307ea9d1271c">   47</a></span>  __IM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#a0f22bb23d7c29ce7d23c307ea9d1271c">STATUS</a>;          </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#abccb19ce1cad85565abacf014a292c64">   48</a></span>  __OM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#abccb19ce1cad85565abacf014a292c64">CONFIG</a>;          </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ad72cc73950c7666a2bda5389127bd435">   49</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ad72cc73950c7666a2bda5389127bd435">CTRLBASE</a>;        </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#af4b27429351984d7628e90dd258a8b64">   50</a></span>  __IM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#af4b27429351984d7628e90dd258a8b64">ALTCTRLBASE</a>;     </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a34e364e74b87c0e8fba688851da9d8cf">   51</a></span>  __IM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#a34e364e74b87c0e8fba688851da9d8cf">CHWAITSTATUS</a>;    </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#abc28cb5e355644d04fe3c3042c4b1b0a">   52</a></span>  __OM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#abc28cb5e355644d04fe3c3042c4b1b0a">CHSWREQ</a>;         </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ae713011f4de1ba42c16264de4bf4ecce">   53</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ae713011f4de1ba42c16264de4bf4ecce">CHUSEBURSTS</a>;     </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a63b03e4fa0dae1a23e2de25e7b48f637">   54</a></span>  __OM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#a63b03e4fa0dae1a23e2de25e7b48f637">CHUSEBURSTC</a>;     </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ad9ef6a23d2b8b1847b65beda5272eb6e">   55</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ad9ef6a23d2b8b1847b65beda5272eb6e">CHREQMASKS</a>;      </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#acf2bf9282af3f4975b0dfa5c2c128e33">   56</a></span>  __OM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#acf2bf9282af3f4975b0dfa5c2c128e33">CHREQMASKC</a>;      </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a86e31fd508beca25d6ee7957a77cce03">   57</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a86e31fd508beca25d6ee7957a77cce03">CHENS</a>;           </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a3657d6378f89470e6f8f79ae42ce01ee">   58</a></span>  __OM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#a3657d6378f89470e6f8f79ae42ce01ee">CHENC</a>;           </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#aecec5fb98e55de21f93e143f30806ee7">   59</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#aecec5fb98e55de21f93e143f30806ee7">CHALTS</a>;          </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a458ebee94ae357140e443052b6f9582f">   60</a></span>  __OM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#a458ebee94ae357140e443052b6f9582f">CHALTC</a>;          </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a5fad8e8fae06ff00b22cd633ee9d2ce1">   61</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a5fad8e8fae06ff00b22cd633ee9d2ce1">CHPRIS</a>;          </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a3268a6efb80a027e01b76cd756e48922">   62</a></span>  __OM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#a3268a6efb80a027e01b76cd756e48922">CHPRIC</a>;          </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#abbe75a43ff1cf5913d6f458819630ee5">   63</a></span>  uint32_t       RESERVED0[3U];   </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a420743314b82d619209fde3d388f4e05">   64</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a420743314b82d619209fde3d388f4e05">ERRORC</a>;          </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#adeb324efa5a48dc30cd55b56563385f9">   66</a></span>  uint32_t       RESERVED1[880U]; </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac208259f586b63c8f25aa3820bb5a312">   67</a></span>  __IM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#ac208259f586b63c8f25aa3820bb5a312">CHREQSTATUS</a>;     </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a54950bccb1621d3727def01cd94e6ed2">   68</a></span>  uint32_t       RESERVED2[1U];   </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a36aa6366f7bf6af0e43487cfa15b3100">   69</a></span>  __IM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#a36aa6366f7bf6af0e43487cfa15b3100">CHSREQSTATUS</a>;    </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a3a268e3a7b4aa8a6233dee76fd59ebb3">   71</a></span>  uint32_t       RESERVED3[121U]; </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a6ba2cf66ff816cefc0e22b86ae117edd">   72</a></span>  __IM uint32_t  <a class="code hl_variable" href="struct_d_m_a___type_def.html#a6ba2cf66ff816cefc0e22b86ae117edd">IF</a>;              </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a3f2f165d58bbc067e2d14910006c4e5d">   73</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a3f2f165d58bbc067e2d14910006c4e5d">IFS</a>;             </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ade29db9339e4ca3edaa987bf490712c1">   74</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ade29db9339e4ca3edaa987bf490712c1">IFC</a>;             </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac72aee75e86573973628a4928ceb187e">   75</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ac72aee75e86573973628a4928ceb187e">IEN</a>;             </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ab44ffab4df75d24dc2609dc14be6ad9c">   76</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ab44ffab4df75d24dc2609dc14be6ad9c">CTRL</a>;            </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a8ded38a532d33827af8b017645d0060e">   77</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a8ded38a532d33827af8b017645d0060e">RDS</a>;             </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a3713ba8059cdc4da68ae0a6b3eb58bd7">   79</a></span>  uint32_t       RESERVED4[2U];   </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a721f24aa333ce9057509b48c8d610bde">   80</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a721f24aa333ce9057509b48c8d610bde">LOOP0</a>;           </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a0f55f54ed15e3fbef24dd13fbe97012d">   81</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a0f55f54ed15e3fbef24dd13fbe97012d">LOOP1</a>;           </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#aa3485204fd443d60ba8ba75a216163d8">   82</a></span>  uint32_t       RESERVED5[14U];  </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a5ac83781d6069b4bfb6caf92f16ce9ab">   83</a></span>  __IOM uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a5ac83781d6069b4bfb6caf92f16ce9ab">RECT0</a>;           </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a7c7b444c031355e304ccc68775cf6f1c">   85</a></span>  uint32_t       RESERVED6[39U];  </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a660a388e483be3d359e92085ced913f4">   86</a></span>  <a class="code hl_struct" href="struct_d_m_a___c_h___type_def.html">DMA_CH_TypeDef</a> CH[12U];         </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>} <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;                    </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Bit fields for DMA STATUS */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacd90b4632b97899013fdb704f3381515">   95</a></span><span class="preprocessor">#define _DMA_STATUS_RESETVALUE                          0x100B0000UL                          </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaea33317e78a704009ba74c3eca4f1fe7">   96</a></span><span class="preprocessor">#define _DMA_STATUS_MASK                                0x001F00F1UL                          </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa4ebbf0d899b79550c533149c3147c4b">   97</a></span><span class="preprocessor">#define DMA_STATUS_EN                                   (0x1UL &lt;&lt; 0)                          </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa0d60f6595e4fdba10540da532a87954">   98</a></span><span class="preprocessor">#define _DMA_STATUS_EN_SHIFT                            0                                     </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadaed10590d1bd44cb981672a9c970050">   99</a></span><span class="preprocessor">#define _DMA_STATUS_EN_MASK                             0x1UL                                 </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">  100</a></span><span class="preprocessor">#define _DMA_STATUS_EN_DEFAULT                          0x00000000UL                          </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0022a9e388fefae83f37cbc36fdfcf78">  101</a></span><span class="preprocessor">#define DMA_STATUS_EN_DEFAULT                           (_DMA_STATUS_EN_DEFAULT &lt;&lt; 0)         </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga64d5b864076193f26472919974a19cf7">  102</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_SHIFT                         4                                     </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga34311d933da2ad07f596a42b28a3bb3d">  103</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_MASK                          0xF0UL                                </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">  104</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_DEFAULT                       0x00000000UL                          </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">  105</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_IDLE                          0x00000000UL                          </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">  106</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_RDCHCTRLDATA                  0x00000001UL                          </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">  107</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_RDSRCENDPTR                   0x00000002UL                          </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">  108</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_RDDSTENDPTR                   0x00000003UL                          </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">  109</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_RDSRCDATA                     0x00000004UL                          </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">  110</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_WRDSTDATA                     0x00000005UL                          </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">  111</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_WAITREQCLR                    0x00000006UL                          </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">  112</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_WRCHCTRLDATA                  0x00000007UL                          </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">  113</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_STALLED                       0x00000008UL                          </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">  114</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_DONE                          0x00000009UL                          </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">  115</a></span><span class="preprocessor">#define _DMA_STATUS_STATE_PERSCATTRANS                  0x0000000AUL                          </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga161afa373c83e6414d42e33e7d4af138">  116</a></span><span class="preprocessor">#define DMA_STATUS_STATE_DEFAULT                        (_DMA_STATUS_STATE_DEFAULT &lt;&lt; 4)      </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2012a9340aeacdd304b4c5bb56f8b756">  117</a></span><span class="preprocessor">#define DMA_STATUS_STATE_IDLE                           (_DMA_STATUS_STATE_IDLE &lt;&lt; 4)         </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6425fdcd4a904f3588d10e140e093d04">  118</a></span><span class="preprocessor">#define DMA_STATUS_STATE_RDCHCTRLDATA                   (_DMA_STATUS_STATE_RDCHCTRLDATA &lt;&lt; 4) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga91d9e2e399bf3643c96ac00aa4b28cb7">  119</a></span><span class="preprocessor">#define DMA_STATUS_STATE_RDSRCENDPTR                    (_DMA_STATUS_STATE_RDSRCENDPTR &lt;&lt; 4)  </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad35d1b761b587f6aad09865b58e50bea">  120</a></span><span class="preprocessor">#define DMA_STATUS_STATE_RDDSTENDPTR                    (_DMA_STATUS_STATE_RDDSTENDPTR &lt;&lt; 4)  </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1a2a678458971d5c4c3e2fdd4b5057ff">  121</a></span><span class="preprocessor">#define DMA_STATUS_STATE_RDSRCDATA                      (_DMA_STATUS_STATE_RDSRCDATA &lt;&lt; 4)    </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7fcf881c9d572cf2491549d58e9d63f7">  122</a></span><span class="preprocessor">#define DMA_STATUS_STATE_WRDSTDATA                      (_DMA_STATUS_STATE_WRDSTDATA &lt;&lt; 4)    </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga405cd4043e3dc6c58ceafa11778538a4">  123</a></span><span class="preprocessor">#define DMA_STATUS_STATE_WAITREQCLR                     (_DMA_STATUS_STATE_WAITREQCLR &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9b1ecc10aacb577f48aef77b022c0735">  124</a></span><span class="preprocessor">#define DMA_STATUS_STATE_WRCHCTRLDATA                   (_DMA_STATUS_STATE_WRCHCTRLDATA &lt;&lt; 4) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0fa1b47c8b1456d49df1f144ad811213">  125</a></span><span class="preprocessor">#define DMA_STATUS_STATE_STALLED                        (_DMA_STATUS_STATE_STALLED &lt;&lt; 4)      </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga405c39e8c006efdbd017b044ab64c0cb">  126</a></span><span class="preprocessor">#define DMA_STATUS_STATE_DONE                           (_DMA_STATUS_STATE_DONE &lt;&lt; 4)         </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaeedfad1994bf3451f78e44cf5cbdd10a">  127</a></span><span class="preprocessor">#define DMA_STATUS_STATE_PERSCATTRANS                   (_DMA_STATUS_STATE_PERSCATTRANS &lt;&lt; 4) </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9ae827fc1efe28749d5b612bc60ca4c1">  128</a></span><span class="preprocessor">#define _DMA_STATUS_CHNUM_SHIFT                         16                                    </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa76b997f130d4cee3e52cfedcd9bfadf">  129</a></span><span class="preprocessor">#define _DMA_STATUS_CHNUM_MASK                          0x1F0000UL                            </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">  130</a></span><span class="preprocessor">#define _DMA_STATUS_CHNUM_DEFAULT                       0x0000000BUL                          </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad14af2bdf6008b86e6a380f02e31386c">  131</a></span><span class="preprocessor">#define DMA_STATUS_CHNUM_DEFAULT                        (_DMA_STATUS_CHNUM_DEFAULT &lt;&lt; 16)     </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* Bit fields for DMA CONFIG */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab90198e1bedf914a70db25cc68aedb99">  134</a></span><span class="preprocessor">#define _DMA_CONFIG_RESETVALUE                          0x00000000UL                      </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga926fd50cba450b4090cc75ad1b9985df">  135</a></span><span class="preprocessor">#define _DMA_CONFIG_MASK                                0x00000021UL                      </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga81aa7ec1a6e990962b9ee3df8f82c711">  136</a></span><span class="preprocessor">#define DMA_CONFIG_EN                                   (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga173294a771ff2ea7b767b22d57baff40">  137</a></span><span class="preprocessor">#define _DMA_CONFIG_EN_SHIFT                            0                                 </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad8190300fc7a8b873ebfcb883119fe46">  138</a></span><span class="preprocessor">#define _DMA_CONFIG_EN_MASK                             0x1UL                             </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">  139</a></span><span class="preprocessor">#define _DMA_CONFIG_EN_DEFAULT                          0x00000000UL                      </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga04417301893c1c0aac33d8b001818e2f">  140</a></span><span class="preprocessor">#define DMA_CONFIG_EN_DEFAULT                           (_DMA_CONFIG_EN_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9942cb4bbf0bee23640cfa11013d8afe">  141</a></span><span class="preprocessor">#define DMA_CONFIG_CHPROT                               (0x1UL &lt;&lt; 5)                      </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga65c46484750e13e3576bead09faf24af">  142</a></span><span class="preprocessor">#define _DMA_CONFIG_CHPROT_SHIFT                        5                                 </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf10ca2f3d02f6497d0ac261407c253a7">  143</a></span><span class="preprocessor">#define _DMA_CONFIG_CHPROT_MASK                         0x20UL                            </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">  144</a></span><span class="preprocessor">#define _DMA_CONFIG_CHPROT_DEFAULT                      0x00000000UL                      </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga42d647a30b5cc8f74ccf506e5aaeec3f">  145</a></span><span class="preprocessor">#define DMA_CONFIG_CHPROT_DEFAULT                       (_DMA_CONFIG_CHPROT_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/* Bit fields for DMA CTRLBASE */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabb29abcb7a08f68645d4b289cbd05d42">  148</a></span><span class="preprocessor">#define _DMA_CTRLBASE_RESETVALUE                        0x00000000UL                          </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1a3d3ac6410688fc3f74ad991835955c">  149</a></span><span class="preprocessor">#define _DMA_CTRLBASE_MASK                              0xFFFFFFFFUL                          </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3d3f1ab8af0660259e0aa5d73cfd711e">  150</a></span><span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_SHIFT                    0                                     </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa32925cf20e987b00245472d73efcb61">  151</a></span><span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_MASK                     0xFFFFFFFFUL                          </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">  152</a></span><span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_DEFAULT                  0x00000000UL                          </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaafd3fc302e00b3f3cec907a0149b8d5a">  153</a></span><span class="preprocessor">#define DMA_CTRLBASE_CTRLBASE_DEFAULT                   (_DMA_CTRLBASE_CTRLBASE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/* Bit fields for DMA ALTCTRLBASE */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5bd5384a8efb63d67ccb46d44dd287eb">  156</a></span><span class="preprocessor">#define _DMA_ALTCTRLBASE_RESETVALUE                     0x00000100UL                                </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadeece3398e062459a284b0cf69cb1ddb">  157</a></span><span class="preprocessor">#define _DMA_ALTCTRLBASE_MASK                           0xFFFFFFFFUL                                </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga28218dcc5ed9c4ec54287f20af196f95">  158</a></span><span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT              0                                           </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga634a72ca7386aa52449acbc28aae5b62">  159</a></span><span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_MASK               0xFFFFFFFFUL                                </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">  160</a></span><span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT            0x00000100UL                                </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga83f4ff4036c83da80e34256a910c5e18">  161</a></span><span class="preprocessor">#define DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT             (_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/* Bit fields for DMA CHWAITSTATUS */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga470812c2a34e13581d1d91856478707d">  164</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_RESETVALUE                    0x00000FFFUL                                     </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga979125bad60ccbec4a64a2220e077ae1">  165</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_MASK                          0x00000FFFUL                                     </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2be27518e202c32beab24941a9aa9f56">  166</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH0WAITSTATUS                  (0x1UL &lt;&lt; 0)                                     </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga67f4397e4540efbe894297c26ee0b1ce">  167</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT           0                                                </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1da33af6c8b308d91d707fdc9552d4c5">  168</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK            0x1UL                                            </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">  169</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaae21d399c8272f3762996aad21af39d6">  170</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae934e57291f6777ff49bb879e4610da4">  171</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH1WAITSTATUS                  (0x1UL &lt;&lt; 1)                                     </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf5091782f10cf1f46c686e485c782eee">  172</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT           1                                                </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b">  173</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK            0x2UL                                            </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">  174</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga738f81654da194aa25dcd3a11a8241bc">  175</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5c415d5e00d92ea5edaf0af3ad2659b0">  176</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH2WAITSTATUS                  (0x1UL &lt;&lt; 2)                                     </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0e32f6c59290665735c315bb5a9f11bb">  177</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT           2                                                </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab832e001e1f6f677ccffd53c119c4cfb">  178</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK            0x4UL                                            </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">  179</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1a75e7998cc25fedb7b139074469f0b9">  180</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7ce42bd48848b8ec4442f87003db58b7">  181</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH3WAITSTATUS                  (0x1UL &lt;&lt; 3)                                     </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9653288b19a76c0f46f5c8eb6df2dcb7">  182</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT           3                                                </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga155e7d5dcee0b5e0045082c1a552d662">  183</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK            0x8UL                                            </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">  184</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5548a397011f5cb5d2a5ef464696f241">  185</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae252d8e33e5650ae3645faa9a93e74e0">  186</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH4WAITSTATUS                  (0x1UL &lt;&lt; 4)                                     </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6179d6a000d9c2a17efb60b182cd9447">  187</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT           4                                                </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga198caafd3f15de3e4384f6837411a6d8">  188</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK            0x10UL                                           </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">  189</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaedfac237530c034fef67fc7e7471ddf">  190</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga93a1dfdbfe84e61c0e8329b9117bec6c">  191</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH5WAITSTATUS                  (0x1UL &lt;&lt; 5)                                     </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga419efca386cc0bd085e4af01548a278e">  192</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT           5                                                </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga871cf18df9eba4d4d40694562b3efde2">  193</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK            0x20UL                                           </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">  194</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga59545b1b5211702504cfd9f2284b095f">  195</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad94cc49c8e9276a700e2d0ba29498359">  196</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH6WAITSTATUS                  (0x1UL &lt;&lt; 6)                                     </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga912e212816e48afcdea945f1fe2986fc">  197</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT           6                                                </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabd396f090c0b1f444068e6ea709f3230">  198</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK            0x40UL                                           </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5f70d4c9764e0e0f9ef3be5f66aa7849">  199</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga97c2e82aae070b47c7757a0edb6ad3bd">  200</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad301004991d1a26bb2adc30edf118d0e">  201</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH7WAITSTATUS                  (0x1UL &lt;&lt; 7)                                     </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga051330d6c56b1fafa1481a2b2c7c60dc">  202</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT           7                                                </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3aef60c923e254431b999077a03f2eaa">  203</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK            0x80UL                                           </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3a523d275e6f26b9066786386338f0ce">  204</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa3ddce9cc5e63ac569c418bc06027bbd">  205</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga392e4047120ab950d35c147108507858">  206</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH8WAITSTATUS                  (0x1UL &lt;&lt; 8)                                     </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4a5389d853fbd55c14b0a469030ef9d6">  207</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT           8                                                </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7339f61d8f22833adb7311f691a53f45">  208</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK            0x100UL                                          </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga579e4c10927b92df5c9f12e8eb6f711a">  209</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0924b1e3b461bf6a296323b85173afd9">  210</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacf5e64ee512e6a9c8bf51982d755064a">  211</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH9WAITSTATUS                  (0x1UL &lt;&lt; 9)                                     </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac23348651798eb1d6ca0849d9dd410ca">  212</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT           9                                                </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadc86cd4e3526cbe5fa4eb002a4648802">  213</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK            0x200UL                                          </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa7e77ec170dda2438a6875436175349e">  214</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT         0x00000001UL                                     </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga78125c483ff6d1533b32d1ecb732776c">  215</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0ee40c5c867bcccdbaf3af386c65c66a">  216</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH10WAITSTATUS                 (0x1UL &lt;&lt; 10)                                    </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga780e9894c21f077288a5b0567cf06d62">  217</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT          10                                               </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2503f9d9f7694d9366b1879c8561dd57">  218</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK           0x400UL                                          </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae79df5f83ca9365d5577caeff5633ee1">  219</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT        0x00000001UL                                     </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga45145471e045643c50dbee3d28885481">  220</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT         (_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab83ea347de7f104f8631b97903dc5220">  221</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH11WAITSTATUS                 (0x1UL &lt;&lt; 11)                                    </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac5e0343ee84980ab092ff6be70e1a43d">  222</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT          11                                               </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaefca4011198badc31b7f28cf8ed5980e">  223</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK           0x800UL                                          </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9b2f9402c8cde0a46043d383cb391410">  224</a></span><span class="preprocessor">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT        0x00000001UL                                     </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga818bb1bc5b16543715386efcf93c25bc">  225</a></span><span class="preprocessor">#define DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT         (_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/* Bit fields for DMA CHSWREQ */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7a140d3d652244da73c9b94d00b396aa">  228</a></span><span class="preprocessor">#define _DMA_CHSWREQ_RESETVALUE                         0x00000000UL                           </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga263960bf474781d10bc02945cd2b193d">  229</a></span><span class="preprocessor">#define _DMA_CHSWREQ_MASK                               0x00000FFFUL                           </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga23da3d7a5285e88f0d68ff57158449cd">  230</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH0SWREQ                            (0x1UL &lt;&lt; 0)                           </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga887e63425fddfb370bb1585df6c1ef41">  231</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_SHIFT                     0                                      </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga19087cdfc90fb71641f85bb703d3bbbb">  232</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_MASK                      0x1UL                                  </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">  233</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaabac0dd5d6723675b6965ac77e60e9ec">  234</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH0SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH0SWREQ_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7d23774c1a0e0cea5f1217f920fd994a">  235</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH1SWREQ                            (0x1UL &lt;&lt; 1)                           </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf60c9eb0f9d2db3029a7eb412159f2f5">  236</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_SHIFT                     1                                      </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga62f0ab82a9f72a9ae465a656006682c9">  237</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_MASK                      0x2UL                                  </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">  238</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa10645d02fa536e48cbe47273c98654c">  239</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH1SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH1SWREQ_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga357190a7902b974809376f5553b35884">  240</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH2SWREQ                            (0x1UL &lt;&lt; 2)                           </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4dc23d105399cb83aa67a5cf9262c68d">  241</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_SHIFT                     2                                      </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4d6f20f86c195ae1422852515c8ddaae">  242</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_MASK                      0x4UL                                  </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">  243</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga290458510325184b6170880a24a9019f">  244</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH2SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH2SWREQ_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga154034e172b5565eb833c14d87f1873b">  245</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH3SWREQ                            (0x1UL &lt;&lt; 3)                           </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaf0a190b4dc7bd299c209fe49dd54237">  246</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_SHIFT                     3                                      </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga35dc4d785d6db30743672089fcb67a24">  247</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_MASK                      0x8UL                                  </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">  248</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga19ca722bc2d21b7b6255ea09d1c4664b">  249</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH3SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH3SWREQ_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1ad00ea8417675c2c6e30cc86f3fb898">  250</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH4SWREQ                            (0x1UL &lt;&lt; 4)                           </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac8b2988d43c7a0000e97ee42f7b95609">  251</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_SHIFT                     4                                      </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6233c5e13e184d71102da7fe643a68e1">  252</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_MASK                      0x10UL                                 </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">  253</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9772b335935a17ca715d8466fd8690af">  254</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH4SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH4SWREQ_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8ee9344ae889b91a6f0f5302bd35dce1">  255</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH5SWREQ                            (0x1UL &lt;&lt; 5)                           </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga01c601b0fe1477f4b6b4365c640f771b">  256</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_SHIFT                     5                                      </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga05aff9f6936fbb5fda02b7454dfddbc8">  257</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_MASK                      0x20UL                                 </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">  258</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaa1c03d5f7d7b58f7da15e70328d3916">  259</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH5SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH5SWREQ_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadb70c884bdc46daf8938f3a35e7f27d5">  260</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH6SWREQ                            (0x1UL &lt;&lt; 6)                           </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad3918cb3a58ffef4c5379333f2eaa61e">  261</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH6SWREQ_SHIFT                     6                                      </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9b37264fbdfbcf1a1da629cded8dc5c7">  262</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH6SWREQ_MASK                      0x40UL                                 </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga35ce37c2c943b4b49339725542f5f0d6">  263</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH6SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3ca6c1630ef037250469021f561ce47c">  264</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH6SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH6SWREQ_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa4a5fcad518b1583492ec26b2e3808ef">  265</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH7SWREQ                            (0x1UL &lt;&lt; 7)                           </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad87cd77ef4e4061130335714bc5d85db">  266</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH7SWREQ_SHIFT                     7                                      </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad9579741837ae147c6e990716793817e">  267</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH7SWREQ_MASK                      0x80UL                                 </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac02cd4d657b6e79b8cb5109a30529550">  268</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH7SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga46e19049bcd247a2523f86537ba9aaaa">  269</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH7SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH7SWREQ_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae361be2092d7233c0b190ca0075fb093">  270</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH8SWREQ                            (0x1UL &lt;&lt; 8)                           </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga600d73c51829708136ba46dcd51d735f">  271</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH8SWREQ_SHIFT                     8                                      </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0edc13003a9f02dcf772c41eac2b78c9">  272</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH8SWREQ_MASK                      0x100UL                                </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa57d872be55bd91e04ac9679b22237bb">  273</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH8SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf9ec82dd3e8067d26644584fcf98be7d">  274</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH8SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH8SWREQ_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8156c3d8927db0f17d7676d2fb12fd1f">  275</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH9SWREQ                            (0x1UL &lt;&lt; 9)                           </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae685cab9b34d3989e1caa725cfaa1da5">  276</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH9SWREQ_SHIFT                     9                                      </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5e1f733752dca184f8076b6fabda7e41">  277</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH9SWREQ_MASK                      0x200UL                                </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga269e9c55440e11ab54c3af2a7e885470">  278</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH9SWREQ_DEFAULT                   0x00000000UL                           </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga821fe84f350f860d17843bae7f7412dd">  279</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH9SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH9SWREQ_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga028f0dcef94f764beda68ea796b367aa">  280</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH10SWREQ                           (0x1UL &lt;&lt; 10)                          </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7ad489d931d618e2f285cd00a8337a11">  281</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH10SWREQ_SHIFT                    10                                     </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae8fa8fc83834868931f2ad228a93df9c">  282</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH10SWREQ_MASK                     0x400UL                                </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8fbe9e2bed3785a0492a96232e939ac4">  283</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH10SWREQ_DEFAULT                  0x00000000UL                           </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad8858fa81474d39e110832b5289fe7ff">  284</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH10SWREQ_DEFAULT                   (_DMA_CHSWREQ_CH10SWREQ_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga41bbd828abc246251bfcacfd437852ac">  285</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH11SWREQ                           (0x1UL &lt;&lt; 11)                          </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga90bd41c09512791f794d8ecb4bcda0bc">  286</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH11SWREQ_SHIFT                    11                                     </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga328471659477353975349ddbaf8a2817">  287</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH11SWREQ_MASK                     0x800UL                                </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7b53b1067506909876455a393a090481">  288</a></span><span class="preprocessor">#define _DMA_CHSWREQ_CH11SWREQ_DEFAULT                  0x00000000UL                           </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa985d81d50872c4e01012a07b0d6ea15">  289</a></span><span class="preprocessor">#define DMA_CHSWREQ_CH11SWREQ_DEFAULT                   (_DMA_CHSWREQ_CH11SWREQ_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/* Bit fields for DMA CHUSEBURSTS */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1941e894a09af0a2814fb252256f7416">  292</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_RESETVALUE                     0x00000000UL                                        </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga19591d2c56176c5c1ffe01c9d4c23cb8">  293</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_MASK                           0x00000FFFUL                                        </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2ff406152206e47f23fcbebb1d3fe543">  294</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS                    (0x1UL &lt;&lt; 0)                                        </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga908280097d7131d31e1ab5db22219084">  295</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT             0                                                   </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga30cf55ac86f1666a8bf769295a40ef3c">  296</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_MASK              0x1UL                                               </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">  297</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">  298</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST    0x00000000UL                                        </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">  299</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY         0x00000001UL                                        </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad55963c08f9236f5826ce94929709c1b">  300</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT &lt;&lt; 0)        </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga98379e3d5c9fa85861d27e8b0a1e20db">  301</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST     (_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST &lt;&lt; 0) </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga82cfe283a8f593162dcc9a4adc68ef10">  302</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY          (_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY &lt;&lt; 0)      </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga42bb5589204b3c5d7e918b8864fc232b">  303</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH1USEBURSTS                    (0x1UL &lt;&lt; 1)                                        </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga29c0d26cd90b8823530dd50f1ac3fe3a">  304</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT             1                                                   </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga802c4ed15446941adad7f748abcc0ad5">  305</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_MASK              0x2UL                                               </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">  306</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga405d1f59473bc3bfcd9afc4ca41090db">  307</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT &lt;&lt; 1)        </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab588defaa804e1b0a25cacb89a8c3436">  308</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH2USEBURSTS                    (0x1UL &lt;&lt; 2)                                        </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac59171c1c8ac07ec0ee7bd7264351a1f">  309</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT             2                                                   </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaefd702d9077cd7f6df5f0ae484be1741">  310</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_MASK              0x4UL                                               </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">  311</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaa54c1c392d6c3fba6da6159c36e57f7">  312</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT &lt;&lt; 2)        </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga32ca8a34ae88900e7557e83a0ec37086">  313</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH3USEBURSTS                    (0x1UL &lt;&lt; 3)                                        </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad095141a65c3f845afc55dfc425e35da">  314</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT             3                                                   </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaccca5f2829ca3ca5bf3f102fff1c7e10">  315</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_MASK              0x8UL                                               </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">  316</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8d9a52bbc2eba985cb3d6869fa2e1701">  317</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT &lt;&lt; 3)        </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9297b0532baae03ab69d05250ba7df0d">  318</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH4USEBURSTS                    (0x1UL &lt;&lt; 4)                                        </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafc38968277f4638dd180366c3861c07d">  319</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT             4                                                   </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6f5a33f091ec5cc81190fbea05504cd9">  320</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_MASK              0x10UL                                              </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">  321</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga44f2d5e71955ec331d785d4358a48eb3">  322</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT &lt;&lt; 4)        </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga24caa0d9c5779b00584055fecc96b8ff">  323</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH5USEBURSTS                    (0x1UL &lt;&lt; 5)                                        </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf8381dbf1fec411a422af0ba2e280d0">  324</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT             5                                                   </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6398f7114bbd417e239f15fa961bb4b8">  325</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_MASK              0x20UL                                              </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">  326</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga77ed962f848d9521375da373458071da">  327</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT &lt;&lt; 5)        </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga183cbde48592a162d5f05e07e19a74ad">  328</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH6USEBURSTS                    (0x1UL &lt;&lt; 6)                                        </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga41f4418f2ae979540dc4c99ad4e9a76e">  329</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT             6                                                   </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga203def523be7893a3620f74d4758955e">  330</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_MASK              0x40UL                                              </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga33d6ac00a471d92f3358581d27e320b7">  331</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga12f5f05b777b68fb5412aeb9b3ef2183">  332</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT &lt;&lt; 6)        </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaff752d0047b60530a8ee5d5b4a544184">  333</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH7USEBURSTS                    (0x1UL &lt;&lt; 7)                                        </span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga13f0ec8532760696fd6dcfa804a4f9d9">  334</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT             7                                                   </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad325ab07b9ebc96015dbb9cc4eb77065">  335</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_MASK              0x80UL                                              </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1e596bd42b78f7fe7fa19c831474bdc9">  336</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae3505dc0aa997b8c6a025d67bb138e85">  337</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT &lt;&lt; 7)        </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaec1d07bebe401459431a89bcf0401d1">  338</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH8USEBURSTS                    (0x1UL &lt;&lt; 8)                                        </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab6ccba688ab190b5509d2eccb9380233">  339</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT             8                                                   </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa83dd730697171a1bf1912a74e754540">  340</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_MASK              0x100UL                                             </span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa30ddb0834a4ee9c39762022c3490537">  341</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga46fedc36a685094c311c1d4b62d4fd63">  342</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT &lt;&lt; 8)        </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadb7a338543eee371e98655598f3c0267">  343</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH9USEBURSTS                    (0x1UL &lt;&lt; 9)                                        </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaf83229e3e140568a809207284813c70">  344</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT             9                                                   </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacf7f8a5f9071a262126dc9e66062254d">  345</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_MASK              0x200UL                                             </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga547d2244543351ba917101454d543f41">  346</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7d3a201acdcc21fb5118c9f9bf9ebc11">  347</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT &lt;&lt; 9)        </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0f81e1a83ad0dd74174c17dcf91fa1f9">  348</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH10USEBURSTS                   (0x1UL &lt;&lt; 10)                                       </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa8a9702548dd25a2e660cd45adcc7685">  349</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT            10                                                  </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab26dfe26361619fcf1c0d7a2f48bd9d9">  350</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_MASK             0x400UL                                             </span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac8cf654ae4a96c167996886400726b1c">  351</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT          0x00000000UL                                        </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2e34c5bc15e229fb2ae6dad1fd55d32e">  352</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT           (_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT &lt;&lt; 10)      </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga60a787f104d336dfd1f75dce8e735d06">  353</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH11USEBURSTS                   (0x1UL &lt;&lt; 11)                                       </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga24a9398f5fd578f0f2dceefc16f26843">  354</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT            11                                                  </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1c2414ed191a4455c8eb8b1b1248095b">  355</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_MASK             0x800UL                                             </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga597cb124e00da1bd0aed34f6f9c6c80f">  356</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT          0x00000000UL                                        </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4388218ebd44017e932d688bdf1bcbfe">  357</a></span><span class="preprocessor">#define DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT           (_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT &lt;&lt; 11)      </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/* Bit fields for DMA CHUSEBURSTC */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa777e09e29bb0731fa2a3c73e4acf5f1">  360</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_RESETVALUE                     0x00000000UL                                   </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5d000cd94c183eb65ce86a8b7ea49ab5">  361</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_MASK                           0x00000FFFUL                                   </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab4bfdbcc5b0d6b7c2ee65fa107b91560">  362</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH0USEBURSTC                    (0x1UL &lt;&lt; 0)                                   </span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafe3cde5d28956ba1d412f2de01783400">  363</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT             0                                              </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8a165a6505069fe22e9b8bd79c89cbf2">  364</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_MASK              0x1UL                                          </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">  365</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad36c8e5c4ddd39db945abd3f2bc0be5e">  366</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga55039d908c1eaffb485abbab847903e2">  367</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH1USEBURSTC                    (0x1UL &lt;&lt; 1)                                   </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac86a40524848b8e4ed9f21815bca79eb">  368</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT             1                                              </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafc9d9e0dc4a80319ced456a7e09b2466">  369</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_MASK              0x2UL                                          </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">  370</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf85d498a3cc7effac1a72f83fd83eef2">  371</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1c3f49284b86dbd64c7a07991f2254e2">  372</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH2USEBURSTC                    (0x1UL &lt;&lt; 2)                                   </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadf6d8bb903bcf4c424829d684a39af52">  373</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT             2                                              </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2fd6179c83bc3c426c9da333bfd0b078">  374</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_MASK              0x4UL                                          </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">  375</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga51097031754a23a1b3ade0e95486817e">  376</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7b5d38668e9c30c6bb608038cff7c8e0">  377</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH3USEBURSTC                    (0x1UL &lt;&lt; 3)                                   </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga96f27df44b1dbf9e6f86e68f2e469978">  378</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT             3                                              </span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9688d1dae28f47b213a35ab56411eefd">  379</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_MASK              0x8UL                                          </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">  380</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga86c4539553edb8f2b37d4f5df985f5de">  381</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5f36da176ce8279629b6d5fe14ef4884">  382</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH4USEBURSTC                    (0x1UL &lt;&lt; 4)                                   </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2808b8844e8997e24858c7ae6020ec8c">  383</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT             4                                              </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafb03b7b90c5d9c1e6330ebab522cdc95">  384</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_MASK              0x10UL                                         </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">  385</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga05667be5e7fa309e42b912d5c86885e6">  386</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf77a029d26e722d36b2b769be0676ee2">  387</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH5USEBURSTC                    (0x1UL &lt;&lt; 5)                                   </span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4ea387b947c6ff60cf958c07e2bb214e">  388</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT             5                                              </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafc0dba7dfcfa51ed0aa0bed1376f2028">  389</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_MASK              0x20UL                                         </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">  390</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacc6e4be637c799fc74d4fcd8f969baa4">  391</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2bfd884350afff20fe08bb65fa8421c9">  392</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH6USEBURSTC                    (0x1UL &lt;&lt; 6)                                   </span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga852b5d9b4bba1a08ff6b9c01f6d99e14">  393</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT             6                                              </span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaad0851b009c1eba7f203d6dc4ce3dcd7">  394</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_MASK              0x40UL                                         </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga36f46747b894b8fd40d28443b5bcf489">  395</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae39248eb499b18fb8eb6050200e75262">  396</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaf9e80b20c35fe042fd54a09f948776f">  397</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH7USEBURSTC                    (0x1UL &lt;&lt; 7)                                   </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadb2fa00ceb69a26e790f36d680a8100c">  398</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT             7                                              </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga43cdf0ffda2b9290005a10c0857ee669">  399</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_MASK              0x80UL                                         </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf863e7c3e0823105a1c3b02915fe75d8">  400</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8409702bd8ef58035b87a53dafca601a">  401</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaebebf11f5ae0cc3799f7c37a345b4df5">  402</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH08USEBURSTC                   (0x1UL &lt;&lt; 8)                                   </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1f67a29169159867b14bd3710efb6a49">  403</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT            8                                              </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaed59407cde7926d6e2f8ee0dcf95735f">  404</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_MASK             0x100UL                                        </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae8608e3795cd8e2e1712c28f4270e61d">  405</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT          0x00000000UL                                   </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga29178df07d124504af0837ea2c864d9f">  406</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT           (_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT &lt;&lt; 8)  </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga29469c64f7c67270c7275a89db264d7c">  407</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH9USEBURSTC                    (0x1UL &lt;&lt; 9)                                   </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga64ad6dd68a8b25869fd08e1071bd1d96">  408</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT             9                                              </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafcd9744e5f592a39611cfe5fb9edd810">  409</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_MASK              0x200UL                                        </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae53696ece05e2be9bf4b14b64c8db3a4">  410</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa8f270ce0cecbb168ce0e39e3968a508">  411</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae3a9f92bcbf79596cb76c65bf364801a">  412</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH10USEBURSTC                   (0x1UL &lt;&lt; 10)                                  </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa9a868839f3b8c1701ed73d83fcdcd7c">  413</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT            10                                             </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9162daf37722de253ad294fca2f8fa74">  414</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_MASK             0x400UL                                        </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga804ce3788bfce43de4bfc9ecac4988fe">  415</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT          0x00000000UL                                   </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac8ba4c0356d91ee4bcc8caeda6ab9efc">  416</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT           (_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaadb5c3410ef6525e01c857f20281f0cb">  417</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH11USEBURSTC                   (0x1UL &lt;&lt; 11)                                  </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga58ea5069ca3d2bcabc678d2940744225">  418</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT            11                                             </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga427340b0e9c6c46233e453ba2c201185">  419</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_MASK             0x800UL                                        </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad625aed8ec4ce0b572068d99274f0f6b">  420</a></span><span class="preprocessor">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT          0x00000000UL                                   </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga50a7a8ad4e2fc5fd90541343312b835a">  421</a></span><span class="preprocessor">#define DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT           (_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/* Bit fields for DMA CHREQMASKS */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga993c11b58c442aba2ad8828511568f22">  424</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_RESETVALUE                      0x00000000UL                                 </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga54114f403e2d376752e3b19eab96fda5">  425</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_MASK                            0x00000FFFUL                                 </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5377ebe5374db2f0a175c084f61c268c">  426</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH0REQMASKS                      (0x1UL &lt;&lt; 0)                                 </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad2bd40977f04b35a3fcad6142a8139ce">  427</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_SHIFT               0                                            </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4c22729eed6405317e4861a406d844e5">  428</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_MASK                0x1UL                                        </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">  429</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga28f9f45f08df20ce2c77539ce738451a">  430</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH0REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga626b25422301aa89ebea44a58a698324">  431</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH1REQMASKS                      (0x1UL &lt;&lt; 1)                                 </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2b27781d75db437efc821c90ed4c9099">  432</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_SHIFT               1                                            </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga130af438b19240f5af9b8a3adfdcac71">  433</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_MASK                0x2UL                                        </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">  434</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga598e5355f085612484f856983986791d">  435</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH1REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac4c9da9a9971fec51c01672cb9fef436">  436</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH2REQMASKS                      (0x1UL &lt;&lt; 2)                                 </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad3d2f9f4c0968e74d4f6d4692c39b6d3">  437</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_SHIFT               2                                            </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab2fe86d88b39428b1172ec0adbc9ee52">  438</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_MASK                0x4UL                                        </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">  439</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabaa0242426b02acbedc26459e38facf9">  440</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH2REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3d9817a0b7691c23943ad1436565652c">  441</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH3REQMASKS                      (0x1UL &lt;&lt; 3)                                 </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadb5d11bf686e32fbe7ee25f39fbc9fd7">  442</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_SHIFT               3                                            </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab1f131564418eeae0ed8df0e261a4e15">  443</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_MASK                0x8UL                                        </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">  444</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5ad10959d075ebc1132ce37e7223a37d">  445</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH3REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaca39bb0ce85f708d3ea1bed8328cc38d">  446</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH4REQMASKS                      (0x1UL &lt;&lt; 4)                                 </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad501b35a32b8e4ffbde8bb182c10da5e">  447</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_SHIFT               4                                            </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaf20b8b5264e86bd0c1e204c0005d47a">  448</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_MASK                0x10UL                                       </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">  449</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6d98b62aee6b9f428dc2513f0f3983c8">  450</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH4REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2de8b92c5285dcf0421d4bf6bafb2a3f">  451</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH5REQMASKS                      (0x1UL &lt;&lt; 5)                                 </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadf26786ae4f9a117ea01a82824456006">  452</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_SHIFT               5                                            </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab89c22346382b5378f4875375e82cf6a">  453</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_MASK                0x20UL                                       </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">  454</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad6c56f36efb19856f6ba42a1c398b59d">  455</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH5REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0c5a0445940b3c53c6030ae64d3b5b7a">  456</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH6REQMASKS                      (0x1UL &lt;&lt; 6)                                 </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa68606a37184acfca2a5743e9b5211e1">  457</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH6REQMASKS_SHIFT               6                                            </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7406de88f8e3301cec44b12a5d212724">  458</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH6REQMASKS_MASK                0x40UL                                       </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga539691bcecd365628b02357e95760446">  459</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH6REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacae18f5930ffa1c7aa7eb1fb80060d6a">  460</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH6REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9c913732237a81c0e258b7a866bfbfaf">  461</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH7REQMASKS                      (0x1UL &lt;&lt; 7)                                 </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf725e851f1a2408b64c617145a72fe5">  462</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH7REQMASKS_SHIFT               7                                            </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga25f7d7a21cad7acc2c2f7902e5ea3f03">  463</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH7REQMASKS_MASK                0x80UL                                       </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa5d9bf1a91659e22add5e1d7a7edee33">  464</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH7REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga818a9855bbe5dbd840347cbdc2ab2b68">  465</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH7REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3cf6fd533a733c7611b4ae476eccc131">  466</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH8REQMASKS                      (0x1UL &lt;&lt; 8)                                 </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafec69e818b2183e50842025418cb0f1b">  467</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH8REQMASKS_SHIFT               8                                            </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae736094335d8f9e7215bfc376797d238">  468</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH8REQMASKS_MASK                0x100UL                                      </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0564ecfe10b695e8ed1bd0b19baf8e3c">  469</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH8REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga32d5fe04c834be20e89bb30620fa59ab">  470</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH8REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5fa2afc728f7886a0dfa6b60052bf379">  471</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH9REQMASKS                      (0x1UL &lt;&lt; 9)                                 </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga182392a611908e18988a796e077c489d">  472</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH9REQMASKS_SHIFT               9                                            </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga204e7e2722da7dde0172728890f90733">  473</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH9REQMASKS_MASK                0x200UL                                      </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga741d9095de32cc9264da2324832b2120">  474</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH9REQMASKS_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7d0bb3365c2c579c0bfa42d5342ed071">  475</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH9REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0cd2b9c8ea58602edd5c56aa6a73cadf">  476</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH10REQMASKS                     (0x1UL &lt;&lt; 10)                                </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5695e5a432b21727597e5201f174fc4c">  477</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH10REQMASKS_SHIFT              10                                           </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1ac5ff20ca575baa06eb3274b406d7a1">  478</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH10REQMASKS_MASK               0x400UL                                      </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga70caa27e1fa6e00df357fb87de5dec70">  479</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH10REQMASKS_DEFAULT            0x00000000UL                                 </span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4639018f770498e6f0b1bb7238a1f9cf">  480</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH10REQMASKS_DEFAULT             (_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga39fa0663d3ad0a7b1c5fa70157c24fbf">  481</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH11REQMASKS                     (0x1UL &lt;&lt; 11)                                </span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1ebfa0e0d5df4ce354980088270e900d">  482</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH11REQMASKS_SHIFT              11                                           </span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga21a59199218657442232e2b69444df5e">  483</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH11REQMASKS_MASK               0x800UL                                      </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3766dd8ba87b2d5d88c7914400fd5985">  484</a></span><span class="preprocessor">#define _DMA_CHREQMASKS_CH11REQMASKS_DEFAULT            0x00000000UL                                 </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga764e80267e8b3ecc7024a9e5f849dd78">  485</a></span><span class="preprocessor">#define DMA_CHREQMASKS_CH11REQMASKS_DEFAULT             (_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/* Bit fields for DMA CHREQMASKC */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaacb9fcf4f72148763f49b6443de6d258">  488</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_RESETVALUE                      0x00000000UL                                 </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6b0ff687023c5a5ca90794888ba6d834">  489</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_MASK                            0x00000FFFUL                                 </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9af910624a38489794ee8d57d75045fb">  490</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH0REQMASKC                      (0x1UL &lt;&lt; 0)                                 </span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaebec317ab7c77ecf264075bd33e08422">  491</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_SHIFT               0                                            </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa7a3602d7b4f560db251d4ab08f840a5">  492</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_MASK                0x1UL                                        </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">  493</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga25577904705e00bceed38828a11d634a">  494</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH0REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabbcbf832de08628a4fb9260b2a6c9ef8">  495</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH1REQMASKC                      (0x1UL &lt;&lt; 1)                                 </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1bd6761ca5cf62cab5d8367b23eaf085">  496</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_SHIFT               1                                            </span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab5bedb1c3f155a64b7d5d9ec916a187a">  497</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_MASK                0x2UL                                        </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">  498</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7b058bc79b2e32d10ed9f1248d9150e1">  499</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH1REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf6df8b60a6e9627af3c6ea5a639900d5">  500</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH2REQMASKC                      (0x1UL &lt;&lt; 2)                                 </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6c5c6a398488a63ef2d00e48d7ed9801">  501</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_SHIFT               2                                            </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2dfd5552bc596cd4a5e50d70320748d0">  502</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_MASK                0x4UL                                        </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">  503</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2eafaf6a7f026a0c094355497085e9ae">  504</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH2REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2e63a5cd90c17f2025a6f53b885061d5">  505</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH3REQMASKC                      (0x1UL &lt;&lt; 3)                                 </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga33776638699de1548379b67e10a1b5f1">  506</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_SHIFT               3                                            </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga64a5cd5bbc4f7dbaf80bc73441024901">  507</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_MASK                0x8UL                                        </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">  508</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2f9ff650522730490b0a7c682920506a">  509</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH3REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaaf3d769ef02b12a4c3e8a4ce6e15376">  510</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH4REQMASKC                      (0x1UL &lt;&lt; 4)                                 </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga96583f6eb5f1cd97aa226509002d29ec">  511</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_SHIFT               4                                            </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab9ee56a2e5314cfe9212faad05368a91">  512</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_MASK                0x10UL                                       </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">  513</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga723c384830fda84b651fdf5c6ab04719">  514</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH4REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab7e41f44345ab2f4df705f3ce5927b90">  515</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH5REQMASKC                      (0x1UL &lt;&lt; 5)                                 </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2e4ecb0ce2ced87d3381250db15e60a2">  516</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_SHIFT               5                                            </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabbb354e9c3b0d5a1bd13e03c0ae2da84">  517</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_MASK                0x20UL                                       </span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">  518</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacd359acf883fa5ab982497f776ffa806">  519</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH5REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga29a713c3e274b935a8a7fe2e28d65dec">  520</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH6REQMASKC                      (0x1UL &lt;&lt; 6)                                 </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8a9b915abb465760170677054b124cc2">  521</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH6REQMASKC_SHIFT               6                                            </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8785dbbf2479707d0ed7240059bb92b0">  522</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH6REQMASKC_MASK                0x40UL                                       </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad7e604b9fb2ae75dc0faaf16889dad74">  523</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH6REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga04366e358ee0e7294585ca3bb959f4a2">  524</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH6REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga31154dcd8fc231b8c55517341edb6ffd">  525</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH7REQMASKC                      (0x1UL &lt;&lt; 7)                                 </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabb4b07a66b52bdfbf64780fe202cf48f">  526</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH7REQMASKC_SHIFT               7                                            </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga617392f606af81c5a636c99d4194ee6a">  527</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH7REQMASKC_MASK                0x80UL                                       </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga806a99e00e5f5e602a079448cf12e6d6">  528</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH7REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaffbf9596c8b995b537d80f2e43cc4abb">  529</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH7REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaec3bf9431fa8e87713ef2ecdeba726bb">  530</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH8REQMASKC                      (0x1UL &lt;&lt; 8)                                 </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0dc532926c13bc373121b373d32013cc">  531</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH8REQMASKC_SHIFT               8                                            </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9c49f2b9584410c605b5042c7d43dc24">  532</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH8REQMASKC_MASK                0x100UL                                      </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7047381c324d1eea02d4dbcaf824fc8c">  533</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH8REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2039ae87af2ba8908389c51a046ef573">  534</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH8REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaef14339bb782cb81d646dd15365d9454">  535</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH9REQMASKC                      (0x1UL &lt;&lt; 9)                                 </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad8c71fb9894c3db77323cb69a0db3830">  536</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH9REQMASKC_SHIFT               9                                            </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2cf86cd157adbbc5d66271735367e4fb">  537</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH9REQMASKC_MASK                0x200UL                                      </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga89736225497627a2439f824c1ac7cdd2">  538</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH9REQMASKC_DEFAULT             0x00000000UL                                 </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7dcab448b80f35d4d565e0730ab1c393">  539</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH9REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga81b00286c35d9e148a64911c091d3d2d">  540</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH10REQMASKC                     (0x1UL &lt;&lt; 10)                                </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8cac709b6ce0f7e3e1803a2314e1338d">  541</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH10REQMASKC_SHIFT              10                                           </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga29dc28ade9dcb0d22a341ab35457d7ef">  542</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH10REQMASKC_MASK               0x400UL                                      </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga14cf8d6cdde95fe3b1f398372f208be7">  543</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH10REQMASKC_DEFAULT            0x00000000UL                                 </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0e48f06e2baaf107accf1e42aa8679d7">  544</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH10REQMASKC_DEFAULT             (_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa12429efc06bc7a9d0ad046348285421">  545</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH11REQMASKC                     (0x1UL &lt;&lt; 11)                                </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9cf0d55e79707ae65eede21d92f79649">  546</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH11REQMASKC_SHIFT              11                                           </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gace484eddf12099d416f282c8a29c9d37">  547</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH11REQMASKC_MASK               0x800UL                                      </span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaebca68bb02aaafd663690ccf88696466">  548</a></span><span class="preprocessor">#define _DMA_CHREQMASKC_CH11REQMASKC_DEFAULT            0x00000000UL                                 </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga52ca85a742171ebc995bef97c689c5de">  549</a></span><span class="preprocessor">#define DMA_CHREQMASKC_CH11REQMASKC_DEFAULT             (_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/* Bit fields for DMA CHENS */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga86b3e05b61511e9756cbf4fcefd0e3f5">  552</a></span><span class="preprocessor">#define _DMA_CHENS_RESETVALUE                           0x00000000UL                       </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac874864898a857bfad5220d0f6e56175">  553</a></span><span class="preprocessor">#define _DMA_CHENS_MASK                                 0x00000FFFUL                       </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0ff45c74658e5d08259b63dcd645864b">  554</a></span><span class="preprocessor">#define DMA_CHENS_CH0ENS                                (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9b01b19cb9880ae2e68a93732b521457">  555</a></span><span class="preprocessor">#define _DMA_CHENS_CH0ENS_SHIFT                         0                                  </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad19ba755c0906d46abf22a693044e8b5">  556</a></span><span class="preprocessor">#define _DMA_CHENS_CH0ENS_MASK                          0x1UL                              </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">  557</a></span><span class="preprocessor">#define _DMA_CHENS_CH0ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae2c002f0189eddcf61fecd3852f55ea1">  558</a></span><span class="preprocessor">#define DMA_CHENS_CH0ENS_DEFAULT                        (_DMA_CHENS_CH0ENS_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9635cfc4a61e1c8c2a0119870712293a">  559</a></span><span class="preprocessor">#define DMA_CHENS_CH1ENS                                (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8c23b89af84863b0eaf46fae7b8029db">  560</a></span><span class="preprocessor">#define _DMA_CHENS_CH1ENS_SHIFT                         1                                  </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga13e39d0bc652f277cc8e0de9fe6f2832">  561</a></span><span class="preprocessor">#define _DMA_CHENS_CH1ENS_MASK                          0x2UL                              </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">  562</a></span><span class="preprocessor">#define _DMA_CHENS_CH1ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae6c3aa4c5b942a04770a06a93a9b1a63">  563</a></span><span class="preprocessor">#define DMA_CHENS_CH1ENS_DEFAULT                        (_DMA_CHENS_CH1ENS_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3c044628dd75f30a59e5a53d9687e40a">  564</a></span><span class="preprocessor">#define DMA_CHENS_CH2ENS                                (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac89079e8101357af8b3ff6973b437079">  565</a></span><span class="preprocessor">#define _DMA_CHENS_CH2ENS_SHIFT                         2                                  </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6157ef84f9800793fd08c1dc78a41d24">  566</a></span><span class="preprocessor">#define _DMA_CHENS_CH2ENS_MASK                          0x4UL                              </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">  567</a></span><span class="preprocessor">#define _DMA_CHENS_CH2ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3417b1925b0f33b9e70b106e2a9483df">  568</a></span><span class="preprocessor">#define DMA_CHENS_CH2ENS_DEFAULT                        (_DMA_CHENS_CH2ENS_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga24b35122f0793cc6f45c8fbab34e777e">  569</a></span><span class="preprocessor">#define DMA_CHENS_CH3ENS                                (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad775addf2ab980e50bc354a0696197a5">  570</a></span><span class="preprocessor">#define _DMA_CHENS_CH3ENS_SHIFT                         3                                  </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4a5abcf9c41389156ecdc4a29ae3bd6f">  571</a></span><span class="preprocessor">#define _DMA_CHENS_CH3ENS_MASK                          0x8UL                              </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">  572</a></span><span class="preprocessor">#define _DMA_CHENS_CH3ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafb6e780186cc00bd6c436cf2da8374c9">  573</a></span><span class="preprocessor">#define DMA_CHENS_CH3ENS_DEFAULT                        (_DMA_CHENS_CH3ENS_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4a61090735ebd5a4679ba23ae81aad6f">  574</a></span><span class="preprocessor">#define DMA_CHENS_CH4ENS                                (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0fc2cda5aaa7a75d948fa9fd8c204b28">  575</a></span><span class="preprocessor">#define _DMA_CHENS_CH4ENS_SHIFT                         4                                  </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4189d27882f068f692d41842f958a2a8">  576</a></span><span class="preprocessor">#define _DMA_CHENS_CH4ENS_MASK                          0x10UL                             </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">  577</a></span><span class="preprocessor">#define _DMA_CHENS_CH4ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac540101ba729c429d1fba5b692cf333c">  578</a></span><span class="preprocessor">#define DMA_CHENS_CH4ENS_DEFAULT                        (_DMA_CHENS_CH4ENS_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9437e24ae5b8fcdd625d4bdb67204cd7">  579</a></span><span class="preprocessor">#define DMA_CHENS_CH5ENS                                (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga27f4dadd3c4d3499c7ce6c3365cf84eb">  580</a></span><span class="preprocessor">#define _DMA_CHENS_CH5ENS_SHIFT                         5                                  </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5bfe3f6ae6617a7b8acb75dfddc9f3ed">  581</a></span><span class="preprocessor">#define _DMA_CHENS_CH5ENS_MASK                          0x20UL                             </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">  582</a></span><span class="preprocessor">#define _DMA_CHENS_CH5ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga068efb5cb719eb8d9f591e76a78b136e">  583</a></span><span class="preprocessor">#define DMA_CHENS_CH5ENS_DEFAULT                        (_DMA_CHENS_CH5ENS_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga190283bb0acb91747300cb626daccc28">  584</a></span><span class="preprocessor">#define DMA_CHENS_CH6ENS                                (0x1UL &lt;&lt; 6)                       </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabd4a25ec734c3986fa5e5e976a7d61dd">  585</a></span><span class="preprocessor">#define _DMA_CHENS_CH6ENS_SHIFT                         6                                  </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga698fb10be38d3203f1eec52f4ea48782">  586</a></span><span class="preprocessor">#define _DMA_CHENS_CH6ENS_MASK                          0x40UL                             </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga39200e633a8956bfd3f45d481cbb93e7">  587</a></span><span class="preprocessor">#define _DMA_CHENS_CH6ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0534fd1a6332e406680cfec4c6ceec99">  588</a></span><span class="preprocessor">#define DMA_CHENS_CH6ENS_DEFAULT                        (_DMA_CHENS_CH6ENS_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6e3c2c531617e753d553d14b12819eea">  589</a></span><span class="preprocessor">#define DMA_CHENS_CH7ENS                                (0x1UL &lt;&lt; 7)                       </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae0733223033bd8228911af3bd6854111">  590</a></span><span class="preprocessor">#define _DMA_CHENS_CH7ENS_SHIFT                         7                                  </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3d83256777413c8d76b70f846af1a4d1">  591</a></span><span class="preprocessor">#define _DMA_CHENS_CH7ENS_MASK                          0x80UL                             </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaf6f88ccf1232816d49602ef0d9c656a">  592</a></span><span class="preprocessor">#define _DMA_CHENS_CH7ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9ee6562bab6970ee4eeefc6b54291d2d">  593</a></span><span class="preprocessor">#define DMA_CHENS_CH7ENS_DEFAULT                        (_DMA_CHENS_CH7ENS_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf11da6df50cb5739995516caa814c7f">  594</a></span><span class="preprocessor">#define DMA_CHENS_CH8ENS                                (0x1UL &lt;&lt; 8)                       </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad6f1a1485e60c537eb60d471cb15838f">  595</a></span><span class="preprocessor">#define _DMA_CHENS_CH8ENS_SHIFT                         8                                  </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga95b226c5451e67eec714d9de7916eaaa">  596</a></span><span class="preprocessor">#define _DMA_CHENS_CH8ENS_MASK                          0x100UL                            </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1f2a131d40b54bc50fc7f2f8ba703af8">  597</a></span><span class="preprocessor">#define _DMA_CHENS_CH8ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga27c6548b09325bcb948f86407646fcf4">  598</a></span><span class="preprocessor">#define DMA_CHENS_CH8ENS_DEFAULT                        (_DMA_CHENS_CH8ENS_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga80cf6e3672d392d8d77b7696c02556c9">  599</a></span><span class="preprocessor">#define DMA_CHENS_CH9ENS                                (0x1UL &lt;&lt; 9)                       </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7871fbd52468c5a91b9585bcf263ae40">  600</a></span><span class="preprocessor">#define _DMA_CHENS_CH9ENS_SHIFT                         9                                  </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf444ad8ccda97558c537882c9f0f9353">  601</a></span><span class="preprocessor">#define _DMA_CHENS_CH9ENS_MASK                          0x200UL                            </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga42b2b857dd9dcf4d0a560cb93bd2a603">  602</a></span><span class="preprocessor">#define _DMA_CHENS_CH9ENS_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga952696ad6d4adbfbf9919c24721813f3">  603</a></span><span class="preprocessor">#define DMA_CHENS_CH9ENS_DEFAULT                        (_DMA_CHENS_CH9ENS_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6fe2ee5c98d77008334f4b7c59d8cd23">  604</a></span><span class="preprocessor">#define DMA_CHENS_CH10ENS                               (0x1UL &lt;&lt; 10)                      </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac038c182c193c2eab7d9d152aefc5ac8">  605</a></span><span class="preprocessor">#define _DMA_CHENS_CH10ENS_SHIFT                        10                                 </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad3d9b9a2534baa0d9f2ce2811794ff26">  606</a></span><span class="preprocessor">#define _DMA_CHENS_CH10ENS_MASK                         0x400UL                            </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa7de697e4894108f6620291f6d6c64d5">  607</a></span><span class="preprocessor">#define _DMA_CHENS_CH10ENS_DEFAULT                      0x00000000UL                       </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9d1ce81f8820a9a257b0a8e5acf32667">  608</a></span><span class="preprocessor">#define DMA_CHENS_CH10ENS_DEFAULT                       (_DMA_CHENS_CH10ENS_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafe6ec14fa61f48b543cb69d09bb6ac3e">  609</a></span><span class="preprocessor">#define DMA_CHENS_CH11ENS                               (0x1UL &lt;&lt; 11)                      </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaea733d01cddc2a9755a3a611a9adecc9">  610</a></span><span class="preprocessor">#define _DMA_CHENS_CH11ENS_SHIFT                        11                                 </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga65fe12938f07c34fd3abdb66befd5659">  611</a></span><span class="preprocessor">#define _DMA_CHENS_CH11ENS_MASK                         0x800UL                            </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaac0bd93146f5fb89524ce3bd4d1dc70">  612</a></span><span class="preprocessor">#define _DMA_CHENS_CH11ENS_DEFAULT                      0x00000000UL                       </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaadcac1e7d48b1bdb8b6c036841108752">  613</a></span><span class="preprocessor">#define DMA_CHENS_CH11ENS_DEFAULT                       (_DMA_CHENS_CH11ENS_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/* Bit fields for DMA CHENC */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5cf124dfd05cc858565d57878ecc4731">  616</a></span><span class="preprocessor">#define _DMA_CHENC_RESETVALUE                           0x00000000UL                       </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae655e8c5e567264285610b6a59988bb5">  617</a></span><span class="preprocessor">#define _DMA_CHENC_MASK                                 0x00000FFFUL                       </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga35d5d3d575383435cd1d1b6e2d9dee92">  618</a></span><span class="preprocessor">#define DMA_CHENC_CH0ENC                                (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga25df885eed3ced50e60fac7552abb351">  619</a></span><span class="preprocessor">#define _DMA_CHENC_CH0ENC_SHIFT                         0                                  </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab1238fee8a8084ebe3e39543ecf05ef5">  620</a></span><span class="preprocessor">#define _DMA_CHENC_CH0ENC_MASK                          0x1UL                              </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">  621</a></span><span class="preprocessor">#define _DMA_CHENC_CH0ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga22202f4a64dfa718aaf6b667ad1b15ef">  622</a></span><span class="preprocessor">#define DMA_CHENC_CH0ENC_DEFAULT                        (_DMA_CHENC_CH0ENC_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga92b366c4cfe34b7b22702032ad2d4847">  623</a></span><span class="preprocessor">#define DMA_CHENC_CH1ENC                                (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab606f7252bcbdb2e8ba7914a26bcb88e">  624</a></span><span class="preprocessor">#define _DMA_CHENC_CH1ENC_SHIFT                         1                                  </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga73a664be5f4736458a91c02bf44e2e21">  625</a></span><span class="preprocessor">#define _DMA_CHENC_CH1ENC_MASK                          0x2UL                              </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">  626</a></span><span class="preprocessor">#define _DMA_CHENC_CH1ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga48471b34b4eaa83749604aa4dc83500d">  627</a></span><span class="preprocessor">#define DMA_CHENC_CH1ENC_DEFAULT                        (_DMA_CHENC_CH1ENC_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae7a944b622e28ac37ee730883b14f13e">  628</a></span><span class="preprocessor">#define DMA_CHENC_CH2ENC                                (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae37f39bf65a4c524a2a09956485aec14">  629</a></span><span class="preprocessor">#define _DMA_CHENC_CH2ENC_SHIFT                         2                                  </span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9a0f7a78109d735f115c2042b5cb18bb">  630</a></span><span class="preprocessor">#define _DMA_CHENC_CH2ENC_MASK                          0x4UL                              </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">  631</a></span><span class="preprocessor">#define _DMA_CHENC_CH2ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9306ee3c7a4b45e9738c41aacab103a0">  632</a></span><span class="preprocessor">#define DMA_CHENC_CH2ENC_DEFAULT                        (_DMA_CHENC_CH2ENC_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaafca64b255430ca1e8549a09a8e4ae1a">  633</a></span><span class="preprocessor">#define DMA_CHENC_CH3ENC                                (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa0830337a5ada3c946ff9f56e1e87086">  634</a></span><span class="preprocessor">#define _DMA_CHENC_CH3ENC_SHIFT                         3                                  </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadf670e44e71e6ef9e84f9076e292e36b">  635</a></span><span class="preprocessor">#define _DMA_CHENC_CH3ENC_MASK                          0x8UL                              </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">  636</a></span><span class="preprocessor">#define _DMA_CHENC_CH3ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5db5df14316e43cfa5f7842f8e860782">  637</a></span><span class="preprocessor">#define DMA_CHENC_CH3ENC_DEFAULT                        (_DMA_CHENC_CH3ENC_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2a59bd0e20eb593fa2fa7b108233f910">  638</a></span><span class="preprocessor">#define DMA_CHENC_CH4ENC                                (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga545e8bf9c90be22cf7adacc61f8a9159">  639</a></span><span class="preprocessor">#define _DMA_CHENC_CH4ENC_SHIFT                         4                                  </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1ae82793be0258c25d2b941291b28de1">  640</a></span><span class="preprocessor">#define _DMA_CHENC_CH4ENC_MASK                          0x10UL                             </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">  641</a></span><span class="preprocessor">#define _DMA_CHENC_CH4ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabe7fc3bb626e7546deb81477d2e53376">  642</a></span><span class="preprocessor">#define DMA_CHENC_CH4ENC_DEFAULT                        (_DMA_CHENC_CH4ENC_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga814e04dc0c32cddab505146788d0ae4b">  643</a></span><span class="preprocessor">#define DMA_CHENC_CH5ENC                                (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga84d17e626c4e8243c86e34e9727725b1">  644</a></span><span class="preprocessor">#define _DMA_CHENC_CH5ENC_SHIFT                         5                                  </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga949d0c96c97f14e87bfca1a41bca2783">  645</a></span><span class="preprocessor">#define _DMA_CHENC_CH5ENC_MASK                          0x20UL                             </span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">  646</a></span><span class="preprocessor">#define _DMA_CHENC_CH5ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8d89067953cfccc9e2b0a95b9e621c4c">  647</a></span><span class="preprocessor">#define DMA_CHENC_CH5ENC_DEFAULT                        (_DMA_CHENC_CH5ENC_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8a15bb12b68232f9f28b9d4c582e297c">  648</a></span><span class="preprocessor">#define DMA_CHENC_CH6ENC                                (0x1UL &lt;&lt; 6)                       </span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa27b3ada0f2c4d057dddf4f60eb96c46">  649</a></span><span class="preprocessor">#define _DMA_CHENC_CH6ENC_SHIFT                         6                                  </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8821fa425f26d44ec370b03e7fc9e53c">  650</a></span><span class="preprocessor">#define _DMA_CHENC_CH6ENC_MASK                          0x40UL                             </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4ef92f55e7ddb69faa2229d12f8ea697">  651</a></span><span class="preprocessor">#define _DMA_CHENC_CH6ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga440b092eccad17d223dbcf81d59d060b">  652</a></span><span class="preprocessor">#define DMA_CHENC_CH6ENC_DEFAULT                        (_DMA_CHENC_CH6ENC_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacf4e427fc2bd2c0fd779fb444a523b22">  653</a></span><span class="preprocessor">#define DMA_CHENC_CH7ENC                                (0x1UL &lt;&lt; 7)                       </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0b5eee8b40e7b6e34d8460cef27dbbe5">  654</a></span><span class="preprocessor">#define _DMA_CHENC_CH7ENC_SHIFT                         7                                  </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5e1820a7f22b8240dd74718bb954d382">  655</a></span><span class="preprocessor">#define _DMA_CHENC_CH7ENC_MASK                          0x80UL                             </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa40033c545e9a9fca9d20771b9034ce2">  656</a></span><span class="preprocessor">#define _DMA_CHENC_CH7ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga101f2d1e3ac8e6f02499d498abbef812">  657</a></span><span class="preprocessor">#define DMA_CHENC_CH7ENC_DEFAULT                        (_DMA_CHENC_CH7ENC_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga52593a18d62a13949337ce8a9c6930c1">  658</a></span><span class="preprocessor">#define DMA_CHENC_CH8ENC                                (0x1UL &lt;&lt; 8)                       </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga572055da09a5bb51f2a736337dc2cba1">  659</a></span><span class="preprocessor">#define _DMA_CHENC_CH8ENC_SHIFT                         8                                  </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga90a6d09ce7e2004c182af5f5ee21c682">  660</a></span><span class="preprocessor">#define _DMA_CHENC_CH8ENC_MASK                          0x100UL                            </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad2b08e24bd4309899b6264f090871c12">  661</a></span><span class="preprocessor">#define _DMA_CHENC_CH8ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga346cc75b109ebf1a5dcd2f3768a4a401">  662</a></span><span class="preprocessor">#define DMA_CHENC_CH8ENC_DEFAULT                        (_DMA_CHENC_CH8ENC_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6a1769da52b325cbe839c2b21520eca1">  663</a></span><span class="preprocessor">#define DMA_CHENC_CH9ENC                                (0x1UL &lt;&lt; 9)                       </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa7106fee22b3f8a238e25fc0e7168a44">  664</a></span><span class="preprocessor">#define _DMA_CHENC_CH9ENC_SHIFT                         9                                  </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0cfc4fc0d0d769ec54141b116249e0af">  665</a></span><span class="preprocessor">#define _DMA_CHENC_CH9ENC_MASK                          0x200UL                            </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga986cd331b055ec61492879f6571aec9f">  666</a></span><span class="preprocessor">#define _DMA_CHENC_CH9ENC_DEFAULT                       0x00000000UL                       </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3cb5b73815b5eaa42946b51548d2a1dc">  667</a></span><span class="preprocessor">#define DMA_CHENC_CH9ENC_DEFAULT                        (_DMA_CHENC_CH9ENC_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga98b7473029e41853f7bde3eed34ce454">  668</a></span><span class="preprocessor">#define DMA_CHENC_CH10ENC                               (0x1UL &lt;&lt; 10)                      </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad6955f87cc0f295e9e996e4dc12c3856">  669</a></span><span class="preprocessor">#define _DMA_CHENC_CH10ENC_SHIFT                        10                                 </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga52a4bdf60491692fac0dc38e002eff34">  670</a></span><span class="preprocessor">#define _DMA_CHENC_CH10ENC_MASK                         0x400UL                            </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga085988f8a45e7c1b6d84a22e7d44fff1">  671</a></span><span class="preprocessor">#define _DMA_CHENC_CH10ENC_DEFAULT                      0x00000000UL                       </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga17be851557156c993de7c21baba6ae16">  672</a></span><span class="preprocessor">#define DMA_CHENC_CH10ENC_DEFAULT                       (_DMA_CHENC_CH10ENC_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7543948438d6fc9aface3c6d971d9eb2">  673</a></span><span class="preprocessor">#define DMA_CHENC_CH11ENC                               (0x1UL &lt;&lt; 11)                      </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2bcf1bbc6a65c800b476b70b1c4cfb52">  674</a></span><span class="preprocessor">#define _DMA_CHENC_CH11ENC_SHIFT                        11                                 </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga07ac3d3d9736b357735928c77bf3ca99">  675</a></span><span class="preprocessor">#define _DMA_CHENC_CH11ENC_MASK                         0x800UL                            </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9ebaacdf9bcf68514e2af72c76cbce71">  676</a></span><span class="preprocessor">#define _DMA_CHENC_CH11ENC_DEFAULT                      0x00000000UL                       </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4606a06f3f6eb90177919951762e9f26">  677</a></span><span class="preprocessor">#define DMA_CHENC_CH11ENC_DEFAULT                       (_DMA_CHENC_CH11ENC_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/* Bit fields for DMA CHALTS */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadd2d2f322ee761ff5024ff8a2fb5e8f5">  680</a></span><span class="preprocessor">#define _DMA_CHALTS_RESETVALUE                          0x00000000UL                         </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga81b14de47152c5c6c322be59ebc86165">  681</a></span><span class="preprocessor">#define _DMA_CHALTS_MASK                                0x00000FFFUL                         </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga613418fb0799e7247179ac93163a767f">  682</a></span><span class="preprocessor">#define DMA_CHALTS_CH0ALTS                              (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad51b3fceeffcc0e9231309783e03554a">  683</a></span><span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_SHIFT                       0                                    </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9bc3fb8a648065a1ac88355ef85e44ab">  684</a></span><span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_MASK                        0x1UL                                </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">  685</a></span><span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa54ec7c7973183897876c530f978a9f0">  686</a></span><span class="preprocessor">#define DMA_CHALTS_CH0ALTS_DEFAULT                      (_DMA_CHALTS_CH0ALTS_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab83167edd154a5daf99c8608100088b7">  687</a></span><span class="preprocessor">#define DMA_CHALTS_CH1ALTS                              (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf4899bc261cdbce884efb93f469043ca">  688</a></span><span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_SHIFT                       1                                    </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gace50c041a428cae2ea015975e83bc88c">  689</a></span><span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_MASK                        0x2UL                                </span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">  690</a></span><span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae49b3527d4de1e9723906f5fc035356c">  691</a></span><span class="preprocessor">#define DMA_CHALTS_CH1ALTS_DEFAULT                      (_DMA_CHALTS_CH1ALTS_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7738cfbf25a156a773026b9c28c37dda">  692</a></span><span class="preprocessor">#define DMA_CHALTS_CH2ALTS                              (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0790f60d53f14a8dc68b08cada62c0d3">  693</a></span><span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_SHIFT                       2                                    </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabd21971d2efbd628393c7b103e60e44e">  694</a></span><span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_MASK                        0x4UL                                </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">  695</a></span><span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa706c71ab018584bac1aad5d2ece3001">  696</a></span><span class="preprocessor">#define DMA_CHALTS_CH2ALTS_DEFAULT                      (_DMA_CHALTS_CH2ALTS_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga048035204cf3ed4cfd6ec1427d460670">  697</a></span><span class="preprocessor">#define DMA_CHALTS_CH3ALTS                              (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1155cfe68203851c1bebb3d4d4f03086">  698</a></span><span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_SHIFT                       3                                    </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa044a2da0ded76c66829de8cc4a8f111">  699</a></span><span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_MASK                        0x8UL                                </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">  700</a></span><span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf2a7345f778eb92be85705a2fe433fe5">  701</a></span><span class="preprocessor">#define DMA_CHALTS_CH3ALTS_DEFAULT                      (_DMA_CHALTS_CH3ALTS_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafe171b8d3b83c8b2586d28c2307ad7a5">  702</a></span><span class="preprocessor">#define DMA_CHALTS_CH4ALTS                              (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf87adc0c8f14b0234910df5541c8890">  703</a></span><span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_SHIFT                       4                                    </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4d2f0cd787b6a346eabb36d1d409f039">  704</a></span><span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_MASK                        0x10UL                               </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">  705</a></span><span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4677c4f84edfdf13ea4e47a1ce5ce302">  706</a></span><span class="preprocessor">#define DMA_CHALTS_CH4ALTS_DEFAULT                      (_DMA_CHALTS_CH4ALTS_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga39d696693fdcc69510ed4972dbba5117">  707</a></span><span class="preprocessor">#define DMA_CHALTS_CH5ALTS                              (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga121284eb531163dd58ce38e9362e6516">  708</a></span><span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_SHIFT                       5                                    </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga542e3984b5a30b7ce8eb6ac8d5d2d3d8">  709</a></span><span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_MASK                        0x20UL                               </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">  710</a></span><span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac30002e404beee68eb6f4af5038ab77d">  711</a></span><span class="preprocessor">#define DMA_CHALTS_CH5ALTS_DEFAULT                      (_DMA_CHALTS_CH5ALTS_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad51ad45da88a8e5b6638134fe6884466">  712</a></span><span class="preprocessor">#define DMA_CHALTS_CH6ALTS                              (0x1UL &lt;&lt; 6)                         </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6cfa8b06043bc6e968c6b122216776ab">  713</a></span><span class="preprocessor">#define _DMA_CHALTS_CH6ALTS_SHIFT                       6                                    </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac29e1cabedc9810174b78207bca360a6">  714</a></span><span class="preprocessor">#define _DMA_CHALTS_CH6ALTS_MASK                        0x40UL                               </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4483dd9ad698bdda9bfca54254431e94">  715</a></span><span class="preprocessor">#define _DMA_CHALTS_CH6ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga198af2b8de4a57c6096ab48710e49b0a">  716</a></span><span class="preprocessor">#define DMA_CHALTS_CH6ALTS_DEFAULT                      (_DMA_CHALTS_CH6ALTS_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad4e9c3f1e31e9837fc7015a96daeb823">  717</a></span><span class="preprocessor">#define DMA_CHALTS_CH7ALTS                              (0x1UL &lt;&lt; 7)                         </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga708c0a7245362c46e099dc083d058950">  718</a></span><span class="preprocessor">#define _DMA_CHALTS_CH7ALTS_SHIFT                       7                                    </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga78f5df17c6fac8cd74925a12aae96938">  719</a></span><span class="preprocessor">#define _DMA_CHALTS_CH7ALTS_MASK                        0x80UL                               </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga57528b2d0c4b50168f19ecae71e6e879">  720</a></span><span class="preprocessor">#define _DMA_CHALTS_CH7ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga57f110c61c91062a032cfd5b05642102">  721</a></span><span class="preprocessor">#define DMA_CHALTS_CH7ALTS_DEFAULT                      (_DMA_CHALTS_CH7ALTS_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga26820fd0ac3e27a03de3b3ce4f879f39">  722</a></span><span class="preprocessor">#define DMA_CHALTS_CH8ALTS                              (0x1UL &lt;&lt; 8)                         </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0541f3f921a05def06dc790a4a66fcda">  723</a></span><span class="preprocessor">#define _DMA_CHALTS_CH8ALTS_SHIFT                       8                                    </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaef41c668a65a955b39d1f3d42567bb1e">  724</a></span><span class="preprocessor">#define _DMA_CHALTS_CH8ALTS_MASK                        0x100UL                              </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga580c773e2e85e1f6f99b2bdb6e573262">  725</a></span><span class="preprocessor">#define _DMA_CHALTS_CH8ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6d33acd5d669eb5618aee4502d282dd1">  726</a></span><span class="preprocessor">#define DMA_CHALTS_CH8ALTS_DEFAULT                      (_DMA_CHALTS_CH8ALTS_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf39ee42cff9f15084736c24c9ef0ca1">  727</a></span><span class="preprocessor">#define DMA_CHALTS_CH9ALTS                              (0x1UL &lt;&lt; 9)                         </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac3c0d8ef706e492b27008abff4aedc4f">  728</a></span><span class="preprocessor">#define _DMA_CHALTS_CH9ALTS_SHIFT                       9                                    </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf8a99dc67b02d30bc235a55b87934026">  729</a></span><span class="preprocessor">#define _DMA_CHALTS_CH9ALTS_MASK                        0x200UL                              </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8b8b37cb213d996c36d08b9c58dec685">  730</a></span><span class="preprocessor">#define _DMA_CHALTS_CH9ALTS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaafc380007c7d15da2e6be632a1ace2f6">  731</a></span><span class="preprocessor">#define DMA_CHALTS_CH9ALTS_DEFAULT                      (_DMA_CHALTS_CH9ALTS_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga08034913d75eb92bb0b629d37abce841">  732</a></span><span class="preprocessor">#define DMA_CHALTS_CH10ALTS                             (0x1UL &lt;&lt; 10)                        </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga87780cc9170052bce03fcbedcc1acf19">  733</a></span><span class="preprocessor">#define _DMA_CHALTS_CH10ALTS_SHIFT                      10                                   </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafa5c69460f6033d299981ae14215298d">  734</a></span><span class="preprocessor">#define _DMA_CHALTS_CH10ALTS_MASK                       0x400UL                              </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf7796cc1354b2183ef01ad636ae31927">  735</a></span><span class="preprocessor">#define _DMA_CHALTS_CH10ALTS_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac0316b76486e5be2cfe327b0e5affbc3">  736</a></span><span class="preprocessor">#define DMA_CHALTS_CH10ALTS_DEFAULT                     (_DMA_CHALTS_CH10ALTS_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5230f4d1dd6ef2fa40549a5d47986816">  737</a></span><span class="preprocessor">#define DMA_CHALTS_CH11ALTS                             (0x1UL &lt;&lt; 11)                        </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9b578c7753fa001c037e3da53e909997">  738</a></span><span class="preprocessor">#define _DMA_CHALTS_CH11ALTS_SHIFT                      11                                   </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga29372f7e48f003830f1b6f26bc13a092">  739</a></span><span class="preprocessor">#define _DMA_CHALTS_CH11ALTS_MASK                       0x800UL                              </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa2ecf39cb763b1589cbf46b1cb76de97">  740</a></span><span class="preprocessor">#define _DMA_CHALTS_CH11ALTS_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5201be6feca54a881287b26e74df2a0e">  741</a></span><span class="preprocessor">#define DMA_CHALTS_CH11ALTS_DEFAULT                     (_DMA_CHALTS_CH11ALTS_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">/* Bit fields for DMA CHALTC */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0eec0d07ba3840c14c15ea38d6aa085b">  744</a></span><span class="preprocessor">#define _DMA_CHALTC_RESETVALUE                          0x00000000UL                         </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8cc36f2eabc3184da58fc37032217f38">  745</a></span><span class="preprocessor">#define _DMA_CHALTC_MASK                                0x00000FFFUL                         </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga511af0db142c89640d5a701e356c0300">  746</a></span><span class="preprocessor">#define DMA_CHALTC_CH0ALTC                              (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga74de4494b5cee26a310e232f67cbff3d">  747</a></span><span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_SHIFT                       0                                    </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga60adf7c7300beb0d0e02ff40cd5c4be4">  748</a></span><span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_MASK                        0x1UL                                </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">  749</a></span><span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7a3881163fa7d248ce6e5dc219e18ea7">  750</a></span><span class="preprocessor">#define DMA_CHALTC_CH0ALTC_DEFAULT                      (_DMA_CHALTC_CH0ALTC_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga05e2f045a0534efd76fdc2da493605a9">  751</a></span><span class="preprocessor">#define DMA_CHALTC_CH1ALTC                              (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7a663045d7110eaf87337a4d96367181">  752</a></span><span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_SHIFT                       1                                    </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9c4958f96c46f64aecc75e34f98a5f00">  753</a></span><span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_MASK                        0x2UL                                </span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">  754</a></span><span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0341c20dbbcffd9a67a7cf7269e4cb09">  755</a></span><span class="preprocessor">#define DMA_CHALTC_CH1ALTC_DEFAULT                      (_DMA_CHALTC_CH1ALTC_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5def0cf4048c90fc2e1546324c245c08">  756</a></span><span class="preprocessor">#define DMA_CHALTC_CH2ALTC                              (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga75e3488182fb1b3c8961de0002084dfc">  757</a></span><span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_SHIFT                       2                                    </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf5cfee97763a6400e6a2a2201c2fb658">  758</a></span><span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_MASK                        0x4UL                                </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">  759</a></span><span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga37f75f8149bbdf4535c58b092fd31d66">  760</a></span><span class="preprocessor">#define DMA_CHALTC_CH2ALTC_DEFAULT                      (_DMA_CHALTC_CH2ALTC_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga24257997abb94b463b9c104e43a01ce2">  761</a></span><span class="preprocessor">#define DMA_CHALTC_CH3ALTC                              (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga60134fe3ab56879a61b8ab8311dd3cc6">  762</a></span><span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_SHIFT                       3                                    </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab1b9ed6e6bd1fadbab12598a2ceaab28">  763</a></span><span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_MASK                        0x8UL                                </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">  764</a></span><span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga214964bfec83e6643b7991ff93b7d4e7">  765</a></span><span class="preprocessor">#define DMA_CHALTC_CH3ALTC_DEFAULT                      (_DMA_CHALTC_CH3ALTC_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8a7dec837ee6581822cb8f74a259409c">  766</a></span><span class="preprocessor">#define DMA_CHALTC_CH4ALTC                              (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6fc2b10b705b42acf05843198082b9e1">  767</a></span><span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_SHIFT                       4                                    </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga870d5759441a8fe6a06f8e5c63aa8d55">  768</a></span><span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_MASK                        0x10UL                               </span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">  769</a></span><span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga28c0f465ac102c5932c5c10e8cbff788">  770</a></span><span class="preprocessor">#define DMA_CHALTC_CH4ALTC_DEFAULT                      (_DMA_CHALTC_CH4ALTC_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga58fe5d31b279243c92b4c6cf16743c61">  771</a></span><span class="preprocessor">#define DMA_CHALTC_CH5ALTC                              (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadc9b65586a310eeb0dcd7737479a7a12">  772</a></span><span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_SHIFT                       5                                    </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3223425d68ced74f11f7389feed6bb58">  773</a></span><span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_MASK                        0x20UL                               </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">  774</a></span><span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5d530ea7553e3576c0420c86ef574674">  775</a></span><span class="preprocessor">#define DMA_CHALTC_CH5ALTC_DEFAULT                      (_DMA_CHALTC_CH5ALTC_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0edda71f2e4dd8b4f774b65e335fc140">  776</a></span><span class="preprocessor">#define DMA_CHALTC_CH6ALTC                              (0x1UL &lt;&lt; 6)                         </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga64f6fb3444c04e92a2f5e45f61ff5ae7">  777</a></span><span class="preprocessor">#define _DMA_CHALTC_CH6ALTC_SHIFT                       6                                    </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf699980e7fbef840fc8cc24726c4ea85">  778</a></span><span class="preprocessor">#define _DMA_CHALTC_CH6ALTC_MASK                        0x40UL                               </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga056ac5b8c33bbe5996b8944fabea4c97">  779</a></span><span class="preprocessor">#define _DMA_CHALTC_CH6ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga436905e99d04047ebd67b45adaba391f">  780</a></span><span class="preprocessor">#define DMA_CHALTC_CH6ALTC_DEFAULT                      (_DMA_CHALTC_CH6ALTC_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga68143bca63adfb25b1e22715c6f48e74">  781</a></span><span class="preprocessor">#define DMA_CHALTC_CH7ALTC                              (0x1UL &lt;&lt; 7)                         </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga803726e64f4865095a44b3908d8a8d13">  782</a></span><span class="preprocessor">#define _DMA_CHALTC_CH7ALTC_SHIFT                       7                                    </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacb555ad5a7986deff3c2edd7e3dfb541">  783</a></span><span class="preprocessor">#define _DMA_CHALTC_CH7ALTC_MASK                        0x80UL                               </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaff3f270acb64c2e896a3d367a2f72a52">  784</a></span><span class="preprocessor">#define _DMA_CHALTC_CH7ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3f2876e434ab3f5febaa186b984af8d5">  785</a></span><span class="preprocessor">#define DMA_CHALTC_CH7ALTC_DEFAULT                      (_DMA_CHALTC_CH7ALTC_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad4e55b7d99681d35e90662e20feb6476">  786</a></span><span class="preprocessor">#define DMA_CHALTC_CH8ALTC                              (0x1UL &lt;&lt; 8)                         </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa4844a7118209fb89e5f3d6c1d8ffafd">  787</a></span><span class="preprocessor">#define _DMA_CHALTC_CH8ALTC_SHIFT                       8                                    </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga67099e0eaeab38ed3a1ba90de2379363">  788</a></span><span class="preprocessor">#define _DMA_CHALTC_CH8ALTC_MASK                        0x100UL                              </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga82438177e1285fd809a008a32a7385e0">  789</a></span><span class="preprocessor">#define _DMA_CHALTC_CH8ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga974b35a7db29b8d37a764224a174479f">  790</a></span><span class="preprocessor">#define DMA_CHALTC_CH8ALTC_DEFAULT                      (_DMA_CHALTC_CH8ALTC_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaabaefd0dd2fbae0f0d4a6a4adacf9524">  791</a></span><span class="preprocessor">#define DMA_CHALTC_CH9ALTC                              (0x1UL &lt;&lt; 9)                         </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8a4ceb5697635559b2c11c5b94cc52e3">  792</a></span><span class="preprocessor">#define _DMA_CHALTC_CH9ALTC_SHIFT                       9                                    </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6f94226f19536cb92090517231bd1ae0">  793</a></span><span class="preprocessor">#define _DMA_CHALTC_CH9ALTC_MASK                        0x200UL                              </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8ccf5045f0781c23be219cc91821d0bf">  794</a></span><span class="preprocessor">#define _DMA_CHALTC_CH9ALTC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga46ed8db886609ff497f018716cb15a42">  795</a></span><span class="preprocessor">#define DMA_CHALTC_CH9ALTC_DEFAULT                      (_DMA_CHALTC_CH9ALTC_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5f10fa44c32e2d1365aa8946ae8db640">  796</a></span><span class="preprocessor">#define DMA_CHALTC_CH10ALTC                             (0x1UL &lt;&lt; 10)                        </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga382ba83be7844d76631b30aace3acf56">  797</a></span><span class="preprocessor">#define _DMA_CHALTC_CH10ALTC_SHIFT                      10                                   </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7cecc181a29a3c920867cfe424b7577b">  798</a></span><span class="preprocessor">#define _DMA_CHALTC_CH10ALTC_MASK                       0x400UL                              </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaebf713d79c10c3c421d22ce1d5d3f4c7">  799</a></span><span class="preprocessor">#define _DMA_CHALTC_CH10ALTC_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaebca545470c11caff0fd5be57fb54c62">  800</a></span><span class="preprocessor">#define DMA_CHALTC_CH10ALTC_DEFAULT                     (_DMA_CHALTC_CH10ALTC_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf5b902321cc3e78e9781e695a2594e3">  801</a></span><span class="preprocessor">#define DMA_CHALTC_CH11ALTC                             (0x1UL &lt;&lt; 11)                        </span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacfe71262c28d94e7b2dbe9d4eaeb1570">  802</a></span><span class="preprocessor">#define _DMA_CHALTC_CH11ALTC_SHIFT                      11                                   </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5c3cbc2ae86173635b868b25dd405d30">  803</a></span><span class="preprocessor">#define _DMA_CHALTC_CH11ALTC_MASK                       0x800UL                              </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5dd59028237074a33c96b27130970d32">  804</a></span><span class="preprocessor">#define _DMA_CHALTC_CH11ALTC_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga42e0924d53118f3584e7cffdcc6e79fd">  805</a></span><span class="preprocessor">#define DMA_CHALTC_CH11ALTC_DEFAULT                     (_DMA_CHALTC_CH11ALTC_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">/* Bit fields for DMA CHPRIS */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9daf0b6586e2fa32dd4318581a5ee097">  808</a></span><span class="preprocessor">#define _DMA_CHPRIS_RESETVALUE                          0x00000000UL                         </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga79d9267c2a82e200f8c21ca6b47b3dae">  809</a></span><span class="preprocessor">#define _DMA_CHPRIS_MASK                                0x00000FFFUL                         </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3b8aae23375b72eaf9398b0dfe0a9958">  810</a></span><span class="preprocessor">#define DMA_CHPRIS_CH0PRIS                              (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafa74c12fb13c4c1992d85684ec68a36d">  811</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_SHIFT                       0                                    </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab9d307b044f83ba2cec73d0c0423d2ce">  812</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_MASK                        0x1UL                                </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">  813</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga991b1ee70c4a5e9ea6c1ac510d4344b8">  814</a></span><span class="preprocessor">#define DMA_CHPRIS_CH0PRIS_DEFAULT                      (_DMA_CHPRIS_CH0PRIS_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4245120034c44573ea4089f3a7962f0d">  815</a></span><span class="preprocessor">#define DMA_CHPRIS_CH1PRIS                              (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1f6648ed2db93670744712633ebe8c6d">  816</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_SHIFT                       1                                    </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8e2f7c5e32b052266cf5f1fefb0315e2">  817</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_MASK                        0x2UL                                </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">  818</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga385bb04dc349096942748d090385c2a1">  819</a></span><span class="preprocessor">#define DMA_CHPRIS_CH1PRIS_DEFAULT                      (_DMA_CHPRIS_CH1PRIS_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga11e9151ccd4188763a82ab42bc06d55e">  820</a></span><span class="preprocessor">#define DMA_CHPRIS_CH2PRIS                              (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab805fd2b31fe212e9d84411d1b54b99f">  821</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_SHIFT                       2                                    </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafea2f9b83e145e5a5f780040b2b167da">  822</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_MASK                        0x4UL                                </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">  823</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga31ff7d3c88297e6642d5bcf039efcbf1">  824</a></span><span class="preprocessor">#define DMA_CHPRIS_CH2PRIS_DEFAULT                      (_DMA_CHPRIS_CH2PRIS_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad0837ad5d87ce0e10c7950db207272d4">  825</a></span><span class="preprocessor">#define DMA_CHPRIS_CH3PRIS                              (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf7e73e49868b330b0b6c15757f18aebf">  826</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_SHIFT                       3                                    </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab227d80ecc2fbbfcbdfd5705f762ba48">  827</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_MASK                        0x8UL                                </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">  828</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6e64a388c03275c438755bf6ff94c445">  829</a></span><span class="preprocessor">#define DMA_CHPRIS_CH3PRIS_DEFAULT                      (_DMA_CHPRIS_CH3PRIS_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga299ed3bd0ba11abcd89eff9e7cdadbc8">  830</a></span><span class="preprocessor">#define DMA_CHPRIS_CH4PRIS                              (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga180b7a816bc41a431856cf8c314f91de">  831</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_SHIFT                       4                                    </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad6962c4b30f63f771c1472c8f76d83bf">  832</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_MASK                        0x10UL                               </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">  833</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga088d56e897fe05b5b19f7071a5636ca1">  834</a></span><span class="preprocessor">#define DMA_CHPRIS_CH4PRIS_DEFAULT                      (_DMA_CHPRIS_CH4PRIS_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3c52b6e6015ada3be2d3b2f622572bbe">  835</a></span><span class="preprocessor">#define DMA_CHPRIS_CH5PRIS                              (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8abb73279fac57a9503f14126eb5cccd">  836</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_SHIFT                       5                                    </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad59b8eafb3963903ea83570d97ebdab5">  837</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_MASK                        0x20UL                               </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">  838</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafdb6f107918f35901410de74a4098818">  839</a></span><span class="preprocessor">#define DMA_CHPRIS_CH5PRIS_DEFAULT                      (_DMA_CHPRIS_CH5PRIS_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa5240f8be35e91c7abd07191acb73ce7">  840</a></span><span class="preprocessor">#define DMA_CHPRIS_CH6PRIS                              (0x1UL &lt;&lt; 6)                         </span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2de7e3258a6d961f64943cf09fc3e460">  841</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH6PRIS_SHIFT                       6                                    </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad2fc3a5bdab950db9e9b9d6bfb52978a">  842</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH6PRIS_MASK                        0x40UL                               </span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7d0bbbe6ab831acb69033f88ac103358">  843</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH6PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6214bc38ce72991674241668e6cd2946">  844</a></span><span class="preprocessor">#define DMA_CHPRIS_CH6PRIS_DEFAULT                      (_DMA_CHPRIS_CH6PRIS_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaef45e1b2f36131d488d860ce0acb131e">  845</a></span><span class="preprocessor">#define DMA_CHPRIS_CH7PRIS                              (0x1UL &lt;&lt; 7)                         </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga12209516c287d357adcf1953d87df379">  846</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH7PRIS_SHIFT                       7                                    </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga72f9d9027974d3719e8bf1afd3e78bab">  847</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH7PRIS_MASK                        0x80UL                               </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf9a8f82862eb33983236fa6417d245f3">  848</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH7PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab8107e87376d057c56ca6fa1d5b77403">  849</a></span><span class="preprocessor">#define DMA_CHPRIS_CH7PRIS_DEFAULT                      (_DMA_CHPRIS_CH7PRIS_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga64bbefb97fda2c1c68107ce1547f66c4">  850</a></span><span class="preprocessor">#define DMA_CHPRIS_CH8PRIS                              (0x1UL &lt;&lt; 8)                         </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae0d31b9476cf3264c89a7e49891bf685">  851</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH8PRIS_SHIFT                       8                                    </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3a5ca9a385c5d8fd8bcb5aba3c62649a">  852</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH8PRIS_MASK                        0x100UL                              </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab7f4e0729fe8f41047933fceafa6a80d">  853</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH8PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2b5ae8bb79f262b54eba3db7b34bb0e9">  854</a></span><span class="preprocessor">#define DMA_CHPRIS_CH8PRIS_DEFAULT                      (_DMA_CHPRIS_CH8PRIS_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3283b112959952cd6899d3d86ab2aa6e">  855</a></span><span class="preprocessor">#define DMA_CHPRIS_CH9PRIS                              (0x1UL &lt;&lt; 9)                         </span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga976755fa416b8ddf0e22811c71554106">  856</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH9PRIS_SHIFT                       9                                    </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga49c9edf22dba5a8d88894612a31670a1">  857</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH9PRIS_MASK                        0x200UL                              </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga809789f987fc466306dc1e1a0256899f">  858</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH9PRIS_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5d21148831913778933b500097a66b05">  859</a></span><span class="preprocessor">#define DMA_CHPRIS_CH9PRIS_DEFAULT                      (_DMA_CHPRIS_CH9PRIS_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf4c3454bd6699f91b0b54ca21e41414f">  860</a></span><span class="preprocessor">#define DMA_CHPRIS_CH10PRIS                             (0x1UL &lt;&lt; 10)                        </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1677c124d3180ccaa1d7e5278f352292">  861</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH10PRIS_SHIFT                      10                                   </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6ed786248b53d1e9f72f715da815a85b">  862</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH10PRIS_MASK                       0x400UL                              </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga83b340be9ceab91ce0593bae43b9038c">  863</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH10PRIS_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad288ecccc0a1f8bee134bcd16d4c86e6">  864</a></span><span class="preprocessor">#define DMA_CHPRIS_CH10PRIS_DEFAULT                     (_DMA_CHPRIS_CH10PRIS_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga24f3e6373080e921f64bae19e7ab4705">  865</a></span><span class="preprocessor">#define DMA_CHPRIS_CH11PRIS                             (0x1UL &lt;&lt; 11)                        </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga502ab38cbae4c31c7a3c044ef615b847">  866</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH11PRIS_SHIFT                      11                                   </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2f9dd6b0b5c7e553d9cc8409c1b93656">  867</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH11PRIS_MASK                       0x800UL                              </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8bac998b6cc69f38695e591aeb6a9627">  868</a></span><span class="preprocessor">#define _DMA_CHPRIS_CH11PRIS_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3a6dc663275545f0851e621e629ac1e7">  869</a></span><span class="preprocessor">#define DMA_CHPRIS_CH11PRIS_DEFAULT                     (_DMA_CHPRIS_CH11PRIS_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">/* Bit fields for DMA CHPRIC */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaadeb7787f8f32c14c0276c2abb417f7b">  872</a></span><span class="preprocessor">#define _DMA_CHPRIC_RESETVALUE                          0x00000000UL                         </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga192afe390dcccda2b96bc2b236dd5666">  873</a></span><span class="preprocessor">#define _DMA_CHPRIC_MASK                                0x00000FFFUL                         </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5ff68ef83e232f6eac622238c65084ba">  874</a></span><span class="preprocessor">#define DMA_CHPRIC_CH0PRIC                              (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga189fb8c590b999349183333012f4e70d">  875</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_SHIFT                       0                                    </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga88c1e2d89a389055a4028b5406ff94fa">  876</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_MASK                        0x1UL                                </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">  877</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4df490dae82239dcb98398c775d258bf">  878</a></span><span class="preprocessor">#define DMA_CHPRIC_CH0PRIC_DEFAULT                      (_DMA_CHPRIC_CH0PRIC_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4324c7fb59cc3a2f150395193c8c96a5">  879</a></span><span class="preprocessor">#define DMA_CHPRIC_CH1PRIC                              (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga744f18c61317d3ce541ec27b109989f6">  880</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_SHIFT                       1                                    </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga28b1f08516b78ab005f707ce5b396d72">  881</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_MASK                        0x2UL                                </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">  882</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad0f899434d32cdf887c087fa70bcd415">  883</a></span><span class="preprocessor">#define DMA_CHPRIC_CH1PRIC_DEFAULT                      (_DMA_CHPRIC_CH1PRIC_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacb62ce6d3214ca9bbb4ebe7832307eeb">  884</a></span><span class="preprocessor">#define DMA_CHPRIC_CH2PRIC                              (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac9fe70e0eff208788180eab5568115bd">  885</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_SHIFT                       2                                    </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6ad84681c02ca6065d0c9dcd271b02b0">  886</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_MASK                        0x4UL                                </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">  887</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga352efbfef9acf0b353862a193b7de1d0">  888</a></span><span class="preprocessor">#define DMA_CHPRIC_CH2PRIC_DEFAULT                      (_DMA_CHPRIC_CH2PRIC_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga88b2b57ff1d13614652901f2f27ab233">  889</a></span><span class="preprocessor">#define DMA_CHPRIC_CH3PRIC                              (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4ddf40b027248d91274316461f19fd74">  890</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_SHIFT                       3                                    </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabe068fe7e6583a5c18e50a40cf27ed84">  891</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_MASK                        0x8UL                                </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">  892</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga49d3cc9d4c00dc6874d997b75880c963">  893</a></span><span class="preprocessor">#define DMA_CHPRIC_CH3PRIC_DEFAULT                      (_DMA_CHPRIC_CH3PRIC_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae9e8327d33f6ff455450320729889842">  894</a></span><span class="preprocessor">#define DMA_CHPRIC_CH4PRIC                              (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf4d0f198774d0586bb9d8377a2d2273">  895</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_SHIFT                       4                                    </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2d23f68d713c5c29fae227a25ce4ca0d">  896</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_MASK                        0x10UL                               </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">  897</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga26e1ff0717bb90be7294958317e8de1a">  898</a></span><span class="preprocessor">#define DMA_CHPRIC_CH4PRIC_DEFAULT                      (_DMA_CHPRIC_CH4PRIC_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf46213e736f8beab07ae07576828f6f2">  899</a></span><span class="preprocessor">#define DMA_CHPRIC_CH5PRIC                              (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5fcfc3ff051e0ad8bec60456b44bd556">  900</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_SHIFT                       5                                    </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6b78894b9053468a43dff6d14a118902">  901</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_MASK                        0x20UL                               </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">  902</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4beaa86030a99f2cc5133f83f1626ee3">  903</a></span><span class="preprocessor">#define DMA_CHPRIC_CH5PRIC_DEFAULT                      (_DMA_CHPRIC_CH5PRIC_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabc7d5ccfb5516381050194dd89b1a3d8">  904</a></span><span class="preprocessor">#define DMA_CHPRIC_CH6PRIC                              (0x1UL &lt;&lt; 6)                         </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6e5ef8783022287790b3176fb70d0f27">  905</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH6PRIC_SHIFT                       6                                    </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacc86a9a1ecb582c440e2e2b023f80d4b">  906</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH6PRIC_MASK                        0x40UL                               </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga368278ccd3d5a47fcab455386cc4ed6a">  907</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH6PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7227826c435aed178361e22035702d7b">  908</a></span><span class="preprocessor">#define DMA_CHPRIC_CH6PRIC_DEFAULT                      (_DMA_CHPRIC_CH6PRIC_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafc4a20a30ef06ed263b5dde729fe7492">  909</a></span><span class="preprocessor">#define DMA_CHPRIC_CH7PRIC                              (0x1UL &lt;&lt; 7)                         </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaeb0ad9314a997b641568179af580458">  910</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH7PRIC_SHIFT                       7                                    </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad9790e3c8b3a314aa4e73061fb9e165b">  911</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH7PRIC_MASK                        0x80UL                               </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga551867a95c99f58e517c2e84af0dc752">  912</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH7PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga66f9b4c9c13de6766f4b1e097c77d5a3">  913</a></span><span class="preprocessor">#define DMA_CHPRIC_CH7PRIC_DEFAULT                      (_DMA_CHPRIC_CH7PRIC_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4b39ebd85db19d1e8ac268d8e96690e9">  914</a></span><span class="preprocessor">#define DMA_CHPRIC_CH8PRIC                              (0x1UL &lt;&lt; 8)                         </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9386715752f4a1907cb7af9b163654ab">  915</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH8PRIC_SHIFT                       8                                    </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga04dfb32c0fead4075f52f26542ff75d6">  916</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH8PRIC_MASK                        0x100UL                              </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac2c4884b73cf0b027ca9640ec780ab5a">  917</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH8PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2973ab0684c58e2bb150b7bde85f8fcd">  918</a></span><span class="preprocessor">#define DMA_CHPRIC_CH8PRIC_DEFAULT                      (_DMA_CHPRIC_CH8PRIC_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2f33c6858781c1a61695c1171c825b72">  919</a></span><span class="preprocessor">#define DMA_CHPRIC_CH9PRIC                              (0x1UL &lt;&lt; 9)                         </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6e42ed66b407c3c88dcf4e7c3d482b6f">  920</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH9PRIC_SHIFT                       9                                    </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga437eb4c44a89837895acc1fcf11938ca">  921</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH9PRIC_MASK                        0x200UL                              </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb">  922</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH9PRIC_DEFAULT                     0x00000000UL                         </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab4fb27c910a08ce28bb20609bec5a8a0">  923</a></span><span class="preprocessor">#define DMA_CHPRIC_CH9PRIC_DEFAULT                      (_DMA_CHPRIC_CH9PRIC_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga55e079ca43fd2ee3a3ce3addead13ed8">  924</a></span><span class="preprocessor">#define DMA_CHPRIC_CH10PRIC                             (0x1UL &lt;&lt; 10)                        </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafef5e3bc693cad64fb19a591a9e7a18f">  925</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH10PRIC_SHIFT                      10                                   </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga528869a17c011640518d8149891213fe">  926</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH10PRIC_MASK                       0x400UL                              </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4a186f0ffe90a5eec6c2d12070bf4333">  927</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH10PRIC_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga52374f7671abc7e5af1c590ed534074d">  928</a></span><span class="preprocessor">#define DMA_CHPRIC_CH10PRIC_DEFAULT                     (_DMA_CHPRIC_CH10PRIC_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad09d6b78dc1339cb05697abf363364b6">  929</a></span><span class="preprocessor">#define DMA_CHPRIC_CH11PRIC                             (0x1UL &lt;&lt; 11)                        </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadacc1277a8c722e5231da25211beb6ec">  930</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH11PRIC_SHIFT                      11                                   </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga248da2d60327ae5960f2e8ef20f18051">  931</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH11PRIC_MASK                       0x800UL                              </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga836d7804b5a6895c924df2c47ef03cef">  932</a></span><span class="preprocessor">#define _DMA_CHPRIC_CH11PRIC_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga042a1ff8c0705b6293cd4d37409b9828">  933</a></span><span class="preprocessor">#define DMA_CHPRIC_CH11PRIC_DEFAULT                     (_DMA_CHPRIC_CH11PRIC_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">/* Bit fields for DMA ERRORC */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad184c7bcd66cc743d49c05d7001af5cb">  936</a></span><span class="preprocessor">#define _DMA_ERRORC_RESETVALUE                          0x00000000UL                      </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga523632c688bb41df44cb9237599f474b">  937</a></span><span class="preprocessor">#define _DMA_ERRORC_MASK                                0x00000001UL                      </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1a72da743d1b4b5044077696e382f819">  938</a></span><span class="preprocessor">#define DMA_ERRORC_ERRORC                               (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab66f6e9e80ad9925423f7e9e7321c67b">  939</a></span><span class="preprocessor">#define _DMA_ERRORC_ERRORC_SHIFT                        0                                 </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga293d9323a9478f854df0d2e6c99d96ce">  940</a></span><span class="preprocessor">#define _DMA_ERRORC_ERRORC_MASK                         0x1UL                             </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">  941</a></span><span class="preprocessor">#define _DMA_ERRORC_ERRORC_DEFAULT                      0x00000000UL                      </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab1cc17f9a5c414fae65f2cc0d5cea8e4">  942</a></span><span class="preprocessor">#define DMA_ERRORC_ERRORC_DEFAULT                       (_DMA_ERRORC_ERRORC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">/* Bit fields for DMA CHREQSTATUS */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9c67126153ce05dc19bd7c3a9bc53b01">  945</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_RESETVALUE                     0x00000000UL                                   </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1227e0733df8865fcf9796529d2a7fb0">  946</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_MASK                           0x00000FFFUL                                   </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga06000644ae9c3272fdb92778f1b72029">  947</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH0REQSTATUS                    (0x1UL &lt;&lt; 0)                                   </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8f5592df173223f1f7e85ba57bd9b3c7">  948</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT             0                                              </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafd11116b238de0d461ec8c862f47d65c">  949</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_MASK              0x1UL                                          </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">  950</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5cc9516df62011880f4242d522e4bf94">  951</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6560f1e76ca6fdf2a726f76875665424">  952</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH1REQSTATUS                    (0x1UL &lt;&lt; 1)                                   </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1f33bf6d091743fad5647647334d106d">  953</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT             1                                              </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga47af3fc45b5e3431dbaacf986104c049">  954</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_MASK              0x2UL                                          </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee">  955</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga52102b5e01079c79d6c37c3d2fa7e07f">  956</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gada5a454ce1cdc913edbec452a87d4a85">  957</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH2REQSTATUS                    (0x1UL &lt;&lt; 2)                                   </span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga198a02e171a666d9660d7952629a8cf3">  958</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT             2                                              </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9e923a3a9b668171dce0d2bece029018">  959</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_MASK              0x4UL                                          </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd">  960</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga24b71d15e0f5c86dc476173c62c04f9f">  961</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga74172c3852d72dc1b421be3d2104fa31">  962</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH3REQSTATUS                    (0x1UL &lt;&lt; 3)                                   </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf89bfd255c4e597337671c1a59e22d01">  963</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT             3                                              </span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3de830a37a8c54392713d93da9417057">  964</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_MASK              0x8UL                                          </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b">  965</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae8df0d773d381312331668ef7b88dcba">  966</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga62c82fd3d5b739f826f79d22946a8af9">  967</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH4REQSTATUS                    (0x1UL &lt;&lt; 4)                                   </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf1d7723ab37e855619d0bcf1011c21d8">  968</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT             4                                              </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9f8203bb8ac2678cb83b7102c0f06499">  969</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_MASK              0x10UL                                         </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2">  970</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa84aaf37f9ae6010033c364c84d61d33">  971</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf64f6dcf537672a9e195ad6175696980">  972</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH5REQSTATUS                    (0x1UL &lt;&lt; 5)                                   </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae5b28f5b0694bfd6c8e677eb2d8ac56a">  973</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT             5                                              </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8b13bc9523705eacad12222223e21eed">  974</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_MASK              0x20UL                                         </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c">  975</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7dd1419fe212dc11be75473295698707">  976</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9acea832e1b0c6f7879af2d6a832a1cf">  977</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH6REQSTATUS                    (0x1UL &lt;&lt; 6)                                   </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabc7f5874b17341ba9c0400264daca0cd">  978</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT             6                                              </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa28952006e56641d1a960ec430d6cfc0">  979</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH6REQSTATUS_MASK              0x40UL                                         </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2d0edefac04f08164445186c85e98128">  980</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac72464bfa86b4557909799d70c242891">  981</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4bc5f63581731f052259f837fabc8a91">  982</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH7REQSTATUS                    (0x1UL &lt;&lt; 7)                                   </span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7863dd4983464214117cf6cd07d7856e">  983</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT             7                                              </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5d6f144e91a63ad8752d352f18468ea2">  984</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH7REQSTATUS_MASK              0x80UL                                         </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa59195d6a8c6d1ff38a78657dda82611">  985</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gada1ac219c560ac59bcb574b6ea6da47b">  986</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf15bbd6c46bab7bae1c2acfea9f041aa">  987</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH8REQSTATUS                    (0x1UL &lt;&lt; 8)                                   </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga155d0ba9b4eaddc9e77bc57cd6418da1">  988</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT             8                                              </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3728129588f26392e8d5ad590f85f154">  989</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH8REQSTATUS_MASK              0x100UL                                        </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8575bd594356d3ad0ab72050fafccb8e">  990</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafc0ba88e5da03bd7f0ca7c8596bb1066">  991</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9f668a04c4174349f144c2098b6b73cf">  992</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH9REQSTATUS                    (0x1UL &lt;&lt; 9)                                   </span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1e14673bbd589db2ebbb717646c272f4">  993</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT             9                                              </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabc730372460e5c04dcf821a00269fff6">  994</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH9REQSTATUS_MASK              0x200UL                                        </span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1f375124d34ee17603271ca5af70a81c">  995</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT           0x00000000UL                                   </span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga56d41a359afc33dc54388510b8ff31c6">  996</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga12434e8ea490af357881727263f1e887">  997</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH10REQSTATUS                   (0x1UL &lt;&lt; 10)                                  </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga418632cf6353ac76f6e9b60b0b063e0a">  998</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT            10                                             </span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0d562084664840e334369f162e43c877">  999</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH10REQSTATUS_MASK             0x400UL                                        </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafd4880b14bd21d4a89c5c3834d9f9964"> 1000</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT          0x00000000UL                                   </span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadbdcf80cbee1071c11fd9e81ca274874"> 1001</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT           (_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga385ad56ea2548f61006e79c650cd8f80"> 1002</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH11REQSTATUS                   (0x1UL &lt;&lt; 11)                                  </span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad883054488722231de94fb0413826c00"> 1003</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT            11                                             </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae477d75badc150c1fa8486ac382a6ced"> 1004</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH11REQSTATUS_MASK             0x800UL                                        </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5a59307971f90e4ad5f87256d0aeacfe"> 1005</a></span><span class="preprocessor">#define _DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT          0x00000000UL                                   </span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8d36eb5d99b9c381d43718b8960ec7fe"> 1006</a></span><span class="preprocessor">#define DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT           (_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">/* Bit fields for DMA CHSREQSTATUS */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa0ac48fea9964f2c069c285ff7e102a1"> 1009</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_RESETVALUE                    0x00000000UL                                     </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7d142899003cca875a9a1f51bf3e791c"> 1010</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_MASK                          0x00000FFFUL                                     </span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8bca57954035c721cf98c1c580c97e69"> 1011</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH0SREQSTATUS                  (0x1UL &lt;&lt; 0)                                     </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1e3a36e81aaf822ed3f84de64ee80091"> 1012</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT           0                                                </span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf7fd21d76c118803fa6112d22fab0d37"> 1013</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK            0x1UL                                            </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d"> 1014</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4598d2c40c9b73bab75e1106affbdad0"> 1015</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga54a7de7ef3e0b33e86bcc40c5db0d088"> 1016</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH1SREQSTATUS                  (0x1UL &lt;&lt; 1)                                     </span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0ca681317b4e3918106d28df1a69fa87"> 1017</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT           1                                                </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3d90f70e0d5954748b1809b847b2be7b"> 1018</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK            0x2UL                                            </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15"> 1019</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga193cb364623c88cb508dca279b7e698b"> 1020</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac1d03bb897d9fe1bb9fae50820f447b4"> 1021</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH2SREQSTATUS                  (0x1UL &lt;&lt; 2)                                     </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3083f1f73076c0102c88b85416ed2110"> 1022</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT           2                                                </span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaea8852a459c1825e61d10985c050e86e"> 1023</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK            0x4UL                                            </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef"> 1024</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2bdfe8f1d5a96d1ef1d3364a7dc5897a"> 1025</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafb7e3e35eaf6892421d6e7b286a490d5"> 1026</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH3SREQSTATUS                  (0x1UL &lt;&lt; 3)                                     </span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2222f8d27144678ab4ba0942c8b8781f"> 1027</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT           3                                                </span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacb2086fcbda231f1a8a1a1e946f41893"> 1028</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK            0x8UL                                            </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb"> 1029</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabed1415c8fad7709dde4311b0d66c602"> 1030</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8ced60eb83be417fffbd322fe4b0d6c4"> 1031</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH4SREQSTATUS                  (0x1UL &lt;&lt; 4)                                     </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5a840d97f34d0d63983c73d6883a1a53"> 1032</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT           4                                                </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae0f5b9744e308612819212e0a9f5fe39"> 1033</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK            0x10UL                                           </span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc"> 1034</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab34a2a86e2ada817af6998a135bf760b"> 1035</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga44104a6766e70127964369bdf2290398"> 1036</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH5SREQSTATUS                  (0x1UL &lt;&lt; 5)                                     </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0b9652105ab7682ff248493ecb6036e5"> 1037</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT           5                                                </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga10bb38bf69a347123ca07a578ac8c706"> 1038</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK            0x20UL                                           </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d"> 1039</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaded7a046b8d8eb762ccb0140bb923551"> 1040</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac0dd3e28000f2782f0df933bd348da73"> 1041</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH6SREQSTATUS                  (0x1UL &lt;&lt; 6)                                     </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4963869b84caab78eabd3348c3025fc0"> 1042</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT           6                                                </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf6ed58af33138cc9508ba17f328f46a1"> 1043</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK            0x40UL                                           </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9a96c285214f46494c15a3ffd8b9ecd7"> 1044</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaafdfca9ba45ade7179278f4dc2e1c1f8"> 1045</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad41d0f281772262cdcbed2d7f386a6f9"> 1046</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH7SREQSTATUS                  (0x1UL &lt;&lt; 7)                                     </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf0c5b4e2dca04abcfa14d46315e52602"> 1047</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT           7                                                </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga16d7f807d1963b11534ce2fdd17c0f7a"> 1048</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK            0x80UL                                           </span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2e0264e336f77f926c3a016d53b34d2a"> 1049</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacdfbafcccf167b2fd51174b3ae1661a0"> 1050</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga388d4303aaa1d5256395386f4ea3f262"> 1051</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH8SREQSTATUS                  (0x1UL &lt;&lt; 8)                                     </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga613b8df571ee334d36713afe8e91bb1c"> 1052</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT           8                                                </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad0fc5983a203645df8d7283c2f4f7497"> 1053</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK            0x100UL                                          </span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaef29c34ecccf7683723e5b62ed145378"> 1054</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga36f9810cdf0aeeabd9e538681673525f"> 1055</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5616005dbe0d48793113e676483de6cc"> 1056</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH9SREQSTATUS                  (0x1UL &lt;&lt; 9)                                     </span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafe8afa537eb1a3c9482a2c5ac4be7cdb"> 1057</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT           9                                                </span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad70382ea44b29aca8595afcf5088a62b"> 1058</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK            0x200UL                                          </span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga214e61eba15ea97659f3903f6319de3a"> 1059</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT         0x00000000UL                                     </span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2f46f63be74a3fd8f8f213201a948415"> 1060</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacdcc1e3863b785f2a3b995643db7c62d"> 1061</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH10SREQSTATUS                 (0x1UL &lt;&lt; 10)                                    </span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac8e2bb012680814d638f348d0267b037"> 1062</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT          10                                               </span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga89eb56d38276be12abdd2d03df7f4862"> 1063</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK           0x400UL                                          </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac5bab6bc4560df77b4c816ca0f0fffb2"> 1064</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT        0x00000000UL                                     </span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4e8729f7b5b33cf7d07e96973dfbb232"> 1065</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT         (_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5e98a171a942ec5c3c5087bc5f4cc24e"> 1066</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH11SREQSTATUS                 (0x1UL &lt;&lt; 11)                                    </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4502b0fab463b70d60b782dccca6781f"> 1067</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT          11                                               </span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab074577a2941cef3108454e0bf1f12f5"> 1068</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK           0x800UL                                          </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab3ee8ed1327fa2762b2e0450121caf42"> 1069</a></span><span class="preprocessor">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT        0x00000000UL                                     </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5afd20928e4ada8f470769862e85458c"> 1070</a></span><span class="preprocessor">#define DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT         (_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">/* Bit fields for DMA IF */</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5df7e961452dfe5d42c4d6e59ca4a1c6"> 1073</a></span><span class="preprocessor">#define _DMA_IF_RESETVALUE                              0x00000000UL                     </span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaddbe4d70d3c2391cf26b18d7b5f1da4"> 1074</a></span><span class="preprocessor">#define _DMA_IF_MASK                                    0x80000FFFUL                     </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga578445fc79000465bed22b93d72b99f3"> 1075</a></span><span class="preprocessor">#define DMA_IF_CH0DONE                                  (0x1UL &lt;&lt; 0)                     </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4df21925584f869a1e14c72541a26e3b"> 1076</a></span><span class="preprocessor">#define _DMA_IF_CH0DONE_SHIFT                           0                                </span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga82660b6bddd7fa45e7aec24c80566f9d"> 1077</a></span><span class="preprocessor">#define _DMA_IF_CH0DONE_MASK                            0x1UL                            </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d"> 1078</a></span><span class="preprocessor">#define _DMA_IF_CH0DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf3461d4649121fda6ef74fca6bdfbcf8"> 1079</a></span><span class="preprocessor">#define DMA_IF_CH0DONE_DEFAULT                          (_DMA_IF_CH0DONE_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafdb19f1904fdcffd6581e94b37ad0f03"> 1080</a></span><span class="preprocessor">#define DMA_IF_CH1DONE                                  (0x1UL &lt;&lt; 1)                     </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3bbebf4f7f30eba22b366b9eeb6000e8"> 1081</a></span><span class="preprocessor">#define _DMA_IF_CH1DONE_SHIFT                           1                                </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3b476b83e50bab602f9df1bd9a7e78fb"> 1082</a></span><span class="preprocessor">#define _DMA_IF_CH1DONE_MASK                            0x2UL                            </span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2"> 1083</a></span><span class="preprocessor">#define _DMA_IF_CH1DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5a1687be4e50e981e402a654e6f44e41"> 1084</a></span><span class="preprocessor">#define DMA_IF_CH1DONE_DEFAULT                          (_DMA_IF_CH1DONE_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf2afc88986f126109c322128fb2920d6"> 1085</a></span><span class="preprocessor">#define DMA_IF_CH2DONE                                  (0x1UL &lt;&lt; 2)                     </span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3c419bcf0d968084d92997844be9bb31"> 1086</a></span><span class="preprocessor">#define _DMA_IF_CH2DONE_SHIFT                           2                                </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5a6752877e93325db188b1557b8ab6d2"> 1087</a></span><span class="preprocessor">#define _DMA_IF_CH2DONE_MASK                            0x4UL                            </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4"> 1088</a></span><span class="preprocessor">#define _DMA_IF_CH2DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga99a6a34b20ebb4f18e259fec70808d96"> 1089</a></span><span class="preprocessor">#define DMA_IF_CH2DONE_DEFAULT                          (_DMA_IF_CH2DONE_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa1012d713c12603a2d19226e4bce0fb2"> 1090</a></span><span class="preprocessor">#define DMA_IF_CH3DONE                                  (0x1UL &lt;&lt; 3)                     </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa740c98e6015b7d04001d22d04fe67be"> 1091</a></span><span class="preprocessor">#define _DMA_IF_CH3DONE_SHIFT                           3                                </span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaef57540973298203eecc08b595f1f078"> 1092</a></span><span class="preprocessor">#define _DMA_IF_CH3DONE_MASK                            0x8UL                            </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37"> 1093</a></span><span class="preprocessor">#define _DMA_IF_CH3DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7fc4a13e6f0ec623968fcff36e988f8b"> 1094</a></span><span class="preprocessor">#define DMA_IF_CH3DONE_DEFAULT                          (_DMA_IF_CH3DONE_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf75c70f7ae1b7150fcda089516b2e850"> 1095</a></span><span class="preprocessor">#define DMA_IF_CH4DONE                                  (0x1UL &lt;&lt; 4)                     </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga794c2aa0f6d557fb96e897c13480f821"> 1096</a></span><span class="preprocessor">#define _DMA_IF_CH4DONE_SHIFT                           4                                </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga519064cf91cf3790ac89844a0fc007fd"> 1097</a></span><span class="preprocessor">#define _DMA_IF_CH4DONE_MASK                            0x10UL                           </span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f"> 1098</a></span><span class="preprocessor">#define _DMA_IF_CH4DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad8f2d2d301273229e5c03f6783046757"> 1099</a></span><span class="preprocessor">#define DMA_IF_CH4DONE_DEFAULT                          (_DMA_IF_CH4DONE_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga86ea8c063110eab66fae23be80922048"> 1100</a></span><span class="preprocessor">#define DMA_IF_CH5DONE                                  (0x1UL &lt;&lt; 5)                     </span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad4972ea6b34213794fe21c6ff45b6775"> 1101</a></span><span class="preprocessor">#define _DMA_IF_CH5DONE_SHIFT                           5                                </span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa1889bf4f91f196c933e03f1d7b62212"> 1102</a></span><span class="preprocessor">#define _DMA_IF_CH5DONE_MASK                            0x20UL                           </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0"> 1103</a></span><span class="preprocessor">#define _DMA_IF_CH5DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga18b34ff8b746edcc7646933026c36d74"> 1104</a></span><span class="preprocessor">#define DMA_IF_CH5DONE_DEFAULT                          (_DMA_IF_CH5DONE_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6ee9407c591b02472a6ed6106696c2d9"> 1105</a></span><span class="preprocessor">#define DMA_IF_CH6DONE                                  (0x1UL &lt;&lt; 6)                     </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8bf0c858b398b51a60439802802ff013"> 1106</a></span><span class="preprocessor">#define _DMA_IF_CH6DONE_SHIFT                           6                                </span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga394e6480623ad2f32f72067dcaa88d5e"> 1107</a></span><span class="preprocessor">#define _DMA_IF_CH6DONE_MASK                            0x40UL                           </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3d30acb9c92bbd5f58f1a0e8b452eb24"> 1108</a></span><span class="preprocessor">#define _DMA_IF_CH6DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga64d0e0a127fe91c607de310087063bed"> 1109</a></span><span class="preprocessor">#define DMA_IF_CH6DONE_DEFAULT                          (_DMA_IF_CH6DONE_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8e9976dc6ec10b7ad2fbe829e4968b2d"> 1110</a></span><span class="preprocessor">#define DMA_IF_CH7DONE                                  (0x1UL &lt;&lt; 7)                     </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4356a3035bf4946d2fa5bb3d703e9812"> 1111</a></span><span class="preprocessor">#define _DMA_IF_CH7DONE_SHIFT                           7                                </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabb7558e432cbdfc6ade683361d44745c"> 1112</a></span><span class="preprocessor">#define _DMA_IF_CH7DONE_MASK                            0x80UL                           </span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaec319dfc1e0c1047d3e64081590222df"> 1113</a></span><span class="preprocessor">#define _DMA_IF_CH7DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga932ae82dbd15bfdb9faf6cdc4a124cf1"> 1114</a></span><span class="preprocessor">#define DMA_IF_CH7DONE_DEFAULT                          (_DMA_IF_CH7DONE_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5afab379e049b22f4e54b1157e8ddbe3"> 1115</a></span><span class="preprocessor">#define DMA_IF_CH8DONE                                  (0x1UL &lt;&lt; 8)                     </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6f5cc98cd956adab6473e490ec1e6bb3"> 1116</a></span><span class="preprocessor">#define _DMA_IF_CH8DONE_SHIFT                           8                                </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9ea946b0c7ddbdf21f3ddb32f4114cc5"> 1117</a></span><span class="preprocessor">#define _DMA_IF_CH8DONE_MASK                            0x100UL                          </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga389b5d825cc28b336f1eaf2ea76c0f6a"> 1118</a></span><span class="preprocessor">#define _DMA_IF_CH8DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga407efab71651777b7765497ab5936eaf"> 1119</a></span><span class="preprocessor">#define DMA_IF_CH8DONE_DEFAULT                          (_DMA_IF_CH8DONE_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8b7da6d4a16cd8b39fea6c7d78eaa246"> 1120</a></span><span class="preprocessor">#define DMA_IF_CH9DONE                                  (0x1UL &lt;&lt; 9)                     </span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga21ab3ab235caeab324901c9713b01739"> 1121</a></span><span class="preprocessor">#define _DMA_IF_CH9DONE_SHIFT                           9                                </span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac666f89901e174fd8db26aa470f51b5b"> 1122</a></span><span class="preprocessor">#define _DMA_IF_CH9DONE_MASK                            0x200UL                          </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3fab4341971f7c491354fb5251aa4dce"> 1123</a></span><span class="preprocessor">#define _DMA_IF_CH9DONE_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab36fc68292f281ec60dcc541688ef5ca"> 1124</a></span><span class="preprocessor">#define DMA_IF_CH9DONE_DEFAULT                          (_DMA_IF_CH9DONE_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf804c12e9b30329d29707f581eedfede"> 1125</a></span><span class="preprocessor">#define DMA_IF_CH10DONE                                 (0x1UL &lt;&lt; 10)                    </span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf7350a04552183372b0cbd3174e1c387"> 1126</a></span><span class="preprocessor">#define _DMA_IF_CH10DONE_SHIFT                          10                               </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa2e9146c2fd1f57834d91c671c7bcf92"> 1127</a></span><span class="preprocessor">#define _DMA_IF_CH10DONE_MASK                           0x400UL                          </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaed045cbcd46aef2cdc862b91ccbaa32e"> 1128</a></span><span class="preprocessor">#define _DMA_IF_CH10DONE_DEFAULT                        0x00000000UL                     </span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga34e7be4d46918381f0cebab559ac7078"> 1129</a></span><span class="preprocessor">#define DMA_IF_CH10DONE_DEFAULT                         (_DMA_IF_CH10DONE_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad7b450434d19fff21e19781fed5e0d03"> 1130</a></span><span class="preprocessor">#define DMA_IF_CH11DONE                                 (0x1UL &lt;&lt; 11)                    </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad8cde67514ed50cf3157915d3021310c"> 1131</a></span><span class="preprocessor">#define _DMA_IF_CH11DONE_SHIFT                          11                               </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga952c1c1457e9cbc399594e934e39689f"> 1132</a></span><span class="preprocessor">#define _DMA_IF_CH11DONE_MASK                           0x800UL                          </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7e1df13d0646286cff2534cce87adc32"> 1133</a></span><span class="preprocessor">#define _DMA_IF_CH11DONE_DEFAULT                        0x00000000UL                     </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8ad79c64ec098161641d3014aeaaa423"> 1134</a></span><span class="preprocessor">#define DMA_IF_CH11DONE_DEFAULT                         (_DMA_IF_CH11DONE_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac6eab4cb33928b0235cbdbf6695057e9"> 1135</a></span><span class="preprocessor">#define DMA_IF_ERR                                      (0x1UL &lt;&lt; 31)                    </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga68482770be6fe28e5729152c2c2760fa"> 1136</a></span><span class="preprocessor">#define _DMA_IF_ERR_SHIFT                               31                               </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9977e4ef3c1c84917f42a8c6b7eb315d"> 1137</a></span><span class="preprocessor">#define _DMA_IF_ERR_MASK                                0x80000000UL                     </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee"> 1138</a></span><span class="preprocessor">#define _DMA_IF_ERR_DEFAULT                             0x00000000UL                     </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3267cefe58443abd86319092c139413c"> 1139</a></span><span class="preprocessor">#define DMA_IF_ERR_DEFAULT                              (_DMA_IF_ERR_DEFAULT &lt;&lt; 31)      </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">/* Bit fields for DMA IFS */</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3d88e1d0c327cd35c7693b1566e14d7a"> 1142</a></span><span class="preprocessor">#define _DMA_IFS_RESETVALUE                             0x00000000UL                      </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacadb437c7a4f96b8693a1a2642370268"> 1143</a></span><span class="preprocessor">#define _DMA_IFS_MASK                                   0x80000FFFUL                      </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga60ca3d5d4b8cf3a512ae0ab94e77e62f"> 1144</a></span><span class="preprocessor">#define DMA_IFS_CH0DONE                                 (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2700736d41e2ef7aadd189d03647776a"> 1145</a></span><span class="preprocessor">#define _DMA_IFS_CH0DONE_SHIFT                          0                                 </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga09a51687b6f22f0ca718d444c5cfd81b"> 1146</a></span><span class="preprocessor">#define _DMA_IFS_CH0DONE_MASK                           0x1UL                             </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641"> 1147</a></span><span class="preprocessor">#define _DMA_IFS_CH0DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1425dd1a51ea8d27ed3c70ebea6be2d3"> 1148</a></span><span class="preprocessor">#define DMA_IFS_CH0DONE_DEFAULT                         (_DMA_IFS_CH0DONE_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga677c10eb7bed83883d9057ca050403d2"> 1149</a></span><span class="preprocessor">#define DMA_IFS_CH1DONE                                 (0x1UL &lt;&lt; 1)                      </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga13225b0f24cfd7d14df651a50f9f4ae0"> 1150</a></span><span class="preprocessor">#define _DMA_IFS_CH1DONE_SHIFT                          1                                 </span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaea9d5c53288bc3f4ff74917d7770343c"> 1151</a></span><span class="preprocessor">#define _DMA_IFS_CH1DONE_MASK                           0x2UL                             </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f"> 1152</a></span><span class="preprocessor">#define _DMA_IFS_CH1DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga67ab940da9bb228148184bbdcc8402a5"> 1153</a></span><span class="preprocessor">#define DMA_IFS_CH1DONE_DEFAULT                         (_DMA_IFS_CH1DONE_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga65eb0025ac7a468b11eda46b44054253"> 1154</a></span><span class="preprocessor">#define DMA_IFS_CH2DONE                                 (0x1UL &lt;&lt; 2)                      </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae8b6ab0b4ae8b6a33d347f3f38e17ab7"> 1155</a></span><span class="preprocessor">#define _DMA_IFS_CH2DONE_SHIFT                          2                                 </span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4bf93d9ba334956b8c08aeb3c156feb0"> 1156</a></span><span class="preprocessor">#define _DMA_IFS_CH2DONE_MASK                           0x4UL                             </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b"> 1157</a></span><span class="preprocessor">#define _DMA_IFS_CH2DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga566aea8925025ed8cf6855d4c1163a23"> 1158</a></span><span class="preprocessor">#define DMA_IFS_CH2DONE_DEFAULT                         (_DMA_IFS_CH2DONE_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga17869f514f8d6a6df5fc0ae1ac96f2f5"> 1159</a></span><span class="preprocessor">#define DMA_IFS_CH3DONE                                 (0x1UL &lt;&lt; 3)                      </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0f5955dfb302b66da0a964f2b961ee7f"> 1160</a></span><span class="preprocessor">#define _DMA_IFS_CH3DONE_SHIFT                          3                                 </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga556c4816512e4cc6530054fba9d5d2a6"> 1161</a></span><span class="preprocessor">#define _DMA_IFS_CH3DONE_MASK                           0x8UL                             </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e"> 1162</a></span><span class="preprocessor">#define _DMA_IFS_CH3DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5a6a8203baec1e04535e852dee502f8f"> 1163</a></span><span class="preprocessor">#define DMA_IFS_CH3DONE_DEFAULT                         (_DMA_IFS_CH3DONE_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac59d97918c2e3863338322e069329fd7"> 1164</a></span><span class="preprocessor">#define DMA_IFS_CH4DONE                                 (0x1UL &lt;&lt; 4)                      </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0b0e8b5f0d86a1d3bbbc3c35511e2df4"> 1165</a></span><span class="preprocessor">#define _DMA_IFS_CH4DONE_SHIFT                          4                                 </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf5c0ef770d6383f620664832552b9f28"> 1166</a></span><span class="preprocessor">#define _DMA_IFS_CH4DONE_MASK                           0x10UL                            </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc"> 1167</a></span><span class="preprocessor">#define _DMA_IFS_CH4DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8e392ee887156a16cedcbeff8f540fec"> 1168</a></span><span class="preprocessor">#define DMA_IFS_CH4DONE_DEFAULT                         (_DMA_IFS_CH4DONE_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaae9937d06d57299ea9a39e7324da12a8"> 1169</a></span><span class="preprocessor">#define DMA_IFS_CH5DONE                                 (0x1UL &lt;&lt; 5)                      </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga61ac88808d29cb122aae0057c125d7c9"> 1170</a></span><span class="preprocessor">#define _DMA_IFS_CH5DONE_SHIFT                          5                                 </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga68350a1c4cb5fddbb3a5c5bfb118e28d"> 1171</a></span><span class="preprocessor">#define _DMA_IFS_CH5DONE_MASK                           0x20UL                            </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143"> 1172</a></span><span class="preprocessor">#define _DMA_IFS_CH5DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadb4013a5ef1eb90253fd552e9445f7c8"> 1173</a></span><span class="preprocessor">#define DMA_IFS_CH5DONE_DEFAULT                         (_DMA_IFS_CH5DONE_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga678a90cbb249ad8584c26c3c9d44c94c"> 1174</a></span><span class="preprocessor">#define DMA_IFS_CH6DONE                                 (0x1UL &lt;&lt; 6)                      </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3b2e82bfb804ea0717baff88727d185c"> 1175</a></span><span class="preprocessor">#define _DMA_IFS_CH6DONE_SHIFT                          6                                 </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga235ec236195df4a912850596ced55aa9"> 1176</a></span><span class="preprocessor">#define _DMA_IFS_CH6DONE_MASK                           0x40UL                            </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadd8e363872cd0b45a1ec4b4b0c6540c6"> 1177</a></span><span class="preprocessor">#define _DMA_IFS_CH6DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4805fc52dc9ed6fa1e8631a3f307a2f6"> 1178</a></span><span class="preprocessor">#define DMA_IFS_CH6DONE_DEFAULT                         (_DMA_IFS_CH6DONE_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf9131c4955194f866846151c31777e56"> 1179</a></span><span class="preprocessor">#define DMA_IFS_CH7DONE                                 (0x1UL &lt;&lt; 7)                      </span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9696cc3401ad05e7d633ec5def7d471b"> 1180</a></span><span class="preprocessor">#define _DMA_IFS_CH7DONE_SHIFT                          7                                 </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7bd6aaacbf6fbc723252af942f732f58"> 1181</a></span><span class="preprocessor">#define _DMA_IFS_CH7DONE_MASK                           0x80UL                            </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga28c13d34a412f72bcf5eb9b73b8a7a42"> 1182</a></span><span class="preprocessor">#define _DMA_IFS_CH7DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga306f70af4a6409e07f8f0664d8fa0fb6"> 1183</a></span><span class="preprocessor">#define DMA_IFS_CH7DONE_DEFAULT                         (_DMA_IFS_CH7DONE_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacaf29c529c5a1ece1c5b496cab1e26d1"> 1184</a></span><span class="preprocessor">#define DMA_IFS_CH8DONE                                 (0x1UL &lt;&lt; 8)                      </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9a87306141598376efc4889411c77b51"> 1185</a></span><span class="preprocessor">#define _DMA_IFS_CH8DONE_SHIFT                          8                                 </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae1b0711bde5a0628e87f8245b9c24584"> 1186</a></span><span class="preprocessor">#define _DMA_IFS_CH8DONE_MASK                           0x100UL                           </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga80ff52fdced2c47dc90ea0a24f2d05d4"> 1187</a></span><span class="preprocessor">#define _DMA_IFS_CH8DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa87cdc342325ad4711ffe4a052276e19"> 1188</a></span><span class="preprocessor">#define DMA_IFS_CH8DONE_DEFAULT                         (_DMA_IFS_CH8DONE_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab4744f462804047e87774913344f3e27"> 1189</a></span><span class="preprocessor">#define DMA_IFS_CH9DONE                                 (0x1UL &lt;&lt; 9)                      </span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga400ce53696c8271d80bb3a72a1bab5cf"> 1190</a></span><span class="preprocessor">#define _DMA_IFS_CH9DONE_SHIFT                          9                                 </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7fc1ecaf3b9d6dc500997e416e379c9c"> 1191</a></span><span class="preprocessor">#define _DMA_IFS_CH9DONE_MASK                           0x200UL                           </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga236dab6c6fff66729e4edfc99c496860"> 1192</a></span><span class="preprocessor">#define _DMA_IFS_CH9DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa71ae573baad2bd54a67e676d78a6a5a"> 1193</a></span><span class="preprocessor">#define DMA_IFS_CH9DONE_DEFAULT                         (_DMA_IFS_CH9DONE_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5356c2c73e5e9f90d566712e5ac5bf4e"> 1194</a></span><span class="preprocessor">#define DMA_IFS_CH10DONE                                (0x1UL &lt;&lt; 10)                     </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaae7209d8922ada7fed23fcff6f1eaac9"> 1195</a></span><span class="preprocessor">#define _DMA_IFS_CH10DONE_SHIFT                         10                                </span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2c6228b5c500505a97010c3cd527975f"> 1196</a></span><span class="preprocessor">#define _DMA_IFS_CH10DONE_MASK                          0x400UL                           </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga68f0afd543a5a6855af5cbc2bc228d5d"> 1197</a></span><span class="preprocessor">#define _DMA_IFS_CH10DONE_DEFAULT                       0x00000000UL                      </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga03243172a6f726bd96e223d842ed56c5"> 1198</a></span><span class="preprocessor">#define DMA_IFS_CH10DONE_DEFAULT                        (_DMA_IFS_CH10DONE_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0662aff5df58325319ad9445ac481eef"> 1199</a></span><span class="preprocessor">#define DMA_IFS_CH11DONE                                (0x1UL &lt;&lt; 11)                     </span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf13296ddf636ee775e18448e696b106a"> 1200</a></span><span class="preprocessor">#define _DMA_IFS_CH11DONE_SHIFT                         11                                </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa7951d2045732ed861b1b5f5af2ad41e"> 1201</a></span><span class="preprocessor">#define _DMA_IFS_CH11DONE_MASK                          0x800UL                           </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga368d618f271a701686c8ea642f9b240b"> 1202</a></span><span class="preprocessor">#define _DMA_IFS_CH11DONE_DEFAULT                       0x00000000UL                      </span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga48d62c4f6c0421241c6afac499036fe1"> 1203</a></span><span class="preprocessor">#define DMA_IFS_CH11DONE_DEFAULT                        (_DMA_IFS_CH11DONE_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga47a765a3aa429433500f038916d31c31"> 1204</a></span><span class="preprocessor">#define DMA_IFS_ERR                                     (0x1UL &lt;&lt; 31)                     </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9438ddb667f860b6ac7ba57013421662"> 1205</a></span><span class="preprocessor">#define _DMA_IFS_ERR_SHIFT                              31                                </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad16da74bde8ccbf19961c8663c0292ea"> 1206</a></span><span class="preprocessor">#define _DMA_IFS_ERR_MASK                               0x80000000UL                      </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e"> 1207</a></span><span class="preprocessor">#define _DMA_IFS_ERR_DEFAULT                            0x00000000UL                      </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae58ab8a1cab6fcf511960aea64761fd5"> 1208</a></span><span class="preprocessor">#define DMA_IFS_ERR_DEFAULT                             (_DMA_IFS_ERR_DEFAULT &lt;&lt; 31)      </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">/* Bit fields for DMA IFC */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7a00fd399186f5727470607d74a301e1"> 1211</a></span><span class="preprocessor">#define _DMA_IFC_RESETVALUE                             0x00000000UL                      </span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad73d84e149da011b738b795a33dbaee0"> 1212</a></span><span class="preprocessor">#define _DMA_IFC_MASK                                   0x80000FFFUL                      </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf6bbfea2686ebe8c7c308aec61df8d4e"> 1213</a></span><span class="preprocessor">#define DMA_IFC_CH0DONE                                 (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0fc375d7b1f26309eb2cca29d6ac890d"> 1214</a></span><span class="preprocessor">#define _DMA_IFC_CH0DONE_SHIFT                          0                                 </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga99704115f1eb97adaff45b241b95ef16"> 1215</a></span><span class="preprocessor">#define _DMA_IFC_CH0DONE_MASK                           0x1UL                             </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698"> 1216</a></span><span class="preprocessor">#define _DMA_IFC_CH0DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga655a62a7037be4ead95dfc7753c7194a"> 1217</a></span><span class="preprocessor">#define DMA_IFC_CH0DONE_DEFAULT                         (_DMA_IFC_CH0DONE_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab5eb58f018e2f7f77201af93c44f3fd2"> 1218</a></span><span class="preprocessor">#define DMA_IFC_CH1DONE                                 (0x1UL &lt;&lt; 1)                      </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga85d3d55c1fb9cc16a62e55ccbf3e972f"> 1219</a></span><span class="preprocessor">#define _DMA_IFC_CH1DONE_SHIFT                          1                                 </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac5a95388d78ec1fbfb55234a505ba98e"> 1220</a></span><span class="preprocessor">#define _DMA_IFC_CH1DONE_MASK                           0x2UL                             </span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3"> 1221</a></span><span class="preprocessor">#define _DMA_IFC_CH1DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaebef41e728ac70f484a84cfc7008a886"> 1222</a></span><span class="preprocessor">#define DMA_IFC_CH1DONE_DEFAULT                         (_DMA_IFC_CH1DONE_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga599389e2c151d95a787d5d7bbca1ceba"> 1223</a></span><span class="preprocessor">#define DMA_IFC_CH2DONE                                 (0x1UL &lt;&lt; 2)                      </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaea48c430e69aa76baafc9f9d6210cb14"> 1224</a></span><span class="preprocessor">#define _DMA_IFC_CH2DONE_SHIFT                          2                                 </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga40a7466408faaf07508e545f8c52c2f5"> 1225</a></span><span class="preprocessor">#define _DMA_IFC_CH2DONE_MASK                           0x4UL                             </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6"> 1226</a></span><span class="preprocessor">#define _DMA_IFC_CH2DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0a716ac40518228a8d6a789ccb2eaf89"> 1227</a></span><span class="preprocessor">#define DMA_IFC_CH2DONE_DEFAULT                         (_DMA_IFC_CH2DONE_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1eb47a49a0e5d1c095b8d2cf05cc9281"> 1228</a></span><span class="preprocessor">#define DMA_IFC_CH3DONE                                 (0x1UL &lt;&lt; 3)                      </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga818d25507dabdfbe96f9b149428a019c"> 1229</a></span><span class="preprocessor">#define _DMA_IFC_CH3DONE_SHIFT                          3                                 </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafb697306a1377e0e71f1d897806e3f04"> 1230</a></span><span class="preprocessor">#define _DMA_IFC_CH3DONE_MASK                           0x8UL                             </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8"> 1231</a></span><span class="preprocessor">#define _DMA_IFC_CH3DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga084cd51cafabb0f091cf0e448ac422fa"> 1232</a></span><span class="preprocessor">#define DMA_IFC_CH3DONE_DEFAULT                         (_DMA_IFC_CH3DONE_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8c7a995e6b218825ed1d895e26bde54d"> 1233</a></span><span class="preprocessor">#define DMA_IFC_CH4DONE                                 (0x1UL &lt;&lt; 4)                      </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4a03157b4cf71fc5f7f9ee41f183db8e"> 1234</a></span><span class="preprocessor">#define _DMA_IFC_CH4DONE_SHIFT                          4                                 </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafd9076e9faafbb3030a05f05f1f37a4b"> 1235</a></span><span class="preprocessor">#define _DMA_IFC_CH4DONE_MASK                           0x10UL                            </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01"> 1236</a></span><span class="preprocessor">#define _DMA_IFC_CH4DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga16a60fca5e679d1d975fad698ff804a1"> 1237</a></span><span class="preprocessor">#define DMA_IFC_CH4DONE_DEFAULT                         (_DMA_IFC_CH4DONE_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab9786f89dbba2f47e61e4d022cee4203"> 1238</a></span><span class="preprocessor">#define DMA_IFC_CH5DONE                                 (0x1UL &lt;&lt; 5)                      </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga68a89ea7eef21a64f3977325a8c5ed14"> 1239</a></span><span class="preprocessor">#define _DMA_IFC_CH5DONE_SHIFT                          5                                 </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad3967cba6a1433618cea355e35147bfc"> 1240</a></span><span class="preprocessor">#define _DMA_IFC_CH5DONE_MASK                           0x20UL                            </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9"> 1241</a></span><span class="preprocessor">#define _DMA_IFC_CH5DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8dc3ecb4d4fc4bd8a250cd51f2266106"> 1242</a></span><span class="preprocessor">#define DMA_IFC_CH5DONE_DEFAULT                         (_DMA_IFC_CH5DONE_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga09a92535e23b196a0ed4dfb0ed5a2a86"> 1243</a></span><span class="preprocessor">#define DMA_IFC_CH6DONE                                 (0x1UL &lt;&lt; 6)                      </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1fa31a2f9992482adb7438a97e4caabd"> 1244</a></span><span class="preprocessor">#define _DMA_IFC_CH6DONE_SHIFT                          6                                 </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac6626a705af152d560bc54ce20a09b2f"> 1245</a></span><span class="preprocessor">#define _DMA_IFC_CH6DONE_MASK                           0x40UL                            </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac54e5f7d69581a6a4f3711acfe834045"> 1246</a></span><span class="preprocessor">#define _DMA_IFC_CH6DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga48fb2412604da08aa2f1562e59613206"> 1247</a></span><span class="preprocessor">#define DMA_IFC_CH6DONE_DEFAULT                         (_DMA_IFC_CH6DONE_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa9a5fcfa35726a16ad417dc3b14bf362"> 1248</a></span><span class="preprocessor">#define DMA_IFC_CH7DONE                                 (0x1UL &lt;&lt; 7)                      </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9baec2a462749308b45f4773f4e8710a"> 1249</a></span><span class="preprocessor">#define _DMA_IFC_CH7DONE_SHIFT                          7                                 </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga560d35b7aee64858859fd55518df99f5"> 1250</a></span><span class="preprocessor">#define _DMA_IFC_CH7DONE_MASK                           0x80UL                            </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4f955167df1292b5cc9a7dd0dbde73b4"> 1251</a></span><span class="preprocessor">#define _DMA_IFC_CH7DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac7c0d73576790b207d92eac75dde7fea"> 1252</a></span><span class="preprocessor">#define DMA_IFC_CH7DONE_DEFAULT                         (_DMA_IFC_CH7DONE_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf7e1dea2dfce8b5822206e5f6a364524"> 1253</a></span><span class="preprocessor">#define DMA_IFC_CH8DONE                                 (0x1UL &lt;&lt; 8)                      </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae853d7a3481ef5eef675a418f5097907"> 1254</a></span><span class="preprocessor">#define _DMA_IFC_CH8DONE_SHIFT                          8                                 </span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad6f98b4a720fa81cf089da2e8d4f50ed"> 1255</a></span><span class="preprocessor">#define _DMA_IFC_CH8DONE_MASK                           0x100UL                           </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga789724657d79bf18d8cef28ca08e932a"> 1256</a></span><span class="preprocessor">#define _DMA_IFC_CH8DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga11caf0299c3fda45c7c8d8b75907ec2e"> 1257</a></span><span class="preprocessor">#define DMA_IFC_CH8DONE_DEFAULT                         (_DMA_IFC_CH8DONE_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3ac0a27e5a3fdd788225775102a9edc5"> 1258</a></span><span class="preprocessor">#define DMA_IFC_CH9DONE                                 (0x1UL &lt;&lt; 9)                      </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga96500658e0cc9e8bb4fa1efc09d639a2"> 1259</a></span><span class="preprocessor">#define _DMA_IFC_CH9DONE_SHIFT                          9                                 </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6fe3b4887d0d678928754192cf3c7de2"> 1260</a></span><span class="preprocessor">#define _DMA_IFC_CH9DONE_MASK                           0x200UL                           </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae1a1c2c14736bd2718ef246830c78092"> 1261</a></span><span class="preprocessor">#define _DMA_IFC_CH9DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8f9c12df17e033307e0f74062fbbd8fb"> 1262</a></span><span class="preprocessor">#define DMA_IFC_CH9DONE_DEFAULT                         (_DMA_IFC_CH9DONE_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga68475b4c52f0fca5833a479adef5ed07"> 1263</a></span><span class="preprocessor">#define DMA_IFC_CH10DONE                                (0x1UL &lt;&lt; 10)                     </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf5036f49f9e1dcc0f6a0f6b5b86c090d"> 1264</a></span><span class="preprocessor">#define _DMA_IFC_CH10DONE_SHIFT                         10                                </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaba5fca78034ea56f23b03916309e8807"> 1265</a></span><span class="preprocessor">#define _DMA_IFC_CH10DONE_MASK                          0x400UL                           </span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga92a4401601bdc067ff6020d14793b647"> 1266</a></span><span class="preprocessor">#define _DMA_IFC_CH10DONE_DEFAULT                       0x00000000UL                      </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafd2d30e71d30c7cafcf0f2c76ba6099a"> 1267</a></span><span class="preprocessor">#define DMA_IFC_CH10DONE_DEFAULT                        (_DMA_IFC_CH10DONE_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf1d76c383cb3982fed5d4e891ff354c8"> 1268</a></span><span class="preprocessor">#define DMA_IFC_CH11DONE                                (0x1UL &lt;&lt; 11)                     </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae1b2de6488554a2b9f7e076cf678caac"> 1269</a></span><span class="preprocessor">#define _DMA_IFC_CH11DONE_SHIFT                         11                                </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1a81dacdb0dc94ed3a46f95726174596"> 1270</a></span><span class="preprocessor">#define _DMA_IFC_CH11DONE_MASK                          0x800UL                           </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5459a8c1b4c18437cdac2a146ffa1c6d"> 1271</a></span><span class="preprocessor">#define _DMA_IFC_CH11DONE_DEFAULT                       0x00000000UL                      </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae6bd32afd6df0bec34ed1e7e173ab835"> 1272</a></span><span class="preprocessor">#define DMA_IFC_CH11DONE_DEFAULT                        (_DMA_IFC_CH11DONE_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7d1089e96ec9201ab9c6712ab96a9e61"> 1273</a></span><span class="preprocessor">#define DMA_IFC_ERR                                     (0x1UL &lt;&lt; 31)                     </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga91b7c1d45c21b1ea45df6e2ef8c80fb0"> 1274</a></span><span class="preprocessor">#define _DMA_IFC_ERR_SHIFT                              31                                </span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa01211f918ff25b99da929d8d6e710b4"> 1275</a></span><span class="preprocessor">#define _DMA_IFC_ERR_MASK                               0x80000000UL                      </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344"> 1276</a></span><span class="preprocessor">#define _DMA_IFC_ERR_DEFAULT                            0x00000000UL                      </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7d0bf36583e5e1dc9ca617159c44ed0c"> 1277</a></span><span class="preprocessor">#define DMA_IFC_ERR_DEFAULT                             (_DMA_IFC_ERR_DEFAULT &lt;&lt; 31)      </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">/* Bit fields for DMA IEN */</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad8d20c7381f385979f3dbb7f94757890"> 1280</a></span><span class="preprocessor">#define _DMA_IEN_RESETVALUE                             0x00000000UL                      </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad420f4a3efb297cb5beaa8ae280875d7"> 1281</a></span><span class="preprocessor">#define _DMA_IEN_MASK                                   0x80000FFFUL                      </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa51a08be9d6414cf9012385a3527d4df"> 1282</a></span><span class="preprocessor">#define DMA_IEN_CH0DONE                                 (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf1720448f7ffea601b6e59b4c22018b6"> 1283</a></span><span class="preprocessor">#define _DMA_IEN_CH0DONE_SHIFT                          0                                 </span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga917a0d83bd2cf2fdb80aaf8ffb7ef557"> 1284</a></span><span class="preprocessor">#define _DMA_IEN_CH0DONE_MASK                           0x1UL                             </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf"> 1285</a></span><span class="preprocessor">#define _DMA_IEN_CH0DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8329555faac2632db8e92bafbbb0f2fa"> 1286</a></span><span class="preprocessor">#define DMA_IEN_CH0DONE_DEFAULT                         (_DMA_IEN_CH0DONE_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab47dfc0bdb4183996878d1b45b104c7f"> 1287</a></span><span class="preprocessor">#define DMA_IEN_CH1DONE                                 (0x1UL &lt;&lt; 1)                      </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab64987692fbf7b42110f754d9db35d95"> 1288</a></span><span class="preprocessor">#define _DMA_IEN_CH1DONE_SHIFT                          1                                 </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa3de6fed90e06aa4dd79b71a7ce5308a"> 1289</a></span><span class="preprocessor">#define _DMA_IEN_CH1DONE_MASK                           0x2UL                             </span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21"> 1290</a></span><span class="preprocessor">#define _DMA_IEN_CH1DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga634aff2e704f2fc55a3ccfe53ef8c74b"> 1291</a></span><span class="preprocessor">#define DMA_IEN_CH1DONE_DEFAULT                         (_DMA_IEN_CH1DONE_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3a2b66296ba2b65f9f5b2dee6421a427"> 1292</a></span><span class="preprocessor">#define DMA_IEN_CH2DONE                                 (0x1UL &lt;&lt; 2)                      </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1e2e8947d79b40e433b90e0e2c4efcd6"> 1293</a></span><span class="preprocessor">#define _DMA_IEN_CH2DONE_SHIFT                          2                                 </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga46df35fb2b44f06ac115d61e37938e1b"> 1294</a></span><span class="preprocessor">#define _DMA_IEN_CH2DONE_MASK                           0x4UL                             </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd"> 1295</a></span><span class="preprocessor">#define _DMA_IEN_CH2DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa63d217c8754ffd9bdc64b1ee4bafaec"> 1296</a></span><span class="preprocessor">#define DMA_IEN_CH2DONE_DEFAULT                         (_DMA_IEN_CH2DONE_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6e02fb65fdafe4fccb37e95ecc7063c1"> 1297</a></span><span class="preprocessor">#define DMA_IEN_CH3DONE                                 (0x1UL &lt;&lt; 3)                      </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac1ff5c15aa64c149feedae8987a72444"> 1298</a></span><span class="preprocessor">#define _DMA_IEN_CH3DONE_SHIFT                          3                                 </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaba56eda5242447dbadeeacd8a021eb6e"> 1299</a></span><span class="preprocessor">#define _DMA_IEN_CH3DONE_MASK                           0x8UL                             </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc"> 1300</a></span><span class="preprocessor">#define _DMA_IEN_CH3DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7d187357c9c8622ba8cb9cb2954988ff"> 1301</a></span><span class="preprocessor">#define DMA_IEN_CH3DONE_DEFAULT                         (_DMA_IEN_CH3DONE_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga96c4ccd8fd7a630bf3d0af39db99bd55"> 1302</a></span><span class="preprocessor">#define DMA_IEN_CH4DONE                                 (0x1UL &lt;&lt; 4)                      </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2da9d847e02267f0ff25b67d5b7ff6ee"> 1303</a></span><span class="preprocessor">#define _DMA_IEN_CH4DONE_SHIFT                          4                                 </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga43aa908f57256dd7c8ce067c319caaef"> 1304</a></span><span class="preprocessor">#define _DMA_IEN_CH4DONE_MASK                           0x10UL                            </span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1"> 1305</a></span><span class="preprocessor">#define _DMA_IEN_CH4DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8117f1c7976f0ee985aaa94302d119ce"> 1306</a></span><span class="preprocessor">#define DMA_IEN_CH4DONE_DEFAULT                         (_DMA_IEN_CH4DONE_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9050ec555913f759d454af3da9755200"> 1307</a></span><span class="preprocessor">#define DMA_IEN_CH5DONE                                 (0x1UL &lt;&lt; 5)                      </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga033b9523bc510c398e1804a43e7c25c9"> 1308</a></span><span class="preprocessor">#define _DMA_IEN_CH5DONE_SHIFT                          5                                 </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad58fd657418f1fbd9b6de45c4e311951"> 1309</a></span><span class="preprocessor">#define _DMA_IEN_CH5DONE_MASK                           0x20UL                            </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0"> 1310</a></span><span class="preprocessor">#define _DMA_IEN_CH5DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae00967c8e1cc5ad36acc00d5b038896a"> 1311</a></span><span class="preprocessor">#define DMA_IEN_CH5DONE_DEFAULT                         (_DMA_IEN_CH5DONE_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga66ebdc51583209203f02ac2b47c9a5f8"> 1312</a></span><span class="preprocessor">#define DMA_IEN_CH6DONE                                 (0x1UL &lt;&lt; 6)                      </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaec27ce4245a3ae08f317f817eaa7e6d4"> 1313</a></span><span class="preprocessor">#define _DMA_IEN_CH6DONE_SHIFT                          6                                 </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6bf38e2dbcc659f5fa1bff1bb6cf5747"> 1314</a></span><span class="preprocessor">#define _DMA_IEN_CH6DONE_MASK                           0x40UL                            </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa0675480dd1765aae36996b793094f96"> 1315</a></span><span class="preprocessor">#define _DMA_IEN_CH6DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad24c42eff09bffbce5871f5d65e40096"> 1316</a></span><span class="preprocessor">#define DMA_IEN_CH6DONE_DEFAULT                         (_DMA_IEN_CH6DONE_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafe7e1ea2751fcd78a8508bf8de320c6a"> 1317</a></span><span class="preprocessor">#define DMA_IEN_CH7DONE                                 (0x1UL &lt;&lt; 7)                      </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0635fd7b92382d223dc3faa188c6ac88"> 1318</a></span><span class="preprocessor">#define _DMA_IEN_CH7DONE_SHIFT                          7                                 </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9ccea9193e0fcd686951c9c19d180fe4"> 1319</a></span><span class="preprocessor">#define _DMA_IEN_CH7DONE_MASK                           0x80UL                            </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga63679ce59e7eef30c11ce408fc175072"> 1320</a></span><span class="preprocessor">#define _DMA_IEN_CH7DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8be90de8ffa2c192f6dc56d2815a0568"> 1321</a></span><span class="preprocessor">#define DMA_IEN_CH7DONE_DEFAULT                         (_DMA_IEN_CH7DONE_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga53215008b32dd66a724d1ffb61f13f26"> 1322</a></span><span class="preprocessor">#define DMA_IEN_CH8DONE                                 (0x1UL &lt;&lt; 8)                      </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab577785f019b5c80b24181c452ff16be"> 1323</a></span><span class="preprocessor">#define _DMA_IEN_CH8DONE_SHIFT                          8                                 </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaccd699bbb62282640dd026bd21fb8ec2"> 1324</a></span><span class="preprocessor">#define _DMA_IEN_CH8DONE_MASK                           0x100UL                           </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadbf0e729f6c591c66a1b0e3971e91f43"> 1325</a></span><span class="preprocessor">#define _DMA_IEN_CH8DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga35984ec73d7c4836bcbdda4248ec2bf8"> 1326</a></span><span class="preprocessor">#define DMA_IEN_CH8DONE_DEFAULT                         (_DMA_IEN_CH8DONE_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga037f0a421bb1e9480f2003f877f595d4"> 1327</a></span><span class="preprocessor">#define DMA_IEN_CH9DONE                                 (0x1UL &lt;&lt; 9)                      </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1dfaca804f0d7c80c408bad3fe1498b2"> 1328</a></span><span class="preprocessor">#define _DMA_IEN_CH9DONE_SHIFT                          9                                 </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadf9b90b962d414b8d63ecb3298a6578e"> 1329</a></span><span class="preprocessor">#define _DMA_IEN_CH9DONE_MASK                           0x200UL                           </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaaa40ed775395adcb93fa9ef4006a6a38"> 1330</a></span><span class="preprocessor">#define _DMA_IEN_CH9DONE_DEFAULT                        0x00000000UL                      </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa60b028a31cf73c81300914f04bbc0cd"> 1331</a></span><span class="preprocessor">#define DMA_IEN_CH9DONE_DEFAULT                         (_DMA_IEN_CH9DONE_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf2620befcf37007aa8fe05ba9af32038"> 1332</a></span><span class="preprocessor">#define DMA_IEN_CH10DONE                                (0x1UL &lt;&lt; 10)                     </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf59134c7d0b959e2ed3e91cd5d30efb"> 1333</a></span><span class="preprocessor">#define _DMA_IEN_CH10DONE_SHIFT                         10                                </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga15dc729602a6f2924049f08694c41a4d"> 1334</a></span><span class="preprocessor">#define _DMA_IEN_CH10DONE_MASK                          0x400UL                           </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga32b1c608354ff87e21ee321a34d7cb61"> 1335</a></span><span class="preprocessor">#define _DMA_IEN_CH10DONE_DEFAULT                       0x00000000UL                      </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6a8fbfc4c8c083d7a73a070445c4e044"> 1336</a></span><span class="preprocessor">#define DMA_IEN_CH10DONE_DEFAULT                        (_DMA_IEN_CH10DONE_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac4f209adfe4ceb9aaa807a9564262230"> 1337</a></span><span class="preprocessor">#define DMA_IEN_CH11DONE                                (0x1UL &lt;&lt; 11)                     </span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga38e533467aeaeb0b70183236a561384d"> 1338</a></span><span class="preprocessor">#define _DMA_IEN_CH11DONE_SHIFT                         11                                </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga70c85ab80a8febd83045bf27c4b899e2"> 1339</a></span><span class="preprocessor">#define _DMA_IEN_CH11DONE_MASK                          0x800UL                           </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga88718b435c9742dc51cece205d84642e"> 1340</a></span><span class="preprocessor">#define _DMA_IEN_CH11DONE_DEFAULT                       0x00000000UL                      </span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1dacf1a8a571be08f911498f713e2e35"> 1341</a></span><span class="preprocessor">#define DMA_IEN_CH11DONE_DEFAULT                        (_DMA_IEN_CH11DONE_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa96964fe667fbb1699a64f3e5b5e2fa9"> 1342</a></span><span class="preprocessor">#define DMA_IEN_ERR                                     (0x1UL &lt;&lt; 31)                     </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga69b55d670670482693271472453a42a5"> 1343</a></span><span class="preprocessor">#define _DMA_IEN_ERR_SHIFT                              31                                </span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadb4bc7102f29c2f6a8f20815cfc475c5"> 1344</a></span><span class="preprocessor">#define _DMA_IEN_ERR_MASK                               0x80000000UL                      </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c"> 1345</a></span><span class="preprocessor">#define _DMA_IEN_ERR_DEFAULT                            0x00000000UL                      </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae4f33aac19c9518238e0d34e928d9c09"> 1346</a></span><span class="preprocessor">#define DMA_IEN_ERR_DEFAULT                             (_DMA_IEN_ERR_DEFAULT &lt;&lt; 31)      </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">/* Bit fields for DMA CTRL */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4d1a2dce0e3df450eefde2c8ecd46832"> 1349</a></span><span class="preprocessor">#define _DMA_CTRL_RESETVALUE                            0x00000000UL                      </span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga54712619ebbd75c4c619afdd26f2ebc2"> 1350</a></span><span class="preprocessor">#define _DMA_CTRL_MASK                                  0x00000003UL                      </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4282959f607bb790ec88e1cba91ea556"> 1351</a></span><span class="preprocessor">#define DMA_CTRL_DESCRECT                               (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga35516ce50571e2b02d3ede27bfe2cbcd"> 1352</a></span><span class="preprocessor">#define _DMA_CTRL_DESCRECT_SHIFT                        0                                 </span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3cc5e3b9a13f59308361c950d704f8d8"> 1353</a></span><span class="preprocessor">#define _DMA_CTRL_DESCRECT_MASK                         0x1UL                             </span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad5e89bb6086c6e6c9b38c166eaf1ae02"> 1354</a></span><span class="preprocessor">#define _DMA_CTRL_DESCRECT_DEFAULT                      0x00000000UL                      </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1c9eedbe73febc7d5a5e7b1ea6e31857"> 1355</a></span><span class="preprocessor">#define DMA_CTRL_DESCRECT_DEFAULT                       (_DMA_CTRL_DESCRECT_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga420b0119eb5a032367e048e17809b046"> 1356</a></span><span class="preprocessor">#define DMA_CTRL_PRDU                                   (0x1UL &lt;&lt; 1)                      </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0e8eabb79b1f2e52f86b467a68230194"> 1357</a></span><span class="preprocessor">#define _DMA_CTRL_PRDU_SHIFT                            1                                 </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7ffda999f1744791a8253fdc53c0a052"> 1358</a></span><span class="preprocessor">#define _DMA_CTRL_PRDU_MASK                             0x2UL                             </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1694a8ef17a62766b629934ebf0b3caa"> 1359</a></span><span class="preprocessor">#define _DMA_CTRL_PRDU_DEFAULT                          0x00000000UL                      </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga626f50a923a8378ebd9a27b946096abf"> 1360</a></span><span class="preprocessor">#define DMA_CTRL_PRDU_DEFAULT                           (_DMA_CTRL_PRDU_DEFAULT &lt;&lt; 1)     </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">/* Bit fields for DMA RDS */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8c6528d2c69c2d8aaca67cd56a1bfa37"> 1363</a></span><span class="preprocessor">#define _DMA_RDS_RESETVALUE                             0x00000000UL                     </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga003fd7648d399d627ab6a36cb72a4dad"> 1364</a></span><span class="preprocessor">#define _DMA_RDS_MASK                                   0x00000FFFUL                     </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga312993280b6fbb3b185bf9bb4b00b0c2"> 1365</a></span><span class="preprocessor">#define DMA_RDS_RDSCH0                                  (0x1UL &lt;&lt; 0)                     </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab7ce3ed9c5fb156386943bc2d5fa1441"> 1366</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH0_SHIFT                           0                                </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga77186a6755f7a0a28da00774584cbb40"> 1367</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH0_MASK                            0x1UL                            </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga58eba6cbdfd828dfa1d9a3cd2d32e301"> 1368</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH0_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3dd20a0281e0695244d750d5daf0632b"> 1369</a></span><span class="preprocessor">#define DMA_RDS_RDSCH0_DEFAULT                          (_DMA_RDS_RDSCH0_DEFAULT &lt;&lt; 0)   </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf7bb82d54618046fdef9023b2ec1fbe1"> 1370</a></span><span class="preprocessor">#define DMA_RDS_RDSCH1                                  (0x1UL &lt;&lt; 1)                     </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaeb2b46e402f9742e41cc0b43162b8ca3"> 1371</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH1_SHIFT                           1                                </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad37f7af60c18827fb4eba68802bc1927"> 1372</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH1_MASK                            0x2UL                            </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0a3315073ce1c9295802fd0e6ebf0a92"> 1373</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH1_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadfb8a340af609fbb22670b68c9064840"> 1374</a></span><span class="preprocessor">#define DMA_RDS_RDSCH1_DEFAULT                          (_DMA_RDS_RDSCH1_DEFAULT &lt;&lt; 1)   </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3842eed9c9177d42b70633366aed12fd"> 1375</a></span><span class="preprocessor">#define DMA_RDS_RDSCH2                                  (0x1UL &lt;&lt; 2)                     </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga362230032fa97cddaecef48ba01efe64"> 1376</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH2_SHIFT                           2                                </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae37017954153b351baa2526961e0c797"> 1377</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH2_MASK                            0x4UL                            </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa94c86ffe675ed80e31ff7a61f82499d"> 1378</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH2_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaadf3eee33483c8e6f4894f47ce86bdbe"> 1379</a></span><span class="preprocessor">#define DMA_RDS_RDSCH2_DEFAULT                          (_DMA_RDS_RDSCH2_DEFAULT &lt;&lt; 2)   </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga01afb38cc45eaf5a46b49a1805b5e4cd"> 1380</a></span><span class="preprocessor">#define DMA_RDS_RDSCH3                                  (0x1UL &lt;&lt; 3)                     </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3d88d84e60639add1a4e0206886e8893"> 1381</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH3_SHIFT                           3                                </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7ad1b4715fe2f08fb5e80a62c59b1a60"> 1382</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH3_MASK                            0x8UL                            </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga78827814e9cd7f741606434100e6edd9"> 1383</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH3_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9176e02d7f129ce880790e539c19937b"> 1384</a></span><span class="preprocessor">#define DMA_RDS_RDSCH3_DEFAULT                          (_DMA_RDS_RDSCH3_DEFAULT &lt;&lt; 3)   </span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa60fd74a31b8a8d3015407dcaa557d1d"> 1385</a></span><span class="preprocessor">#define DMA_RDS_RDSCH4                                  (0x1UL &lt;&lt; 4)                     </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabe2babf10c0684bc4a060028cda80a3d"> 1386</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH4_SHIFT                           4                                </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac1ce43e62f8b6fbd1bbf05104aec6df5"> 1387</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH4_MASK                            0x10UL                           </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf5392a8858e39e12fe0ce25dc36be18c"> 1388</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH4_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga751e64331c3c98dae4f56098054fece4"> 1389</a></span><span class="preprocessor">#define DMA_RDS_RDSCH4_DEFAULT                          (_DMA_RDS_RDSCH4_DEFAULT &lt;&lt; 4)   </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa76e9c59a2f1a0d3c86c051c67e44c59"> 1390</a></span><span class="preprocessor">#define DMA_RDS_RDSCH5                                  (0x1UL &lt;&lt; 5)                     </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab6b7567daf3b5532de26083efd578eb1"> 1391</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH5_SHIFT                           5                                </span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga241b779abf31faca254be943a03aea01"> 1392</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH5_MASK                            0x20UL                           </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga811a821186b7174b4d40e61d55b3a05c"> 1393</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH5_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga601c68a48c6f91b66a8104b6e1be3a32"> 1394</a></span><span class="preprocessor">#define DMA_RDS_RDSCH5_DEFAULT                          (_DMA_RDS_RDSCH5_DEFAULT &lt;&lt; 5)   </span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac9ceea508828a4ad90dbc5bf55aa3612"> 1395</a></span><span class="preprocessor">#define DMA_RDS_RDSCH6                                  (0x1UL &lt;&lt; 6)                     </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga60496d78656d4c4955bec041f107e01a"> 1396</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH6_SHIFT                           6                                </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaeb362912ca5c02843c06c165261cd523"> 1397</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH6_MASK                            0x40UL                           </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac7e31669150faf85900afbaec75143ea"> 1398</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH6_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3e5fe93a557f955ba07645693239df7f"> 1399</a></span><span class="preprocessor">#define DMA_RDS_RDSCH6_DEFAULT                          (_DMA_RDS_RDSCH6_DEFAULT &lt;&lt; 6)   </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8ee0e6c9b3a926c28fc86902efb25fb9"> 1400</a></span><span class="preprocessor">#define DMA_RDS_RDSCH7                                  (0x1UL &lt;&lt; 7)                     </span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga68331e4f4cfa85970ec11660e2c63a61"> 1401</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH7_SHIFT                           7                                </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5884750b105df0ab85754f34c03f6111"> 1402</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH7_MASK                            0x80UL                           </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9188ba63c707cb05ca3063f0df8f4d68"> 1403</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH7_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad6294f8a469732a2e4356dbf1ba639cf"> 1404</a></span><span class="preprocessor">#define DMA_RDS_RDSCH7_DEFAULT                          (_DMA_RDS_RDSCH7_DEFAULT &lt;&lt; 7)   </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac52000dcc9c0c3d007dffed00ee0855b"> 1405</a></span><span class="preprocessor">#define DMA_RDS_RDSCH8                                  (0x1UL &lt;&lt; 8)                     </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9897852e0e3e1398d57bc68e2cc7c945"> 1406</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH8_SHIFT                           8                                </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7f0e3bfa6ec65e723fd1453eebfa296d"> 1407</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH8_MASK                            0x100UL                          </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9ffd24dc32b8b7d0a3b7df2bde5d8b54"> 1408</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH8_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga88bde1f8cef29f0c0251ea1fcd8ba32d"> 1409</a></span><span class="preprocessor">#define DMA_RDS_RDSCH8_DEFAULT                          (_DMA_RDS_RDSCH8_DEFAULT &lt;&lt; 8)   </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga660848d25274ddc4dd1dccb3579a1f67"> 1410</a></span><span class="preprocessor">#define DMA_RDS_RDSCH9                                  (0x1UL &lt;&lt; 9)                     </span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab1445026672915894b16516e76055b36"> 1411</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH9_SHIFT                           9                                </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga393c744c7792852e4d5b053a3b2c32f8"> 1412</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH9_MASK                            0x200UL                          </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa30986620f37b9f6e9149a79f89c790f"> 1413</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH9_DEFAULT                         0x00000000UL                     </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4d293d2c9da6bcf20de9b9747f4e4145"> 1414</a></span><span class="preprocessor">#define DMA_RDS_RDSCH9_DEFAULT                          (_DMA_RDS_RDSCH9_DEFAULT &lt;&lt; 9)   </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad73f8b186f9fac9d7f4ac2735b1eeccc"> 1415</a></span><span class="preprocessor">#define DMA_RDS_RDSCH10                                 (0x1UL &lt;&lt; 10)                    </span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7ddc067ae5cc0c34d7292e44af0c5d0b"> 1416</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH10_SHIFT                          10                               </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4f93555df155713b2e017e7d7312175b"> 1417</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH10_MASK                           0x400UL                          </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga96a0f0e77326603c210b7891ee68ff0b"> 1418</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH10_DEFAULT                        0x00000000UL                     </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga912e6471fadddf52dbefd042b643327d"> 1419</a></span><span class="preprocessor">#define DMA_RDS_RDSCH10_DEFAULT                         (_DMA_RDS_RDSCH10_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4e5821e745f0f05c7bba3e93b6e2790f"> 1420</a></span><span class="preprocessor">#define DMA_RDS_RDSCH11                                 (0x1UL &lt;&lt; 11)                    </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac58a20efdd98d5014db6de044acd8445"> 1421</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH11_SHIFT                          11                               </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae41089a039e4d66625d6f7af532ba284"> 1422</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH11_MASK                           0x800UL                          </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4ddd7c7a2a09c206496ed4d1f94897f5"> 1423</a></span><span class="preprocessor">#define _DMA_RDS_RDSCH11_DEFAULT                        0x00000000UL                     </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8c21420ceffc8be77c3c4ad5a4854b93"> 1424</a></span><span class="preprocessor">#define DMA_RDS_RDSCH11_DEFAULT                         (_DMA_RDS_RDSCH11_DEFAULT &lt;&lt; 11) </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment">/* Bit fields for DMA LOOP0 */</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabb73a0aae253cdccbc56a9a1fa4c8e94"> 1427</a></span><span class="preprocessor">#define _DMA_LOOP0_RESETVALUE                           0x00000000UL                    </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadc39da3a2b73ed5dc209eb5ac498f7b8"> 1428</a></span><span class="preprocessor">#define _DMA_LOOP0_MASK                                 0x000103FFUL                    </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga49e11964092db6e3812ad65b00055f03"> 1429</a></span><span class="preprocessor">#define _DMA_LOOP0_WIDTH_SHIFT                          0                               </span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga05eb941c777b6c302a46d857f03827be"> 1430</a></span><span class="preprocessor">#define _DMA_LOOP0_WIDTH_MASK                           0x3FFUL                         </span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae2b1238d8f039af7d6ddbef5e35407ef"> 1431</a></span><span class="preprocessor">#define _DMA_LOOP0_WIDTH_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga243e962dd990e93581ef2a149467ec05"> 1432</a></span><span class="preprocessor">#define DMA_LOOP0_WIDTH_DEFAULT                         (_DMA_LOOP0_WIDTH_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabcfc220f6d405b344f0564ffe281a7ca"> 1433</a></span><span class="preprocessor">#define DMA_LOOP0_EN                                    (0x1UL &lt;&lt; 16)                   </span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga76d875afdb4a4da8fe9cf004980e6378"> 1434</a></span><span class="preprocessor">#define _DMA_LOOP0_EN_SHIFT                             16                              </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga709d7afcf08211979d89e8c4729ca5a3"> 1435</a></span><span class="preprocessor">#define _DMA_LOOP0_EN_MASK                              0x10000UL                       </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga99ecd2ba07058a27dada64915800f777"> 1436</a></span><span class="preprocessor">#define _DMA_LOOP0_EN_DEFAULT                           0x00000000UL                    </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaad0e235ccd773b9c6c8e8ac9112f8dce"> 1437</a></span><span class="preprocessor">#define DMA_LOOP0_EN_DEFAULT                            (_DMA_LOOP0_EN_DEFAULT &lt;&lt; 16)   </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">/* Bit fields for DMA LOOP1 */</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad53f8e61e675ce60237b2abb8cdd704e"> 1440</a></span><span class="preprocessor">#define _DMA_LOOP1_RESETVALUE                           0x00000000UL                    </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3689c5f1be084cdbed8dfa5c80ea092c"> 1441</a></span><span class="preprocessor">#define _DMA_LOOP1_MASK                                 0x000103FFUL                    </span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad3299bdac5fa14f9eb4e1ec3546d0f8d"> 1442</a></span><span class="preprocessor">#define _DMA_LOOP1_WIDTH_SHIFT                          0                               </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafb5688b3e53284efc6aeec9d9661af1c"> 1443</a></span><span class="preprocessor">#define _DMA_LOOP1_WIDTH_MASK                           0x3FFUL                         </span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga16e447522f5419eff8c859c97ebb12b3"> 1444</a></span><span class="preprocessor">#define _DMA_LOOP1_WIDTH_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga191a4ffc87ead00f113fe430a3c83d3e"> 1445</a></span><span class="preprocessor">#define DMA_LOOP1_WIDTH_DEFAULT                         (_DMA_LOOP1_WIDTH_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa06f07cc32e81cf1e88a32bb0b452626"> 1446</a></span><span class="preprocessor">#define DMA_LOOP1_EN                                    (0x1UL &lt;&lt; 16)                   </span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga697f2077f37d93d3c569374a52994cc0"> 1447</a></span><span class="preprocessor">#define _DMA_LOOP1_EN_SHIFT                             16                              </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5eefb5117b0337a661a25dc4a528c689"> 1448</a></span><span class="preprocessor">#define _DMA_LOOP1_EN_MASK                              0x10000UL                       </span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga66a700f770c498f23d9e6ec881a92970"> 1449</a></span><span class="preprocessor">#define _DMA_LOOP1_EN_DEFAULT                           0x00000000UL                    </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga144a98d9d38b019c7efefe49ee660092"> 1450</a></span><span class="preprocessor">#define DMA_LOOP1_EN_DEFAULT                            (_DMA_LOOP1_EN_DEFAULT &lt;&lt; 16)   </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment">/* Bit fields for DMA RECT0 */</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga77b201f7a62a24bc94abfc871add4543"> 1453</a></span><span class="preprocessor">#define _DMA_RECT0_RESETVALUE                           0x00000000UL                         </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac28b574fe129c1421ec8746db3b13611"> 1454</a></span><span class="preprocessor">#define _DMA_RECT0_MASK                                 0xFFFFFFFFUL                         </span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4cc60abb94183dbc767e86fce3615990"> 1455</a></span><span class="preprocessor">#define _DMA_RECT0_HEIGHT_SHIFT                         0                                    </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8223f96fad5cde95c932abeef45f296f"> 1456</a></span><span class="preprocessor">#define _DMA_RECT0_HEIGHT_MASK                          0x3FFUL                              </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga064e208c2ae452a1787badb97f6ac15d"> 1457</a></span><span class="preprocessor">#define _DMA_RECT0_HEIGHT_DEFAULT                       0x00000000UL                         </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9cda1c1fdd49392ce52a3c8907193453"> 1458</a></span><span class="preprocessor">#define DMA_RECT0_HEIGHT_DEFAULT                        (_DMA_RECT0_HEIGHT_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga53588ddf9ff4b25eb4b0e0ec90d68d97"> 1459</a></span><span class="preprocessor">#define _DMA_RECT0_SRCSTRIDE_SHIFT                      10                                   </span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8cde14ffe2f68a6a65b061d8052eb7a3"> 1460</a></span><span class="preprocessor">#define _DMA_RECT0_SRCSTRIDE_MASK                       0x1FFC00UL                           </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa554a778ccb59dee1d4e248e070ef5cb"> 1461</a></span><span class="preprocessor">#define _DMA_RECT0_SRCSTRIDE_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa38cb8751c8fb6fc2b573242ec7e3bab"> 1462</a></span><span class="preprocessor">#define DMA_RECT0_SRCSTRIDE_DEFAULT                     (_DMA_RECT0_SRCSTRIDE_DEFAULT &lt;&lt; 10) </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gada0c5f6f427d8ed668d746ced7b51bd2"> 1463</a></span><span class="preprocessor">#define _DMA_RECT0_DSTSTRIDE_SHIFT                      21                                   </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga164410d4afb4952d17931edc9474637f"> 1464</a></span><span class="preprocessor">#define _DMA_RECT0_DSTSTRIDE_MASK                       0xFFE00000UL                         </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaeba1e11cb1758de56c423d24a5aaa45d"> 1465</a></span><span class="preprocessor">#define _DMA_RECT0_DSTSTRIDE_DEFAULT                    0x00000000UL                         </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9b74dd6ce60041085b835a94dec56836"> 1466</a></span><span class="preprocessor">#define DMA_RECT0_DSTSTRIDE_DEFAULT                     (_DMA_RECT0_DSTSTRIDE_DEFAULT &lt;&lt; 21) </span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">/* Bit fields for DMA CH_CTRL */</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac23a78ddc8563401d56bbbc99ae90cf1"> 1469</a></span><span class="preprocessor">#define _DMA_CH_CTRL_RESETVALUE                         0x00000000UL                                  </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5a701cc3693aa9025a32df30b6d2004e"> 1470</a></span><span class="preprocessor">#define _DMA_CH_CTRL_MASK                               0x003F000FUL                                  </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga88d1d2b9b264b981ac3c2c54cd01d6bd"> 1471</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_SHIFT                       0                                             </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07"> 1472</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_MASK                        0xFUL                                         </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac836f26506e87684b9112cdef29b3bb9"> 1473</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_ADC0SINGLE                  0x00000000UL                                  </span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2dbfe0c3fdd197d6ff2c04b41389abb6"> 1474</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_DAC0CH0                     0x00000000UL                                  </span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa0287964c9726f07066512cbd50d5296"> 1475</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0RXDATAV               0x00000000UL                                  </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f"> 1476</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAV               0x00000000UL                                  </span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga58c7af4e3c024d693852338c2068ff91"> 1477</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART2RXDATAV               0x00000000UL                                  </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5"> 1478</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV              0x00000000UL                                  </span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gade2e47c4e1911429ce0fd66e5ffba258"> 1479</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV              0x00000000UL                                  </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49"> 1480</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_I2C0RXDATAV                 0x00000000UL                                  </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga345a788f65ac72507c4765b0653ad194"> 1481</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_I2C1RXDATAV                 0x00000000UL                                  </span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c"> 1482</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a"> 1483</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516"> 1484</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga32d162905d47a4d7be3653a9f1ca0476"> 1485</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER3UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab4af7f5e89c6b4899914ed42c339fcca"> 1486</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_UART0RXDATAV                0x00000000UL                                  </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacc84e18e21d2788107e796a827f40967"> 1487</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_UART1RXDATAV                0x00000000UL                                  </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911"> 1488</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_MSCWDATA                    0x00000000UL                                  </span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga01bdf4bddf365cc5206ac8f52906dd1e"> 1489</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_AESDATAWR                   0x00000000UL                                  </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9b06fd9b8628cfe7bbf3c0bb0addfd55"> 1490</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV             0x00000000UL                                  </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga01a579fc6fb3d37d7cc4693a8c4f57a3"> 1491</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_EBIPXL0EMPTY                0x00000000UL                                  </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4bc9931bab1e3f87b3027b34bb63f961"> 1492</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_ADC0SCAN                    0x00000001UL                                  </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaeafc07435c2d18241bcdf51a9bd37615"> 1493</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_DAC0CH1                     0x00000001UL                                  </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga35a42c7ba591e2aa30c76bbea9ca994b"> 1494</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0TXBL                  0x00000001UL                                  </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61"> 1495</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXBL                  0x00000001UL                                  </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8550f996ad8d351aa0bdb3150ae059a1"> 1496</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART2TXBL                  0x00000001UL                                  </span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6"> 1497</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXBL                 0x00000001UL                                  </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga06241a50968ec08618984469ffe7b4c4"> 1498</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART1TXBL                 0x00000001UL                                  </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70"> 1499</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_I2C0TXBL                    0x00000001UL                                  </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa36b4d0191bcf5d6ce75a591bfefc879"> 1500</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_I2C1TXBL                    0x00000001UL                                  </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74"> 1501</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC0                   0x00000001UL                                  </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6"> 1502</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC0                   0x00000001UL                                  </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440"> 1503</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC0                   0x00000001UL                                  </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9977a696eb00b3c88977b89ed33cbe09"> 1504</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC0                   0x00000001UL                                  </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2139ab4f2cb34d66414a5b69b30da6bc"> 1505</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_UART0TXBL                   0x00000001UL                                  </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga602fa31f345b4e9b5348d07bdbc9fb75"> 1506</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_UART1TXBL                   0x00000001UL                                  </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0acb000609f80482e38e4acd083434ef"> 1507</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_AESXORDATAWR                0x00000001UL                                  </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9698a21603839d41a1e93f92e61a5208"> 1508</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_EBIPXL1EMPTY                0x00000001UL                                  </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf1c2f3be40996cc8a7f8983479042f5a"> 1509</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0TXEMPTY               0x00000002UL                                  </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587"> 1510</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXEMPTY               0x00000002UL                                  </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga08fcfc9b2f4934a22cf5923d8f9129de"> 1511</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART2TXEMPTY               0x00000002UL                                  </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5"> 1512</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY              0x00000002UL                                  </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7fd98a10dd9be2c7ff0d4a904f40a67e"> 1513</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY              0x00000002UL                                  </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825"> 1514</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC1                   0x00000002UL                                  </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409"> 1515</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC1                   0x00000002UL                                  </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f"> 1516</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC1                   0x00000002UL                                  </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5171b1da332326cc8db66cf23a79a2ab"> 1517</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC1                   0x00000002UL                                  </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafb6ff868d69ef93cc93cb68ec0be54f2"> 1518</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_UART0TXEMPTY                0x00000002UL                                  </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8537d72bfd937c6fce7929f87a0aa9cb"> 1519</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_UART1TXEMPTY                0x00000002UL                                  </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac2a8c795d61e7ded14fa9cbf0b164af8"> 1520</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_AESDATARD                   0x00000002UL                                  </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab986c9eeab42ea44736250670f3284c6"> 1521</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_EBIPXLFULL                  0x00000002UL                                  </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145"> 1522</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT          0x00000003UL                                  </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga31b9945faf63e28c170cb8f831412b1d"> 1523</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT          0x00000003UL                                  </span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6"> 1524</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC2                   0x00000003UL                                  </span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6"> 1525</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC2                   0x00000003UL                                  </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183"> 1526</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC2                   0x00000003UL                                  </span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0add1fe508bf4b3b81095eac86a8bb30"> 1527</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC2                   0x00000003UL                                  </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga801819420811a4c9098fe98bd12162b4"> 1528</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_AESKEYWR                    0x00000003UL                                  </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1e7e9df82c09f157001ff63ab002135f"> 1529</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_EBIDDEMPTY                  0x00000003UL                                  </span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e"> 1530</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT             0x00000004UL                                  </span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2571f9b30251a04d1c4be90cba81af2c"> 1531</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT             0x00000004UL                                  </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga012b1206ac44c66aa35762c0ed7eb178"> 1532</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_ADC0SINGLE                   (_DMA_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafa442c937b48e06d7c53c6bc9cc31a7e"> 1533</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_DAC0CH0                      (_DMA_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)            </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad594be72d97ee740553d1048ae2fbb82"> 1534</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0RXDATAV                (_DMA_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)      </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5b16ecf4bc47e7ceeca9e72462651f18"> 1535</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAV                (_DMA_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)      </span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1ad7941b6b85783188ab667665a8a018"> 1536</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART2RXDATAV                (_DMA_CH_CTRL_SIGSEL_USART2RXDATAV &lt;&lt; 0)      </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1293dd2ac3b5594f9d84d2e40081db1c"> 1537</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV               (_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV &lt;&lt; 0)     </span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf1fe3b73d514413af651e26b9ec51ec7"> 1538</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV               (_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV &lt;&lt; 0)     </span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga06058c90f273636ed58ca97372245f98"> 1539</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_I2C0RXDATAV                  (_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV &lt;&lt; 0)        </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga634f6b310c276fc54d3648bfe8e0ebd0"> 1540</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_I2C1RXDATAV                  (_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV &lt;&lt; 0)        </span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5d028eeee6256219a0213372aaabc816"> 1541</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER0UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga63fb7b0cfefa2ac321451200edd37aaf"> 1542</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER1UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga36d62c9f011872b6c6b386ec232976cf"> 1543</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER2UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac5c9a939ecc68a9ad47677f1afcbca13"> 1544</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER3UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER3UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga64f9335f10a0c2401c15b4f32ac2287b"> 1545</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_UART0RXDATAV                 (_DMA_CH_CTRL_SIGSEL_UART0RXDATAV &lt;&lt; 0)       </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1180fff1c94d131832e75286446adf09"> 1546</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_UART1RXDATAV                 (_DMA_CH_CTRL_SIGSEL_UART1RXDATAV &lt;&lt; 0)       </span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2b3bb51eb50464cea8ad75b4c3a70832"> 1547</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_MSCWDATA                     (_DMA_CH_CTRL_SIGSEL_MSCWDATA &lt;&lt; 0)           </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0e7a0504ccff119d0bfe8918753b3991"> 1548</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_AESDATAWR                    (_DMA_CH_CTRL_SIGSEL_AESDATAWR &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3085030d496a2c4ba00f36c84cd6eb10"> 1549</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV              (_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV &lt;&lt; 0)    </span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaeba934ed71548bb1342e1244bd10ca57"> 1550</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_EBIPXL0EMPTY                 (_DMA_CH_CTRL_SIGSEL_EBIPXL0EMPTY &lt;&lt; 0)       </span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gadbe5ee537be56251be3a40b32eadf86e"> 1551</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_ADC0SCAN                     (_DMA_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)           </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gabe7cf3c1224752d4ebee365bacd3b3bc"> 1552</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_DAC0CH1                      (_DMA_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)            </span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3d282fa50e022493dad06f85b2cf87a1"> 1553</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0TXBL                   (_DMA_CH_CTRL_SIGSEL_USART0TXBL &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf3ecd954126a272e27b6a137436ea399"> 1554</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXBL                   (_DMA_CH_CTRL_SIGSEL_USART1TXBL &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gada742316065edd153eb63915fad6c1cc"> 1555</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART2TXBL                   (_DMA_CH_CTRL_SIGSEL_USART2TXBL &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab18169a8e04b2d5138e8d24b3a20bbfc"> 1556</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0TXBL                  (_DMA_CH_CTRL_SIGSEL_LEUART0TXBL &lt;&lt; 0)        </span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab09944e9bb79917228ea7194a27a9544"> 1557</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART1TXBL                  (_DMA_CH_CTRL_SIGSEL_LEUART1TXBL &lt;&lt; 0)        </span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6ed7806a0d265d6ea24aed17f9bb67c0"> 1558</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_I2C0TXBL                     (_DMA_CH_CTRL_SIGSEL_I2C0TXBL &lt;&lt; 0)           </span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8b6e9a5c6a109fef34fa846e9cca6431"> 1559</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_I2C1TXBL                     (_DMA_CH_CTRL_SIGSEL_I2C1TXBL &lt;&lt; 0)           </span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga14b467e2e28c7912bd889606b1fca2db"> 1560</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga700ae34ae13d1669551004ed0fc417fb"> 1561</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8b1ddb918cb0a31d40ea5c91482f9d98"> 1562</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga23f6d093333bb1500e9981258ca61959"> 1563</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER3CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER3CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab6853a6264a10762c2c0448a304b28c5"> 1564</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_UART0TXBL                    (_DMA_CH_CTRL_SIGSEL_UART0TXBL &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad218de1e5186acb19c82dab48dfb3db8"> 1565</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_UART1TXBL                    (_DMA_CH_CTRL_SIGSEL_UART1TXBL &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga45abb398c8a32e74b8c6f50655a5fea2"> 1566</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_AESXORDATAWR                 (_DMA_CH_CTRL_SIGSEL_AESXORDATAWR &lt;&lt; 0)       </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga316be24881c21591d117966f17ee0d85"> 1567</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_EBIPXL1EMPTY                 (_DMA_CH_CTRL_SIGSEL_EBIPXL1EMPTY &lt;&lt; 0)       </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa6d87ec0b19fa6cbaa04a2918116a2e6"> 1568</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0TXEMPTY                (_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY &lt;&lt; 0)      </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaee7353ffcf988021aee1d571323d5905"> 1569</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXEMPTY                (_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY &lt;&lt; 0)      </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gada5bcbe34c71f5e21ce00331c41f0f1b"> 1570</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART2TXEMPTY                (_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY &lt;&lt; 0)      </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga04fa1e35bb2784337dd26f01365fc3d2"> 1571</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY               (_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY &lt;&lt; 0)     </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5b9c571c03f1406c8d9273607a8c8313"> 1572</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY               (_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY &lt;&lt; 0)     </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7a9b69978e7339ce20673c4eac95e73a"> 1573</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga04940dd6b97418c6bfd9a0a53cddd127"> 1574</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab5dd557c36811b11359722e12b2c84ac"> 1575</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga011f48686ea67cf46aa220711d85ce29"> 1576</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER3CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER3CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0979f04d2b207b1bf1ef3130872591c3"> 1577</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_UART0TXEMPTY                 (_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY &lt;&lt; 0)       </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2cc134264cccc5a1c4f0ba5b886ec441"> 1578</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_UART1TXEMPTY                 (_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY &lt;&lt; 0)       </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab460d4cf8c6ca8b966800f0fdeea81a5"> 1579</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_AESDATARD                    (_DMA_CH_CTRL_SIGSEL_AESDATARD &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1f6aaa05e9f3a4a947b4fa13aa24f207"> 1580</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_EBIPXLFULL                   (_DMA_CH_CTRL_SIGSEL_EBIPXLFULL &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad19c9809a7363181e0fa07cb4d2c711e"> 1581</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT           (_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT &lt;&lt; 0) </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga45769a8728faddc52121fa95efd5b339"> 1582</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT           (_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT &lt;&lt; 0) </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf3e2695e7fc8002f79945b0e34f9e815"> 1583</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1d688faae23077a6f9e41c58caa9a295"> 1584</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac81e0cc73bf9b6ce896ed67e1e2bc455"> 1585</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga12d930a140bcccac906196ff5473440c"> 1586</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER3CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER3CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa4475079fd648bccdcf153a442ed8753"> 1587</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_AESKEYWR                     (_DMA_CH_CTRL_SIGSEL_AESKEYWR &lt;&lt; 0)           </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga05a802255ce04b017b3f964b8b091120"> 1588</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_EBIDDEMPTY                   (_DMA_CH_CTRL_SIGSEL_EBIDDEMPTY &lt;&lt; 0)         </span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga89251e868e07048e1c11f93fe964c2ad"> 1589</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT              (_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT &lt;&lt; 0)    </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga42989a04e7bdec6ab9dd2551af3a9745"> 1590</a></span><span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT              (_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT &lt;&lt; 0)    </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga8f2e27a9f83fb8e0604aa7495808889e"> 1591</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_SHIFT                    16                                            </span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gafa9b6ec66563ebd626fb495c139945b9"> 1592</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_MASK                     0x3F0000UL                                    </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222"> 1593</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_NONE                     0x00000000UL                                  </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga095c8a29067cd22c9967bea5f7b28b39"> 1594</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_ADC0                     0x00000008UL                                  </span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga989f2c3ffd30ba872523dcc2848637ae"> 1595</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_DAC0                     0x0000000AUL                                  </span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gac84d149600ca51e25f7afa6fe3e64eb1"> 1596</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_USART0                   0x0000000CUL                                  </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17"> 1597</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_USART1                   0x0000000DUL                                  </span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga077e6e6f4958cbd1fc0113015725d4d9"> 1598</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_USART2                   0x0000000EUL                                  </span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d"> 1599</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_LEUART0                  0x00000010UL                                  </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab73ee0df6a621643c05b54bbf46994d3"> 1600</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_LEUART1                  0x00000011UL                                  </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66"> 1601</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_I2C0                     0x00000014UL                                  </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga091aac96f8988eb5148c38af8ef9ed0d"> 1602</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_I2C1                     0x00000015UL                                  </span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544"> 1603</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER0                   0x00000018UL                                  </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0"> 1604</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER1                   0x00000019UL                                  </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e"> 1605</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER2                   0x0000001AUL                                  </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5e2942d4f1a117d1c6c120cad705bf3b"> 1606</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER3                   0x0000001BUL                                  </span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf280d451c0dd20ea6f1045d9c47583a3"> 1607</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_UART0                    0x0000002CUL                                  </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga65de036dd202656b993710fccbb07f53"> 1608</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_UART1                    0x0000002DUL                                  </span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9"> 1609</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_MSC                      0x00000030UL                                  </span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga44721664aaaad0443e69ce1a15bb1579"> 1610</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_AES                      0x00000031UL                                  </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga1523f32b7e8b2a9668f24eed0df75f8c"> 1611</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_LESENSE                  0x00000032UL                                  </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab2487feb5b79623d3a8d9ac22889c638"> 1612</a></span><span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_EBI                      0x00000033UL                                  </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa78dd4529d020eed2ecf30ca7558007d"> 1613</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_NONE                      (_DMA_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)           </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga213db1dc63a0e9e99ba1f348974b5fa2"> 1614</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_ADC0                      (_DMA_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)           </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga35fb5be616b8f2cc32d12704ca7ab563"> 1615</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_DAC0                      (_DMA_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)           </span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gab40f7345569ffab22b0ea39fc0070b7b"> 1616</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_USART0                    (_DMA_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)         </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga40e7eb94ba04b58a642d61b64ab95f8e"> 1617</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_USART1                    (_DMA_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)         </span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3dc1a34d39f06b571c27aafd1fe06614"> 1618</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_USART2                    (_DMA_CH_CTRL_SOURCESEL_USART2 &lt;&lt; 16)         </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga50eba1059c5fda99a64a66c078e8386c"> 1619</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_LEUART0                   (_DMA_CH_CTRL_SOURCESEL_LEUART0 &lt;&lt; 16)        </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga6ee301da635cd7dd31f68a018b9deb9b"> 1620</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_LEUART1                   (_DMA_CH_CTRL_SOURCESEL_LEUART1 &lt;&lt; 16)        </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga4203948e69c2ccebffc35ba5c9667e43"> 1621</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_I2C0                      (_DMA_CH_CTRL_SOURCESEL_I2C0 &lt;&lt; 16)           </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaf8980539e7ec36d9290612ef39bfe1be"> 1622</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_I2C1                      (_DMA_CH_CTRL_SOURCESEL_I2C1 &lt;&lt; 16)           </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae4b3bde8ff8cbd44cce878c5dab238d4"> 1623</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER0                    (_DMA_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)         </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga7fa2d58bb90ba72e6193c039fe36edd0"> 1624</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER1                    (_DMA_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)         </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga131474280b4a6584dfb141947f1c6fa1"> 1625</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER2                    (_DMA_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)         </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gae86c166f2e1df6bb2c5cd4cbd614075b"> 1626</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER3                    (_DMA_CH_CTRL_SOURCESEL_TIMER3 &lt;&lt; 16)         </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga456792e70808de5a7a26248dcec7166a"> 1627</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_UART0                     (_DMA_CH_CTRL_SOURCESEL_UART0 &lt;&lt; 16)          </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga844144b13669fff701bf66ddd26e5113"> 1628</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_UART1                     (_DMA_CH_CTRL_SOURCESEL_UART1 &lt;&lt; 16)          </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#gaa6b6443632398c1a2162e6002fa5a06c"> 1629</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_MSC                       (_DMA_CH_CTRL_SOURCESEL_MSC &lt;&lt; 16)            </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga3ceb8c513ccdb74de880a9f6e72813f2"> 1630</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_AES                       (_DMA_CH_CTRL_SOURCESEL_AES &lt;&lt; 16)            </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga5a63371dd0b0a83f34089e0e27401077"> 1631</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_LESENSE                   (_DMA_CH_CTRL_SOURCESEL_LESENSE &lt;&lt; 16)        </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___e_f_m32_g_g___d_m_a___bit_fields.html#ga0c4c09c2961021403d8b3b92ad4f6f98"> 1632</a></span><span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_EBI                       (_DMA_CH_CTRL_SOURCESEL_EBI &lt;&lt; 16)            </span></div>
</div>
<div class="ttc" id="astruct_d_m_a___c_h___type_def_html"><div class="ttname"><a href="struct_d_m_a___c_h___type_def.html">DMA_CH_TypeDef</a></div><div class="ttdoc">DMA_CH EFM32GG DMA CH.</div><div class="ttdef"><b>Definition</b> efm32gg_dma_ch.h:44</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:46</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a0f22bb23d7c29ce7d23c307ea9d1271c"><div class="ttname"><a href="struct_d_m_a___type_def.html#a0f22bb23d7c29ce7d23c307ea9d1271c">DMA_TypeDef::STATUS</a></div><div class="ttdeci">__IM uint32_t STATUS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:47</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a0f55f54ed15e3fbef24dd13fbe97012d"><div class="ttname"><a href="struct_d_m_a___type_def.html#a0f55f54ed15e3fbef24dd13fbe97012d">DMA_TypeDef::LOOP1</a></div><div class="ttdeci">__IOM uint32_t LOOP1</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:81</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a3268a6efb80a027e01b76cd756e48922"><div class="ttname"><a href="struct_d_m_a___type_def.html#a3268a6efb80a027e01b76cd756e48922">DMA_TypeDef::CHPRIC</a></div><div class="ttdeci">__OM uint32_t CHPRIC</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:62</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a34e364e74b87c0e8fba688851da9d8cf"><div class="ttname"><a href="struct_d_m_a___type_def.html#a34e364e74b87c0e8fba688851da9d8cf">DMA_TypeDef::CHWAITSTATUS</a></div><div class="ttdeci">__IM uint32_t CHWAITSTATUS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:51</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a3657d6378f89470e6f8f79ae42ce01ee"><div class="ttname"><a href="struct_d_m_a___type_def.html#a3657d6378f89470e6f8f79ae42ce01ee">DMA_TypeDef::CHENC</a></div><div class="ttdeci">__OM uint32_t CHENC</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:58</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a36aa6366f7bf6af0e43487cfa15b3100"><div class="ttname"><a href="struct_d_m_a___type_def.html#a36aa6366f7bf6af0e43487cfa15b3100">DMA_TypeDef::CHSREQSTATUS</a></div><div class="ttdeci">__IM uint32_t CHSREQSTATUS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:69</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a3f2f165d58bbc067e2d14910006c4e5d"><div class="ttname"><a href="struct_d_m_a___type_def.html#a3f2f165d58bbc067e2d14910006c4e5d">DMA_TypeDef::IFS</a></div><div class="ttdeci">__IOM uint32_t IFS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:73</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a420743314b82d619209fde3d388f4e05"><div class="ttname"><a href="struct_d_m_a___type_def.html#a420743314b82d619209fde3d388f4e05">DMA_TypeDef::ERRORC</a></div><div class="ttdeci">__IOM uint32_t ERRORC</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:64</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a458ebee94ae357140e443052b6f9582f"><div class="ttname"><a href="struct_d_m_a___type_def.html#a458ebee94ae357140e443052b6f9582f">DMA_TypeDef::CHALTC</a></div><div class="ttdeci">__OM uint32_t CHALTC</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:60</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a5ac83781d6069b4bfb6caf92f16ce9ab"><div class="ttname"><a href="struct_d_m_a___type_def.html#a5ac83781d6069b4bfb6caf92f16ce9ab">DMA_TypeDef::RECT0</a></div><div class="ttdeci">__IOM uint32_t RECT0</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:83</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a5fad8e8fae06ff00b22cd633ee9d2ce1"><div class="ttname"><a href="struct_d_m_a___type_def.html#a5fad8e8fae06ff00b22cd633ee9d2ce1">DMA_TypeDef::CHPRIS</a></div><div class="ttdeci">__IOM uint32_t CHPRIS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:61</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a63b03e4fa0dae1a23e2de25e7b48f637"><div class="ttname"><a href="struct_d_m_a___type_def.html#a63b03e4fa0dae1a23e2de25e7b48f637">DMA_TypeDef::CHUSEBURSTC</a></div><div class="ttdeci">__OM uint32_t CHUSEBURSTC</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:54</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a6ba2cf66ff816cefc0e22b86ae117edd"><div class="ttname"><a href="struct_d_m_a___type_def.html#a6ba2cf66ff816cefc0e22b86ae117edd">DMA_TypeDef::IF</a></div><div class="ttdeci">__IM uint32_t IF</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:72</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a721f24aa333ce9057509b48c8d610bde"><div class="ttname"><a href="struct_d_m_a___type_def.html#a721f24aa333ce9057509b48c8d610bde">DMA_TypeDef::LOOP0</a></div><div class="ttdeci">__IOM uint32_t LOOP0</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:80</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a86e31fd508beca25d6ee7957a77cce03"><div class="ttname"><a href="struct_d_m_a___type_def.html#a86e31fd508beca25d6ee7957a77cce03">DMA_TypeDef::CHENS</a></div><div class="ttdeci">__IOM uint32_t CHENS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:57</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a8ded38a532d33827af8b017645d0060e"><div class="ttname"><a href="struct_d_m_a___type_def.html#a8ded38a532d33827af8b017645d0060e">DMA_TypeDef::RDS</a></div><div class="ttdeci">__IOM uint32_t RDS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:77</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ab44ffab4df75d24dc2609dc14be6ad9c"><div class="ttname"><a href="struct_d_m_a___type_def.html#ab44ffab4df75d24dc2609dc14be6ad9c">DMA_TypeDef::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:76</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_abc28cb5e355644d04fe3c3042c4b1b0a"><div class="ttname"><a href="struct_d_m_a___type_def.html#abc28cb5e355644d04fe3c3042c4b1b0a">DMA_TypeDef::CHSWREQ</a></div><div class="ttdeci">__OM uint32_t CHSWREQ</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:52</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_abccb19ce1cad85565abacf014a292c64"><div class="ttname"><a href="struct_d_m_a___type_def.html#abccb19ce1cad85565abacf014a292c64">DMA_TypeDef::CONFIG</a></div><div class="ttdeci">__OM uint32_t CONFIG</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:48</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac208259f586b63c8f25aa3820bb5a312"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac208259f586b63c8f25aa3820bb5a312">DMA_TypeDef::CHREQSTATUS</a></div><div class="ttdeci">__IM uint32_t CHREQSTATUS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:67</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac72aee75e86573973628a4928ceb187e"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac72aee75e86573973628a4928ceb187e">DMA_TypeDef::IEN</a></div><div class="ttdeci">__IOM uint32_t IEN</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:75</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_acf2bf9282af3f4975b0dfa5c2c128e33"><div class="ttname"><a href="struct_d_m_a___type_def.html#acf2bf9282af3f4975b0dfa5c2c128e33">DMA_TypeDef::CHREQMASKC</a></div><div class="ttdeci">__OM uint32_t CHREQMASKC</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:56</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ad72cc73950c7666a2bda5389127bd435"><div class="ttname"><a href="struct_d_m_a___type_def.html#ad72cc73950c7666a2bda5389127bd435">DMA_TypeDef::CTRLBASE</a></div><div class="ttdeci">__IOM uint32_t CTRLBASE</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:49</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ad9ef6a23d2b8b1847b65beda5272eb6e"><div class="ttname"><a href="struct_d_m_a___type_def.html#ad9ef6a23d2b8b1847b65beda5272eb6e">DMA_TypeDef::CHREQMASKS</a></div><div class="ttdeci">__IOM uint32_t CHREQMASKS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:55</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ade29db9339e4ca3edaa987bf490712c1"><div class="ttname"><a href="struct_d_m_a___type_def.html#ade29db9339e4ca3edaa987bf490712c1">DMA_TypeDef::IFC</a></div><div class="ttdeci">__IOM uint32_t IFC</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:74</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ae713011f4de1ba42c16264de4bf4ecce"><div class="ttname"><a href="struct_d_m_a___type_def.html#ae713011f4de1ba42c16264de4bf4ecce">DMA_TypeDef::CHUSEBURSTS</a></div><div class="ttdeci">__IOM uint32_t CHUSEBURSTS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:53</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_aecec5fb98e55de21f93e143f30806ee7"><div class="ttname"><a href="struct_d_m_a___type_def.html#aecec5fb98e55de21f93e143f30806ee7">DMA_TypeDef::CHALTS</a></div><div class="ttdeci">__IOM uint32_t CHALTS</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:59</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_af4b27429351984d7628e90dd258a8b64"><div class="ttname"><a href="struct_d_m_a___type_def.html#af4b27429351984d7628e90dd258a8b64">DMA_TypeDef::ALTCTRLBASE</a></div><div class="ttdeci">__IM uint32_t ALTCTRLBASE</div><div class="ttdef"><b>Definition</b> efm32gg_dma.h:50</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
