# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_1_to_2.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Mux_2way_4bit.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/tri_state_buffer.vhd" \
"../../../../Fianl_Projact.srcs/sim_1/imports/Sim/MUX_2_way_4_bit_sim.vhd" \

# Do not sort compile order
nosort
