Source Block: hdl/library/axi_fan_control/axi_fan_control.v@139:149@HdlIdDef
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;

Diff Content:
+ 144 reg   [15:0]  presc_reg = 'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_fan_control/axi_fan_control.v@143:153
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;
reg   [3:0]   up_irq_source = 4'h0;


Clone Blocks 2:
hdl/library/axi_fan_control/axi_fan_control.v@135:145
reg           tacho_edge_det = 'h0;
reg   [31:0]  up_tacho_avg_sum = 'h0;

reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;


Clone Blocks 3:
hdl/library/axi_fan_control/axi_fan_control.v@137:147

reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;

Clone Blocks 4:
hdl/library/axi_fan_control/axi_fan_control.v@142:152
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;
reg   [3:0]   up_irq_source = 4'h0;

Clone Blocks 5:
hdl/library/axi_fan_control/axi_fan_control.v@133:143
reg           tacho_meas_new = 'h0;
reg           tacho_meas_ack = 'h0;
reg           tacho_edge_det = 'h0;
reg   [31:0]  up_tacho_avg_sum = 'h0;

reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;

Clone Blocks 6:
hdl/library/axi_fan_control/axi_fan_control.v@141:151
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;
reg           up_rack = 'd0;
reg           up_resetn = 1'b1;
reg   [3:0]   up_irq_mask = 4'b1111;

Clone Blocks 7:
hdl/library/axi_fan_control/axi_fan_control.v@134:144
reg           tacho_meas_ack = 'h0;
reg           tacho_edge_det = 'h0;
reg   [31:0]  up_tacho_avg_sum = 'h0;

reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

Clone Blocks 8:
hdl/library/axi_fan_control/axi_fan_control.v@136:146
reg   [31:0]  up_tacho_avg_sum = 'h0;

reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;

Clone Blocks 9:
hdl/library/axi_fan_control/axi_fan_control.v@138:148
reg   [31:0]  counter_reg = 'h0;
reg   [31:0]  pwm_width = 'h0;
reg   [31:0]  pwm_width_req = 'h0;
reg           counter_overflow = 'h0;
reg           pwm_change_done = 1'b1;
reg           pulse_gen_load_config = 'h0;
reg           tacho_meas_int = 'h0;

reg   [31:0]  up_pwm_width = 'd0;
reg           up_wack = 'd0;
reg   [31:0]  up_rdata = 'd0;

