* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Oct 26 2020 19:37:28

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : ShiftRegisterInstance.dataZ0Z_0
T_3_2_wire_logic_cluster/lc_5/out
T_3_2_lc_trk_g2_5
T_3_2_wire_logic_cluster/lc_0/in_3

End 

Net : ShiftRegisterInstance.dataZ0Z_1
T_3_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_3/in_3

End 

Net : ShiftRegisterInstance.dataZ0Z_2
T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_4/in_3

End 

Net : ShiftRegisterInstance.dataZ0Z_3
T_2_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_wire_logic_cluster/lc_1/in_3

End 

Net : ShiftRegisterInstance.dataZ0Z_4
T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_7/in_3

End 

Net : ShiftRegisterInstance.dataZ0Z_5
T_2_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g2_7
T_2_2_wire_logic_cluster/lc_6/in_3

End 

Net : ShiftRegisterInstance.dataZ0Z_6
T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g3_6
T_2_2_wire_logic_cluster/lc_2/in_3

End 

Net : clk_sr_c_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_2_wire_logic_cluster/lc_3/clk

End 

Net : clk_sr_ibuf_gb_io_gb_input
T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_2_span4_vert_t_14
T_0_6_span4_vert_t_14
T_0_10_span4_vert_t_14
T_0_14_span4_vert_t_14
T_0_17_lc_trk_g1_6
T_0_17_wire_gbuf/in

End 

Net : data_in_c
T_3_0_wire_io_cluster/io_0/D_IN_0
T_3_0_span4_vert_24
T_3_2_lc_trk_g1_5
T_3_2_wire_logic_cluster/lc_5/in_3

End 

Net : data_out_c
T_2_2_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_33
T_0_3_span4_horz_26
T_0_3_lc_trk_g0_2
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : rst_c
T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_1_lc_trk_g0_2
T_3_1_wire_logic_cluster/lc_4/in_0

End 

Net : rst_c_i
T_3_1_wire_logic_cluster/lc_4/out
T_3_2_lc_trk_g0_4
T_3_2_wire_logic_cluster/lc_5/s_r

T_3_1_wire_logic_cluster/lc_4/out
T_3_2_lc_trk_g0_4
T_3_2_wire_logic_cluster/lc_5/s_r

T_3_1_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_40
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_5/s_r

T_3_1_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_40
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_5/s_r

T_3_1_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_40
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_5/s_r

T_3_1_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_40
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_5/s_r

T_3_1_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_40
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_5/s_r

T_3_1_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_40
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_5/s_r

End 

