vhdl work "half_adder.vhd"
vhdl work "full_adder.vhd"
vhdl work "B_input_logic.vhd"
vhdl work "One_stage_of_logic_circuit.vhd"
vhdl work "One_stage_of_Arithmetic_circuit.vhd"
vhdl work "One_stage_of_ALU.vhd"
vhdl work "One_stage_ALU_Testbench.vhd"
