--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 463306 paths analyzed, 44467 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.915ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk000001ec (SLICE_X64Y56.BX), 1008 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001ec (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk000001ec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y94.YQ      Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X52Y44.F2      net (fanout=511)      5.101   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X52Y44.X       Tilo                  0.195   tfm_inst/subfpb<4>22
                                                       tfm_inst/subfpb<4>22
    SLICE_X58Y45.G3      net (fanout=1)        0.724   tfm_inst/subfpb<4>22
    SLICE_X58Y45.Y       Tilo                  0.195   tfm_inst/inst_subfp/sig000002db
                                                       tfm_inst/subfpb<4>40_SW0
    SLICE_X58Y45.F3      net (fanout=1)        0.213   N4705
    SLICE_X58Y45.X       Tilo                  0.195   tfm_inst/inst_subfp/sig000002db
                                                       tfm_inst/subfpb<4>40
    SLICE_X64Y50.F2      net (fanout=2)        1.028   tfm_inst/subfpb<4>
    SLICE_X64Y50.COUT    Topcyf                0.576   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_vdd25<26>
                                                       tfm_inst/inst_subfp/blk0000039d
                                                       tfm_inst/inst_subfp/blk000001e7
                                                       tfm_inst/inst_subfp/blk000001e6
    SLICE_X64Y51.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003a4
    SLICE_X64Y51.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpb<20>
                                                       tfm_inst/inst_subfp/blk000001e5
                                                       tfm_inst/inst_subfp/blk000001e4
    SLICE_X64Y52.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003a6
    SLICE_X64Y52.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateVirCompensated/subfpa_internal<18>
                                                       tfm_inst/inst_subfp/blk000001e3
                                                       tfm_inst/inst_subfp/blk000001e2
    SLICE_X64Y53.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000398
    SLICE_X64Y53.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpb<22>
                                                       tfm_inst/inst_subfp/blk000001e1
                                                       tfm_inst/inst_subfp/blk000001e0
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000039a
    SLICE_X64Y54.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpa<5>
                                                       tfm_inst/inst_subfp/blk000001df
                                                       tfm_inst/inst_subfp/blk000001de
    SLICE_X64Y55.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000039c
    SLICE_X64Y55.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateVirCompensated/subfpa_internal<8>
                                                       tfm_inst/inst_subfp/blk000001dd
                                                       tfm_inst/inst_subfp/blk000001dc
    SLICE_X64Y56.BX      net (fanout=1)        0.624   tfm_inst/inst_subfp/sig0000039e
    SLICE_X64Y56.CLK     Tdick                 0.279   tfm_inst/inst_subfp/sig000003b8
                                                       tfm_inst/inst_subfp/blk000001ec
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (2.225ns logic, 7.690ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001ec (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.758ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk000001ec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y94.YQ      Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X58Y47.F3      net (fanout=511)      4.002   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X58Y47.X       Tilo                  0.195   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_kvdd<20>
                                                       tfm_inst/subfpa<4>11
    SLICE_X58Y50.F1      net (fanout=1)        0.750   tfm_inst/subfpa<4>11
    SLICE_X58Y50.X       Tilo                  0.195   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_kvdd<15>
                                                       tfm_inst/subfpa<4>19
    SLICE_X59Y56.G4      net (fanout=1)        0.506   tfm_inst/subfpa<4>19
    SLICE_X59Y56.Y       Tilo                  0.194   tfm_inst/inst_subfp/sig000002c4
                                                       tfm_inst/subfpa<4>40_SW0
    SLICE_X59Y56.F1      net (fanout=1)        0.550   tfm_inst/subfpa<4>40_SW0/O
    SLICE_X59Y56.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002c4
                                                       tfm_inst/subfpa<4>40
    SLICE_X64Y50.F3      net (fanout=2)        0.908   tfm_inst/subfpa<4>
    SLICE_X64Y50.COUT    Topcyf                0.576   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_vdd25<26>
                                                       tfm_inst/inst_subfp/blk0000039d
                                                       tfm_inst/inst_subfp/blk000001e7
                                                       tfm_inst/inst_subfp/blk000001e6
    SLICE_X64Y51.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003a4
    SLICE_X64Y51.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpb<20>
                                                       tfm_inst/inst_subfp/blk000001e5
                                                       tfm_inst/inst_subfp/blk000001e4
    SLICE_X64Y52.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003a6
    SLICE_X64Y52.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateVirCompensated/subfpa_internal<18>
                                                       tfm_inst/inst_subfp/blk000001e3
                                                       tfm_inst/inst_subfp/blk000001e2
    SLICE_X64Y53.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000398
    SLICE_X64Y53.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpb<22>
                                                       tfm_inst/inst_subfp/blk000001e1
                                                       tfm_inst/inst_subfp/blk000001e0
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000039a
    SLICE_X64Y54.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpa<5>
                                                       tfm_inst/inst_subfp/blk000001df
                                                       tfm_inst/inst_subfp/blk000001de
    SLICE_X64Y55.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000039c
    SLICE_X64Y55.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateVirCompensated/subfpa_internal<8>
                                                       tfm_inst/inst_subfp/blk000001dd
                                                       tfm_inst/inst_subfp/blk000001dc
    SLICE_X64Y56.BX      net (fanout=1)        0.624   tfm_inst/inst_subfp/sig0000039e
    SLICE_X64Y56.CLK     Tdick                 0.279   tfm_inst/inst_subfp/sig000003b8
                                                       tfm_inst/inst_subfp/blk000001ec
    -------------------------------------------------  ---------------------------
    Total                                      9.758ns (2.418ns logic, 7.340ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001ec (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.757ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk000001ec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y94.YQ      Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X58Y47.F3      net (fanout=511)      4.002   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X58Y47.X       Tilo                  0.195   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_kvdd<20>
                                                       tfm_inst/subfpa<4>11
    SLICE_X58Y50.F1      net (fanout=1)        0.750   tfm_inst/subfpa<4>11
    SLICE_X58Y50.X       Tilo                  0.195   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_kvdd<15>
                                                       tfm_inst/subfpa<4>19
    SLICE_X59Y56.G4      net (fanout=1)        0.506   tfm_inst/subfpa<4>19
    SLICE_X59Y56.Y       Tilo                  0.194   tfm_inst/inst_subfp/sig000002c4
                                                       tfm_inst/subfpa<4>40_SW0
    SLICE_X59Y56.F1      net (fanout=1)        0.550   tfm_inst/subfpa<4>40_SW0/O
    SLICE_X59Y56.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002c4
                                                       tfm_inst/subfpa<4>40
    SLICE_X64Y50.F3      net (fanout=2)        0.908   tfm_inst/subfpa<4>
    SLICE_X64Y50.COUT    Topcyf                0.575   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_vdd25<26>
                                                       tfm_inst/inst_subfp/blk000001e7
                                                       tfm_inst/inst_subfp/blk000001e6
    SLICE_X64Y51.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003a4
    SLICE_X64Y51.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpb<20>
                                                       tfm_inst/inst_subfp/blk000001e5
                                                       tfm_inst/inst_subfp/blk000001e4
    SLICE_X64Y52.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003a6
    SLICE_X64Y52.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateVirCompensated/subfpa_internal<18>
                                                       tfm_inst/inst_subfp/blk000001e3
                                                       tfm_inst/inst_subfp/blk000001e2
    SLICE_X64Y53.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig00000398
    SLICE_X64Y53.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpb<22>
                                                       tfm_inst/inst_subfp/blk000001e1
                                                       tfm_inst/inst_subfp/blk000001e0
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000039a
    SLICE_X64Y54.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/subfpa<5>
                                                       tfm_inst/inst_subfp/blk000001df
                                                       tfm_inst/inst_subfp/blk000001de
    SLICE_X64Y55.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig0000039c
    SLICE_X64Y55.COUT    Tbyp                  0.089   tfm_inst/inst_CalculateVirCompensated/subfpa_internal<8>
                                                       tfm_inst/inst_subfp/blk000001dd
                                                       tfm_inst/inst_subfp/blk000001dc
    SLICE_X64Y56.BX      net (fanout=1)        0.624   tfm_inst/inst_subfp/sig0000039e
    SLICE_X64Y56.CLK     Tdick                 0.279   tfm_inst/inst_subfp/sig000003b8
                                                       tfm_inst/inst_subfp/blk000001ec
    -------------------------------------------------  ---------------------------
    Total                                      9.757ns (2.417ns logic, 7.340ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000001ec (SLICE_X50Y114.BX), 1456 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001ec (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.575ns (Levels of Logic = 7)
  Clock Path Skew:      -0.188ns (1.829 - 2.017)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_addfp/blk000001ec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y126.YQ     Tcko                  0.360   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X65Y121.G1     net (fanout=553)      4.671   tfm_inst/CalculateTa_mux
    SLICE_X65Y121.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal<27>
                                                       tfm_inst/addfpa<9>0
    SLICE_X65Y121.F3     net (fanout=1)        0.399   tfm_inst/addfpa<9>0
    SLICE_X65Y121.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal<27>
                                                       tfm_inst/addfpa<9>8
    SLICE_X51Y118.F4     net (fanout=1)        1.106   tfm_inst/addfpa<9>8
    SLICE_X51Y118.X      Tilo                  0.194   tfm_inst/inst_addfp/sig000002c9
                                                       tfm_inst/addfpa<9>98
    SLICE_X50Y110.G2     net (fanout=2)        0.743   tfm_inst/addfpa<9>
    SLICE_X50Y110.COUT   Topcyg                0.561   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<14>
                                                       tfm_inst/inst_addfp/blk0000037e
                                                       tfm_inst/inst_addfp/blk000001e2
    SLICE_X50Y111.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000398
    SLICE_X50Y111.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/ktacpee_ft<8>
                                                       tfm_inst/inst_addfp/blk000001e1
                                                       tfm_inst/inst_addfp/blk000001e0
    SLICE_X50Y112.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039a
    SLICE_X50Y112.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<26>
                                                       tfm_inst/inst_addfp/blk000001df
                                                       tfm_inst/inst_addfp/blk000001de
    SLICE_X50Y113.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039c
    SLICE_X50Y113.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<9>
                                                       tfm_inst/inst_addfp/blk000001dd
                                                       tfm_inst/inst_addfp/blk000001dc
    SLICE_X50Y114.BX     net (fanout=1)        0.607   tfm_inst/inst_addfp/sig0000039e
    SLICE_X50Y114.CLK    Tdick                 0.279   tfm_inst/inst_addfp/sig000003b8
                                                       tfm_inst/inst_addfp/blk000001ec
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (2.049ns logic, 7.526ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001ec (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.188ns (1.829 - 2.017)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_addfp/blk000001ec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y126.YQ     Tcko                  0.360   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X66Y119.F3     net (fanout=553)      4.419   tfm_inst/CalculateTa_mux
    SLICE_X66Y119.X      Tilo                  0.195   tfm_inst/inst_calculateTa/addfpb<14>
                                                       tfm_inst/addfpa<9>8_SW0
    SLICE_X65Y121.F4     net (fanout=1)        0.509   N3591
    SLICE_X65Y121.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal<27>
                                                       tfm_inst/addfpa<9>8
    SLICE_X51Y118.F4     net (fanout=1)        1.106   tfm_inst/addfpa<9>8
    SLICE_X51Y118.X      Tilo                  0.194   tfm_inst/inst_addfp/sig000002c9
                                                       tfm_inst/addfpa<9>98
    SLICE_X50Y110.G2     net (fanout=2)        0.743   tfm_inst/addfpa<9>
    SLICE_X50Y110.COUT   Topcyg                0.561   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<14>
                                                       tfm_inst/inst_addfp/blk0000037e
                                                       tfm_inst/inst_addfp/blk000001e2
    SLICE_X50Y111.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000398
    SLICE_X50Y111.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/ktacpee_ft<8>
                                                       tfm_inst/inst_addfp/blk000001e1
                                                       tfm_inst/inst_addfp/blk000001e0
    SLICE_X50Y112.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039a
    SLICE_X50Y112.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<26>
                                                       tfm_inst/inst_addfp/blk000001df
                                                       tfm_inst/inst_addfp/blk000001de
    SLICE_X50Y113.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039c
    SLICE_X50Y113.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<9>
                                                       tfm_inst/inst_addfp/blk000001dd
                                                       tfm_inst/inst_addfp/blk000001dc
    SLICE_X50Y114.BX     net (fanout=1)        0.607   tfm_inst/inst_addfp/sig0000039e
    SLICE_X50Y114.CLK    Tdick                 0.279   tfm_inst/inst_addfp/sig000003b8
                                                       tfm_inst/inst_addfp/blk000001ec
    -------------------------------------------------  ---------------------------
    Total                                      9.434ns (2.050ns logic, 7.384ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001ec (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.383ns (Levels of Logic = 7)
  Clock Path Skew:      -0.188ns (1.829 - 2.017)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_addfp/blk000001ec
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y126.YQ     Tcko                  0.360   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X65Y121.G1     net (fanout=553)      4.671   tfm_inst/CalculateTa_mux
    SLICE_X65Y121.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal<27>
                                                       tfm_inst/addfpa<9>0
    SLICE_X65Y121.F3     net (fanout=1)        0.399   tfm_inst/addfpa<9>0
    SLICE_X65Y121.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal<27>
                                                       tfm_inst/addfpa<9>8
    SLICE_X51Y118.F4     net (fanout=1)        1.106   tfm_inst/addfpa<9>8
    SLICE_X51Y118.X      Tilo                  0.194   tfm_inst/inst_addfp/sig000002c9
                                                       tfm_inst/addfpa<9>98
    SLICE_X50Y110.G2     net (fanout=2)        0.743   tfm_inst/addfpa<9>
    SLICE_X50Y110.COUT   Topcyg                0.369   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<14>
                                                       tfm_inst/inst_addfp/blk000001e2
    SLICE_X50Y111.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000398
    SLICE_X50Y111.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/ktacpee_ft<8>
                                                       tfm_inst/inst_addfp/blk000001e1
                                                       tfm_inst/inst_addfp/blk000001e0
    SLICE_X50Y112.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039a
    SLICE_X50Y112.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<26>
                                                       tfm_inst/inst_addfp/blk000001df
                                                       tfm_inst/inst_addfp/blk000001de
    SLICE_X50Y113.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039c
    SLICE_X50Y113.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOsCPSP/kvcpee_ft<9>
                                                       tfm_inst/inst_addfp/blk000001dd
                                                       tfm_inst/inst_addfp/blk000001dc
    SLICE_X50Y114.BX     net (fanout=1)        0.607   tfm_inst/inst_addfp/sig0000039e
    SLICE_X50Y114.CLK    Tdick                 0.279   tfm_inst/inst_addfp/sig000003b8
                                                       tfm_inst/inst_addfp/blk000001ec
    -------------------------------------------------  ---------------------------
    Total                                      9.383ns (1.857ns logic, 7.526ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk0000057d.CE (SLICE_X76Y29.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_2 (FF)
  Destination:          tfm_inst/inst_subfp/blk0000057d.CE (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.746ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_2 to tfm_inst/inst_subfp/blk0000057d.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux2
                                                       tfm_inst/CalculateVirCompensated_mux_2
    SLICE_X26Y70.G3      net (fanout=4)        1.221   tfm_inst/CalculateVirCompensated_mux2
    SLICE_X26Y70.Y       Tilo                  0.195   tfm_inst/divfpr<22>
                                                       tfm_inst/subfpond11
    SLICE_X33Y71.F4      net (fanout=1)        0.798   tfm_inst/subfpce11
    SLICE_X33Y71.X       Tilo                  0.194   tfm_inst/inst_divfp/sig00000641
                                                       tfm_inst/subfpond19
    SLICE_X42Y68.G4      net (fanout=1)        0.810   tfm_inst/subfpce19
    SLICE_X42Y68.Y       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40_SW0
    SLICE_X43Y63.G2      net (fanout=2)        0.951   tfm_inst/subfpond40_SW0/O
    SLICE_X43Y63.Y       Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/subfpb_internal<4>
                                                       tfm_inst/subfpond40_1
    SLICE_X76Y29.SR      net (fanout=44)       4.461   tfm_inst/subfpond40
    SLICE_X76Y29.CLK     Tws                   0.387   tfm_inst/inst_subfp/sig000000d5
                                                       tfm_inst/inst_subfp/blk0000057d.CE
    -------------------------------------------------  ---------------------------
    Total                                      9.746ns (1.505ns logic, 8.241ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk0000057d.CE (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.720ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_subfp/blk0000057d.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X33Y71.G1      net (fanout=342)      1.472   tfm_inst/CalculateAlphaComp_mux
    SLICE_X33Y71.Y       Tilo                  0.194   tfm_inst/inst_divfp/sig00000641
                                                       tfm_inst/subfpond19_SW0
    SLICE_X33Y71.F2      net (fanout=1)        0.522   tfm_inst/subfpond19_SW0/O
    SLICE_X33Y71.X       Tilo                  0.194   tfm_inst/inst_divfp/sig00000641
                                                       tfm_inst/subfpond19
    SLICE_X42Y68.G4      net (fanout=1)        0.810   tfm_inst/subfpce19
    SLICE_X42Y68.Y       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40_SW0
    SLICE_X43Y63.G2      net (fanout=2)        0.951   tfm_inst/subfpond40_SW0/O
    SLICE_X43Y63.Y       Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/subfpb_internal<4>
                                                       tfm_inst/subfpond40_1
    SLICE_X76Y29.SR      net (fanout=44)       4.461   tfm_inst/subfpond40
    SLICE_X76Y29.CLK     Tws                   0.387   tfm_inst/inst_subfp/sig000000d5
                                                       tfm_inst/inst_subfp/blk0000057d.CE
    -------------------------------------------------  ---------------------------
    Total                                      9.720ns (1.504ns logic, 8.216ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux_2 (FF)
  Destination:          tfm_inst/inst_subfp/blk0000057d.CE (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.703ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (1.945 - 1.948)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux_2 to tfm_inst/inst_subfp/blk0000057d.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y110.YQ     Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_mux2
                                                       tfm_inst/CalculatePixOsCPSP_mux_2
    SLICE_X26Y70.G4      net (fanout=4)        1.178   tfm_inst/CalculatePixOsCPSP_mux2
    SLICE_X26Y70.Y       Tilo                  0.195   tfm_inst/divfpr<22>
                                                       tfm_inst/subfpond11
    SLICE_X33Y71.F4      net (fanout=1)        0.798   tfm_inst/subfpce11
    SLICE_X33Y71.X       Tilo                  0.194   tfm_inst/inst_divfp/sig00000641
                                                       tfm_inst/subfpond19
    SLICE_X42Y68.G4      net (fanout=1)        0.810   tfm_inst/subfpce19
    SLICE_X42Y68.Y       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40_SW0
    SLICE_X43Y63.G2      net (fanout=2)        0.951   tfm_inst/subfpond40_SW0/O
    SLICE_X43Y63.Y       Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/subfpb_internal<4>
                                                       tfm_inst/subfpond40_1
    SLICE_X76Y29.SR      net (fanout=44)       4.461   tfm_inst/subfpond40
    SLICE_X76Y29.CLK     Tws                   0.387   tfm_inst/inst_subfp/sig000000d5
                                                       tfm_inst/inst_subfp/blk0000057d.CE
    -------------------------------------------------  ---------------------------
    Total                                      9.703ns (1.505ns logic, 8.198ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y17.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_3 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.927 - 0.942)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_3 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y139.YQ     Tcko                  0.313   dualmem_addra<2>
                                                       dualmem_addra_3
    RAMB16_X7Y17.ADDRA7  net (fanout=2)        0.314   dualmem_addra<3>
    RAMB16_X7Y17.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.009ns logic, 0.314ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y17.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_5 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.927 - 0.939)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_5 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y141.YQ     Tcko                  0.313   dualmem_addra<5>
                                                       dualmem_addra_5
    RAMB16_X7Y17.ADDRA9  net (fanout=2)        0.356   dualmem_addra<5>
    RAMB16_X7Y17.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (-0.009ns logic, 0.356ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y17.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_8 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.927 - 0.935)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_8 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y143.YQ     Tcko                  0.331   dualmem_addra<8>
                                                       dualmem_addra_8
    RAMB16_X7Y17.ADDRA12 net (fanout=2)        0.356   dualmem_addra<8>
    RAMB16_X7Y17.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.009ns logic, 0.356ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y18.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y17.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 463306 paths, 0 nets, and 80158 connections

Design statistics:
   Minimum period:   9.915ns{1}   (Maximum frequency: 100.857MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 21 15:24:32 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 758 MB



