{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "vlsi"}, {"score": 0.004634799977448855, "phrase": "greedy-based_distributed_routing_schemes"}, {"score": 0.004133627071344356, "phrase": "vlsi_implementation"}, {"score": 0.00378145978325955, "phrase": "new_greedy_algorithm"}, {"score": 0.003459191419478298, "phrase": "ad_hoc_wireless_network_applications"}, {"score": 0.0030847461428168614, "phrase": "embedded_and_real-time_architectures"}, {"score": 0.0026140878612307536, "phrase": "probability_distribution"}, {"score": 0.0024842242921857705, "phrase": "greedy_choice"}, {"score": 0.0021049977753042253, "phrase": "minimal_computational_hardware"}], "paper_keywords": ["ad hoc wireless network", " greedy algorithm", " minimum set cover", " FPGA implementation"], "paper_abstract": "We describe a VLSI implementation based on a FPGA of a new greedy algorithm for approximating minimum set covering in ad hoc wireless network applications. The implementation makes the algorithm suitable for embedded and real-time architectures. The algorithm, while not randomized, is based on a probability distribution that leads the greedy choice. The algorithm has been specifically tailored to run on platforms with minimal computational hardware.", "paper_title": "VLSI implementation of greedy-based distributed routing schemes for ad hoc networks", "paper_id": "WOS:000245852900006"}