NDS Database:  version P.68d

NDS_INFO | xc9500 | 957284 | XC9572-7-PC84

DEVICE | 9572 | 957284 | 

NETWORK | Main_Code | 0 | 0 | 201342983

INPUT_INSTANCE | 0 | 0 | NULL | ADDR_3_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ADDR<3> | 3480 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | ADDR_2_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ADDR<2> | 3481 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | ADDR_1_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ADDR<1> | 3482 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | ADDR_0_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ADDR<0> | 3483 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | CPU_L_Data_Ready_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPU_L_Data_Ready | 3484 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | CPU_H_Data_Ready_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPU_H_Data_Ready | 3485 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | LED_3_OBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPU_Add_Valid | 3486 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | DUART_Data_ACK_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DUART_Data_ACK | 3487 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DUART_Data_ACK_IBUF | 3403 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Data_ACK_IBUF | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | CPU_Clock_OBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPLD_CLK | 3488 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPU_Clock_OBUF | 3404 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK

INPUT_INSTANCE | 0 | 0 | NULL | LED_0_OBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPU_Read_Write | 3489 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | DUART_Read_Write_OBUF | Main_Code_COPY_0_COPY_0 | 2222986240 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Read_Write_OBUF.FBK | 3671 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DUART_Read_Write_OBUF$Q | 3406 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DUART_Read_Write_OBUF | 3407 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | DUART_Read_Write_OBUF.FBK | 3671 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | DUART_Read_Write_OBUF.SI | DUART_Read_Write_OBUF | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Read_Write_OBUF.FBK | 3671 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DUART_Read_Write_OBUF.D1 | 3492 | ? | 0 | 4096 | DUART_Read_Write_OBUF | NULL | NULL | DUART_Read_Write_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DUART_Read_Write_OBUF.D2 | 3493 | ? | 0 | 4096 | DUART_Read_Write_OBUF | NULL | NULL | DUART_Read_Write_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 8 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF | IV_FALSE | DUART_Read_Write_OBUF.FBK
SPPTERM | 8 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_FALSE | LED_0_OBUF | IV_TRUE | DUART_Read_Write_OBUF.FBK
SPPTERM | 8 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF | IV_FALSE | DUART_Read_Write_OBUF.FBK
SPPTERM | 8 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_FALSE | LED_0_OBUF | IV_TRUE | DUART_Read_Write_OBUF.FBK

SRFF_INSTANCE | DUART_Read_Write_OBUF.REG | DUART_Read_Write_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DUART_Read_Write_OBUF.D | 3491 | ? | 0 | 0 | DUART_Read_Write_OBUF | NULL | NULL | DUART_Read_Write_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DUART_Read_Write_OBUF.Q | 3494 | ? | 0 | 0 | DUART_Read_Write_OBUF | NULL | NULL | DUART_Read_Write_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | LED_1_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 9 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_1_OBUF$Q | 3408 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF.Q | LED_1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LED_1_OBUF.UIM | 3691 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF.Q | LED_1_OBUF | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | LED_1_OBUF.EXP | 3668 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF.EXP | LED_1_OBUF | 4 | 0 | MC_EXPORT

SIGNAL_INSTANCE | LED_1_OBUF.SI | LED_1_OBUF | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_1_OBUF.D1 | 3496 | ? | 0 | 4096 | LED_1_OBUF | NULL | NULL | LED_1_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_1_OBUF.D2 | 3497 | ? | 0 | 4096 | LED_1_OBUF | NULL | NULL | LED_1_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF
SPPTERM | 6 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | LED_1_OBUF.EXP | 3667 | ? | 0 | 0 | LED_1_OBUF | NULL | NULL | LED_1_OBUF.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_FALSE | ADDR_1_IBUF | IV_FALSE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | LED_1_OBUF.REG | LED_1_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_1_OBUF.D | 3495 | ? | 0 | 0 | LED_1_OBUF | NULL | NULL | LED_1_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_1_OBUF.Q | 3498 | ? | 0 | 0 | LED_1_OBUF | NULL | NULL | LED_1_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | LED_2_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Data_ACK_IBUF | 3403 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Data_ACK_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_1_OBUF.EXP | 3668 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF.EXP | LED_1_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_2_OBUF$Q | 3409 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_2_OBUF.Q | LED_2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LED_2_OBUF.UIM | 3692 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_2_OBUF.Q | LED_2_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | LED_2_OBUF.SI | LED_2_OBUF | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Data_ACK_IBUF | 3403 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Data_ACK_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_1_OBUF.EXP | 3668 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF.EXP | LED_1_OBUF | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_2_OBUF.D1 | 3500 | ? | 0 | 4096 | LED_2_OBUF | NULL | NULL | LED_2_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_2_OBUF.D2 | 3501 | ? | 0 | 4096 | LED_2_OBUF | NULL | NULL | LED_2_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | LED_1_OBUF.EXP
SPPTERM | 6 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF
SPPTERM | 6 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_FALSE | DUART_Data_ACK_IBUF
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_FALSE | DUART_Data_ACK_IBUF
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_FALSE | ADDR_1_IBUF | IV_FALSE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | LED_2_OBUF.REG | LED_2_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_2_OBUF.D | 3499 | ? | 0 | 0 | LED_2_OBUF | NULL | NULL | LED_2_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_2_OBUF.Q | 3502 | ? | 0 | 0 | LED_2_OBUF | NULL | NULL | LED_2_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ROM_H_Output_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ROM_H_Output_OBUF$Q | 3410 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF.Q | ROM_H_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_H_Output_OBUF.UIM | 3693 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF.Q | ROM_H_Output_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_H_Output_OBUF.SI | ROM_H_Output_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_H_Output_OBUF.D1 | 3504 | ? | 0 | 4096 | ROM_H_Output_OBUF | NULL | NULL | ROM_H_Output_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_H_Output_OBUF.D2 | 3505 | ? | 0 | 4096 | ROM_H_Output_OBUF | NULL | NULL | ROM_H_Output_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_FALSE | ADDR_1_IBUF | IV_FALSE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | ROM_H_Output_OBUF.REG | ROM_H_Output_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_H_Output_OBUF.D | 3503 | ? | 0 | 0 | ROM_H_Output_OBUF | NULL | NULL | ROM_H_Output_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_H_Output_OBUF.Q | 3506 | ? | 0 | 0 | ROM_H_Output_OBUF | NULL | NULL | ROM_H_Output_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ROM_L_Output_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ROM_L_Output_OBUF$Q | 3411 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF.Q | ROM_L_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_L_Output_OBUF.UIM | 3694 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF.Q | ROM_L_Output_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_L_Output_OBUF.SI | ROM_L_Output_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_L_Output_OBUF.D1 | 3508 | ? | 0 | 4096 | ROM_L_Output_OBUF | NULL | NULL | ROM_L_Output_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_L_Output_OBUF.D2 | 3509 | ? | 0 | 4096 | ROM_L_Output_OBUF | NULL | NULL | ROM_L_Output_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_FALSE | ADDR_1_IBUF | IV_FALSE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | ROM_L_Output_OBUF.REG | ROM_L_Output_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_L_Output_OBUF.D | 3507 | ? | 0 | 0 | ROM_L_Output_OBUF | NULL | NULL | ROM_L_Output_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_L_Output_OBUF.Q | 3510 | ? | 0 | 0 | ROM_L_Output_OBUF | NULL | NULL | ROM_L_Output_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldHigh+Tff+OptxMapped+ClkInv | I_Count2<0> | Main_Code_COPY_0_COPY_0 | 2222985728 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count2<0> | 3413 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count2<0>.SI | I_Count2<0> | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count2<0>.D1 | 3512 | ? | 0 | 4096 | I_Count2<0> | NULL | NULL | I_Count2<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count2<0>.D2 | 3513 | ? | 0 | 4096 | I_Count2<0> | NULL | NULL | I_Count2<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_FALSE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK
SPPTERM | 14 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count1<12>.FBK | IV_FALSE | I_Count2<3>.FBK
SPPTERM | 14 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count1<12>.FBK | IV_FALSE | I_Count2<4>.FBK
SPPTERM | 14 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<1>.FBK
SPPTERM | 14 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<2>.FBK

SRFF_INSTANCE | I_Count2<0>.REG | I_Count2<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count2<0>.D | 3511 | ? | 0 | 0 | I_Count2<0> | NULL | NULL | I_Count2<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count2<0>.Q | 3514 | ? | 0 | 0 | I_Count2<0> | NULL | NULL | I_Count2<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count2<1> | Main_Code_COPY_0_COPY_0 | 2222986240 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count2<1> | 3414 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count2<1>.SI | I_Count2<1> | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count2<1>.D1 | 3516 | ? | 0 | 4096 | I_Count2<1> | NULL | NULL | I_Count2<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count2<1>.D2 | 3517 | ? | 0 | 4096 | I_Count2<1> | NULL | NULL | I_Count2<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_FALSE | I_Count2<3>.FBK
SPPTERM | 15 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_FALSE | I_Count2<4>.FBK
SPPTERM | 15 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<1>.FBK
SPPTERM | 15 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<2>.FBK

SRFF_INSTANCE | I_Count2<1>.REG | I_Count2<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count2<1>.D | 3515 | ? | 0 | 0 | I_Count2<1> | NULL | NULL | I_Count2<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count2<1>.Q | 3518 | ? | 0 | 0 | I_Count2<1> | NULL | NULL | I_Count2<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count2<2> | Main_Code_COPY_0_COPY_0 | 2222986240 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count2<2> | 3415 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count2<2>.SI | I_Count2<2> | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count2<2>.D1 | 3520 | ? | 0 | 4096 | I_Count2<2> | NULL | NULL | I_Count2<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count2<2>.D2 | 3521 | ? | 0 | 4096 | I_Count2<2> | NULL | NULL | I_Count2<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<1>.FBK

SRFF_INSTANCE | I_Count2<2>.REG | I_Count2<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count2<2>.D | 3519 | ? | 0 | 0 | I_Count2<2> | NULL | NULL | I_Count2<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count2<2>.Q | 3522 | ? | 0 | 0 | I_Count2<2> | NULL | NULL | I_Count2<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count2<3> | Main_Code_COPY_0_COPY_0 | 2222986240 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count2<3> | 3416 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count2<3>.SI | I_Count2<3> | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count2<3>.D1 | 3524 | ? | 0 | 4096 | I_Count2<3> | NULL | NULL | I_Count2<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count2<3>.D2 | 3525 | ? | 0 | 4096 | I_Count2<3> | NULL | NULL | I_Count2<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<1>.FBK | IV_TRUE | I_Count2<2>.FBK
SPPTERM | 18 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<3>.FBK | IV_TRUE | I_Count2<4>.FBK | IV_FALSE | I_Count2<1>.FBK | IV_FALSE | I_Count2<2>.FBK

SRFF_INSTANCE | I_Count2<3>.REG | I_Count2<3> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count2<3>.D | 3523 | ? | 0 | 0 | I_Count2<3> | NULL | NULL | I_Count2<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count2<3>.Q | 3526 | ? | 0 | 0 | I_Count2<3> | NULL | NULL | I_Count2<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldHigh+Tff+OptxMapped+ClkInv | I_Count1<0> | Main_Code_COPY_0_COPY_0 | 2222985728 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<0>.SI | I_Count1<0> | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<0>.D1 | 3528 | ? | 0 | 4096 | I_Count1<0> | NULL | NULL | I_Count1<0>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<0>.D2 | 3529 | ? | 0 | 4096 | I_Count1<0> | NULL | NULL | I_Count1<0>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC

SRFF_INSTANCE | I_Count1<0>.REG | I_Count1<0> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<0>.D | 3527 | ? | 0 | 0 | I_Count1<0> | NULL | NULL | I_Count1<0>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<0>.Q | 3530 | ? | 0 | 0 | I_Count1<0> | NULL | NULL | I_Count1<0>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count2<4> | Main_Code_COPY_0_COPY_0 | 2222986240 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count2<4> | 3418 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count2<4>.SI | I_Count2<4> | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count2<4>.D1 | 3532 | ? | 0 | 4096 | I_Count2<4> | NULL | NULL | I_Count2<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count2<4>.D2 | 3533 | ? | 0 | 4096 | I_Count2<4> | NULL | NULL | I_Count2<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 17 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<3>.FBK | IV_TRUE | I_Count2<1>.FBK | IV_TRUE | I_Count2<2>.FBK
SPPTERM | 18 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<3>.FBK | IV_TRUE | I_Count2<4>.FBK | IV_FALSE | I_Count2<1>.FBK | IV_FALSE | I_Count2<2>.FBK

SRFF_INSTANCE | I_Count2<4>.REG | I_Count2<4> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count2<4>.D | 3531 | ? | 0 | 0 | I_Count2<4> | NULL | NULL | I_Count2<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count2<4>.Q | 3534 | ? | 0 | 0 | I_Count2<4> | NULL | NULL | I_Count2<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<10> | Main_Code_COPY_0_COPY_0 | 2222986240 | 18 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 0 | MC_EXPORT
NODE | I_Count1<10>.EXP | 3670 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.EXP | I_Count1<10> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<10>.SI | I_Count1<10> | 0 | 17 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<10>.D1 | 3536 | ? | 0 | 4096 | I_Count1<10> | NULL | NULL | I_Count1<10>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<10>.D2 | 3537 | ? | 0 | 4096 | I_Count1<10> | NULL | NULL | I_Count1<10>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 10 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_TRUE | I_Count1<9>.FBK
OUTPUT_NODE_TYPE | 7 | 9 | MC_SI_EXPORT
SIGNAL | NODE | I_Count1<10>.EXP | 3669 | ? | 0 | 0 | I_Count1<10> | NULL | NULL | I_Count1<10>.SI | 7 | 9 | MC_SI_EXPORT
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_FALSE | ADDR_1_IBUF | IV_FALSE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | I_Count1<10>.REG | I_Count1<10> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<10>.D | 3535 | ? | 0 | 0 | I_Count1<10> | NULL | NULL | I_Count1<10>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<10>.Q | 3538 | ? | 0 | 0 | I_Count1<10> | NULL | NULL | I_Count1<10>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<11> | Main_Code_COPY_0_COPY_0 | 2222986240 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<11>.SI | I_Count1<11> | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<11>.D1 | 3540 | ? | 0 | 4096 | I_Count1<11> | NULL | NULL | I_Count1<11>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<11>.D2 | 3541 | ? | 0 | 4096 | I_Count1<11> | NULL | NULL | I_Count1<11>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_TRUE | I_Count1<9>.FBK | IV_TRUE | I_Count1<10>.FBK

SRFF_INSTANCE | I_Count1<11>.REG | I_Count1<11> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<11>.D | 3539 | ? | 0 | 0 | I_Count1<11> | NULL | NULL | I_Count1<11>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<11>.Q | 3542 | ? | 0 | 0 | I_Count1<11> | NULL | NULL | I_Count1<11>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<1> | Main_Code_COPY_0_COPY_0 | 2222986240 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<1>.SI | I_Count1<1> | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<1>.D1 | 3544 | ? | 0 | 0 | I_Count1<1> | NULL | NULL | I_Count1<1>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<1>.D2 | 3545 | ? | 0 | 4096 | I_Count1<1> | NULL | NULL | I_Count1<1>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | I_Count1<0>.FBK

SRFF_INSTANCE | I_Count1<1>.REG | I_Count1<1> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<1>.D | 3543 | ? | 0 | 0 | I_Count1<1> | NULL | NULL | I_Count1<1>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<1>.Q | 3546 | ? | 0 | 0 | I_Count1<1> | NULL | NULL | I_Count1<1>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<2> | Main_Code_COPY_0_COPY_0 | 2222986240 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<2>.SI | I_Count1<2> | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<2>.D1 | 3548 | ? | 0 | 4096 | I_Count1<2> | NULL | NULL | I_Count1<2>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<2>.D2 | 3549 | ? | 0 | 4096 | I_Count1<2> | NULL | NULL | I_Count1<2>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK
SPPTERM | 13 | IV_TRUE | I_Count1<12> | IV_FALSE | I_Count1<0>.FBK | IV_FALSE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_FALSE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_FALSE | I_Count1<5>.FBK | IV_FALSE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_FALSE | I_Count1<9>.FBK | IV_FALSE | I_Count1<10>.FBK | IV_FALSE | I_Count1<11>.FBK

SRFF_INSTANCE | I_Count1<2>.REG | I_Count1<2> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<2>.D | 3547 | ? | 0 | 0 | I_Count1<2> | NULL | NULL | I_Count1<2>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<2>.Q | 3550 | ? | 0 | 0 | I_Count1<2> | NULL | NULL | I_Count1<2>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<3> | Main_Code_COPY_0_COPY_0 | 2222986240 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<3>.SI | I_Count1<3> | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<3>.D1 | 3552 | ? | 0 | 4096 | I_Count1<3> | NULL | NULL | I_Count1<3>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<3>.D2 | 3553 | ? | 0 | 4096 | I_Count1<3> | NULL | NULL | I_Count1<3>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK

SRFF_INSTANCE | I_Count1<3>.REG | I_Count1<3> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<3>.D | 3551 | ? | 0 | 0 | I_Count1<3> | NULL | NULL | I_Count1<3>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<3>.Q | 3554 | ? | 0 | 0 | I_Count1<3> | NULL | NULL | I_Count1<3>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<4> | Main_Code_COPY_0_COPY_0 | 2222986240 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<4>.SI | I_Count1<4> | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<4>.D1 | 3556 | ? | 0 | 4096 | I_Count1<4> | NULL | NULL | I_Count1<4>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<4>.D2 | 3557 | ? | 0 | 4096 | I_Count1<4> | NULL | NULL | I_Count1<4>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK
SPPTERM | 13 | IV_TRUE | I_Count1<12> | IV_FALSE | I_Count1<0>.FBK | IV_FALSE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_FALSE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_FALSE | I_Count1<5>.FBK | IV_FALSE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_FALSE | I_Count1<9>.FBK | IV_FALSE | I_Count1<10>.FBK | IV_FALSE | I_Count1<11>.FBK

SRFF_INSTANCE | I_Count1<4>.REG | I_Count1<4> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<4>.D | 3555 | ? | 0 | 0 | I_Count1<4> | NULL | NULL | I_Count1<4>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<4>.Q | 3558 | ? | 0 | 0 | I_Count1<4> | NULL | NULL | I_Count1<4>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<5> | Main_Code_COPY_0_COPY_0 | 2222986240 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<5>.SI | I_Count1<5> | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<5>.D1 | 3560 | ? | 0 | 4096 | I_Count1<5> | NULL | NULL | I_Count1<5>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<5>.D2 | 3561 | ? | 0 | 4096 | I_Count1<5> | NULL | NULL | I_Count1<5>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK

SRFF_INSTANCE | I_Count1<5>.REG | I_Count1<5> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<5>.D | 3559 | ? | 0 | 0 | I_Count1<5> | NULL | NULL | I_Count1<5>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<5>.Q | 3562 | ? | 0 | 0 | I_Count1<5> | NULL | NULL | I_Count1<5>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<6> | Main_Code_COPY_0_COPY_0 | 2222986240 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<6>.SI | I_Count1<6> | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<6>.D1 | 3564 | ? | 0 | 4096 | I_Count1<6> | NULL | NULL | I_Count1<6>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<6>.D2 | 3565 | ? | 0 | 4096 | I_Count1<6> | NULL | NULL | I_Count1<6>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK

SRFF_INSTANCE | I_Count1<6>.REG | I_Count1<6> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<6>.D | 3563 | ? | 0 | 0 | I_Count1<6> | NULL | NULL | I_Count1<6>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<6>.Q | 3566 | ? | 0 | 0 | I_Count1<6> | NULL | NULL | I_Count1<6>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<7> | Main_Code_COPY_0_COPY_0 | 2222986240 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<7>.SI | I_Count1<7> | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<7>.D1 | 3568 | ? | 0 | 4096 | I_Count1<7> | NULL | NULL | I_Count1<7>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<7>.D2 | 3569 | ? | 0 | 4096 | I_Count1<7> | NULL | NULL | I_Count1<7>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK
SPPTERM | 13 | IV_TRUE | I_Count1<12> | IV_FALSE | I_Count1<0>.FBK | IV_FALSE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_FALSE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_FALSE | I_Count1<5>.FBK | IV_FALSE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_FALSE | I_Count1<9>.FBK | IV_FALSE | I_Count1<10>.FBK | IV_FALSE | I_Count1<11>.FBK

SRFF_INSTANCE | I_Count1<7>.REG | I_Count1<7> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<7>.D | 3567 | ? | 0 | 0 | I_Count1<7> | NULL | NULL | I_Count1<7>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<7>.Q | 3570 | ? | 0 | 0 | I_Count1<7> | NULL | NULL | I_Count1<7>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<8> | Main_Code_COPY_0_COPY_0 | 2222986240 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<8>.SI | I_Count1<8> | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.FBK | 3688 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11>.FBK | 3689 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<8>.D1 | 3572 | ? | 0 | 4096 | I_Count1<8> | NULL | NULL | I_Count1<8>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<8>.D2 | 3573 | ? | 0 | 4096 | I_Count1<8> | NULL | NULL | I_Count1<8>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 8 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK
SPPTERM | 13 | IV_TRUE | I_Count1<12> | IV_FALSE | I_Count1<0>.FBK | IV_FALSE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_FALSE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_FALSE | I_Count1<5>.FBK | IV_FALSE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK | IV_FALSE | I_Count1<9>.FBK | IV_FALSE | I_Count1<10>.FBK | IV_FALSE | I_Count1<11>.FBK

SRFF_INSTANCE | I_Count1<8>.REG | I_Count1<8> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<8>.D | 3571 | ? | 0 | 0 | I_Count1<8> | NULL | NULL | I_Count1<8>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<8>.Q | 3574 | ? | 0 | 0 | I_Count1<8> | NULL | NULL | I_Count1<8>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<9> | Main_Code_COPY_0_COPY_0 | 2222986240 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<9>.FBK | 3687 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<9>.SI | I_Count1<9> | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1>.FBK | 3679 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2>.FBK | 3680 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3>.FBK | 3681 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4>.FBK | 3682 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5>.FBK | 3683 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6>.FBK | 3684 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7>.FBK | 3685 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8>.FBK | 3686 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0>.FBK | 3678 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<9>.D1 | 3576 | ? | 0 | 4096 | I_Count1<9> | NULL | NULL | I_Count1<9>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<9>.D2 | 3577 | ? | 0 | 4096 | I_Count1<9> | NULL | NULL | I_Count1<9>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | I_Count1<0>.FBK | IV_TRUE | I_Count1<1>.FBK | IV_TRUE | I_Count1<2>.FBK | IV_TRUE | I_Count1<3>.FBK | IV_TRUE | I_Count1<4>.FBK | IV_TRUE | I_Count1<5>.FBK | IV_TRUE | I_Count1<6>.FBK | IV_TRUE | I_Count1<7>.FBK | IV_TRUE | I_Count1<8>.FBK

SRFF_INSTANCE | I_Count1<9>.REG | I_Count1<9> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<9>.D | 3575 | ? | 0 | 0 | I_Count1<9> | NULL | NULL | I_Count1<9>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<9>.Q | 3578 | ? | 0 | 0 | I_Count1<9> | NULL | NULL | I_Count1<9>.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff+OptxMapped+ClkInv | I_Count1<12> | Main_Code_COPY_0_COPY_0 | 2222986240 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Count1<12> | 3430 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | I_Count1<12>.SI | I_Count1<12> | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | I_Count1<12>.D1 | 3580 | ? | 0 | 4096 | I_Count1<12> | NULL | NULL | I_Count1<12>.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | I_Count1<12>.D2 | 3581 | ? | 0 | 4096 | I_Count1<12> | NULL | NULL | I_Count1<12>.SI | 2 | 9 | MC_SI_D2
SPPTERM | 12 | IV_TRUE | I_Count1<0> | IV_TRUE | I_Count1<10> | IV_TRUE | I_Count1<11> | IV_TRUE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_TRUE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_TRUE | I_Count1<5> | IV_TRUE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_TRUE | I_Count1<9>
SPPTERM | 13 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | I_Count1<12>.FBK

SRFF_INSTANCE | I_Count1<12>.REG | I_Count1<12> | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | I_Count1<12>.D | 3579 | ? | 0 | 0 | I_Count1<12> | NULL | NULL | I_Count1<12>.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | I_Count1<12>.Q | 3582 | ? | 0 | 0 | I_Count1<12> | NULL | NULL | I_Count1<12>.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | CPLD_Button_IBUF | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CPLD_Button | 3490 | PI | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | CPLD_Button_IBUF | 3431 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_Button_IBUF | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_H_Enable_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_H_Enable_OBUF | 3432 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Enable_OBUF.Q | RAM_H_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_H_Enable_OBUF.UIM | 3695 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Enable_OBUF.Q | RAM_H_Enable_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_H_Enable_OBUF.SI | RAM_H_Enable_OBUF | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_H_Enable_OBUF.D1 | 3584 | ? | 0 | 4096 | RAM_H_Enable_OBUF | NULL | NULL | RAM_H_Enable_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_H_Enable_OBUF.D2 | 3585 | ? | 0 | 4096 | RAM_H_Enable_OBUF | NULL | NULL | RAM_H_Enable_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF

SRFF_INSTANCE | RAM_H_Enable_OBUF.REG | RAM_H_Enable_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_H_Enable_OBUF.D | 3583 | ? | 0 | 0 | RAM_H_Enable_OBUF | NULL | NULL | RAM_H_Enable_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_H_Enable_OBUF.Q | 3586 | ? | 0 | 0 | RAM_H_Enable_OBUF | NULL | NULL | RAM_H_Enable_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_H_Input_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_H_Input_OBUF | 3433 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Input_OBUF.Q | RAM_H_Input_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_H_Input_OBUF.UIM | 3696 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Input_OBUF.Q | RAM_H_Input_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_H_Input_OBUF.SI | RAM_H_Input_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_H_Input_OBUF.D1 | 3588 | ? | 0 | 4096 | RAM_H_Input_OBUF | NULL | NULL | RAM_H_Input_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_H_Input_OBUF.D2 | 3589 | ? | 0 | 4096 | RAM_H_Input_OBUF | NULL | NULL | RAM_H_Input_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_FALSE | LED_0_OBUF

SRFF_INSTANCE | RAM_H_Input_OBUF.REG | RAM_H_Input_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_H_Input_OBUF.D | 3587 | ? | 0 | 0 | RAM_H_Input_OBUF | NULL | NULL | RAM_H_Input_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_H_Input_OBUF.Q | 3590 | ? | 0 | 0 | RAM_H_Input_OBUF | NULL | NULL | RAM_H_Input_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_H_Output_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_H_Output_OBUF | 3434 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Output_OBUF.Q | RAM_H_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_H_Output_OBUF.UIM | 3697 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Output_OBUF.Q | RAM_H_Output_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_H_Output_OBUF.SI | RAM_H_Output_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_H_Output_OBUF.D1 | 3592 | ? | 0 | 4096 | RAM_H_Output_OBUF | NULL | NULL | RAM_H_Output_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_H_Output_OBUF.D2 | 3593 | ? | 0 | 4096 | RAM_H_Output_OBUF | NULL | NULL | RAM_H_Output_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | RAM_H_Output_OBUF.REG | RAM_H_Output_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_H_Output_OBUF.D | 3591 | ? | 0 | 0 | RAM_H_Output_OBUF | NULL | NULL | RAM_H_Output_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_H_Output_OBUF.Q | 3594 | ? | 0 | 0 | RAM_H_Output_OBUF | NULL | NULL | RAM_H_Output_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_L_Enable_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_L_Enable_OBUF | 3435 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Enable_OBUF.Q | RAM_L_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_L_Enable_OBUF.UIM | 3698 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Enable_OBUF.Q | RAM_L_Enable_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_L_Enable_OBUF.SI | RAM_L_Enable_OBUF | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_L_Enable_OBUF.D1 | 3596 | ? | 0 | 4096 | RAM_L_Enable_OBUF | NULL | NULL | RAM_L_Enable_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_L_Enable_OBUF.D2 | 3597 | ? | 0 | 4096 | RAM_L_Enable_OBUF | NULL | NULL | RAM_L_Enable_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF

SRFF_INSTANCE | RAM_L_Enable_OBUF.REG | RAM_L_Enable_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_L_Enable_OBUF.D | 3595 | ? | 0 | 0 | RAM_L_Enable_OBUF | NULL | NULL | RAM_L_Enable_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_L_Enable_OBUF.Q | 3598 | ? | 0 | 0 | RAM_L_Enable_OBUF | NULL | NULL | RAM_L_Enable_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_L_Input_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_L_Input_OBUF | 3436 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Input_OBUF.Q | RAM_L_Input_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_L_Input_OBUF.UIM | 3699 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Input_OBUF.Q | RAM_L_Input_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_L_Input_OBUF.SI | RAM_L_Input_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_L_Input_OBUF.D1 | 3600 | ? | 0 | 4096 | RAM_L_Input_OBUF | NULL | NULL | RAM_L_Input_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_L_Input_OBUF.D2 | 3601 | ? | 0 | 4096 | RAM_L_Input_OBUF | NULL | NULL | RAM_L_Input_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_FALSE | LED_0_OBUF

SRFF_INSTANCE | RAM_L_Input_OBUF.REG | RAM_L_Input_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_L_Input_OBUF.D | 3599 | ? | 0 | 0 | RAM_L_Input_OBUF | NULL | NULL | RAM_L_Input_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_L_Input_OBUF.Q | 3602 | ? | 0 | 0 | RAM_L_Input_OBUF | NULL | NULL | RAM_L_Input_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | RAM_L_Output_OBUF | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | RAM_L_Output_OBUF | 3437 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Output_OBUF.Q | RAM_L_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | RAM_L_Output_OBUF.UIM | 3700 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Output_OBUF.Q | RAM_L_Output_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | RAM_L_Output_OBUF.SI | RAM_L_Output_OBUF | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | RAM_L_Output_OBUF.D1 | 3604 | ? | 0 | 4096 | RAM_L_Output_OBUF | NULL | NULL | RAM_L_Output_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | RAM_L_Output_OBUF.D2 | 3605 | ? | 0 | 4096 | RAM_L_Output_OBUF | NULL | NULL | RAM_L_Output_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | RAM_L_Output_OBUF.REG | RAM_L_Output_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RAM_L_Output_OBUF.D | 3603 | ? | 0 | 0 | RAM_L_Output_OBUF | NULL | NULL | RAM_L_Output_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | RAM_L_Output_OBUF.Q | 3606 | ? | 0 | 0 | RAM_L_Output_OBUF | NULL | NULL | RAM_L_Output_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | FbkInv+PinTrst+Merge+OptxMapped | N0 | Main_Code_COPY_0_COPY_0 | 2155923456 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Reset_PIN_BUF_ | 3702 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | Pfbk_Created_DUART_Reset | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | N0$Q | 3438 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | N0.Q | N0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | N0$OE | 3439 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | N0.BUFOE.OUT | N0 | 2 | 0 | MC_OE

SIGNAL_INSTANCE | N0.SI | N0 | 0 | 1 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Reset_PIN_BUF_ | 3702 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | Pfbk_Created_DUART_Reset | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N0.D1 | 3608 | ? | 0 | 4096 | N0 | NULL | NULL | N0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N0.D2 | 3609 | ? | 0 | 4096 | N0 | NULL | NULL | N0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | N0.TRST | 3611 | ? | 0 | 4096 | N0 | NULL | NULL | N0.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | DUART_Reset_PIN_BUF_

SRFF_INSTANCE | N0.REG | N0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N0.D | 3607 | ? | 0 | 0 | N0 | NULL | NULL | N0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N0.Q | 3612 | ? | 0 | 0 | N0 | NULL | NULL | N0.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | N0.BUFOE | N0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | N0.TRST | 3611 | ? | 0 | 4096 | N0 | NULL | NULL | N0.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | DUART_Reset_PIN_BUF_
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | N0.BUFOE.OUT | 3610 | ? | 0 | 0 | N0 | NULL | NULL | N0.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | PinTrst+OptxMapped | N0$BUF0 | Main_Code_COPY_0_COPY_0 | 2155888640 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Reset_PIN_BUF_ | 3702 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | Pfbk_Created_DUART_Reset | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | N0$BUF0 | 3440 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | N0$BUF0.Q | N0$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | N0$BUF0$OE | 3441 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | N0$BUF0.BUFOE.OUT | N0$BUF0 | 2 | 0 | MC_OE

SIGNAL_INSTANCE | N0$BUF0.SI | N0$BUF0 | 0 | 1 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Reset_PIN_BUF_ | 3702 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | Pfbk_Created_DUART_Reset | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N0$BUF0.D1 | 3614 | ? | 0 | 4096 | N0$BUF0 | NULL | NULL | N0$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N0$BUF0.D2 | 3615 | ? | 0 | 6144 | N0$BUF0 | NULL | NULL | N0$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | N0$BUF0.TRST | 3617 | ? | 0 | 4096 | N0$BUF0 | NULL | NULL | N0$BUF0.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | DUART_Reset_PIN_BUF_

SRFF_INSTANCE | N0$BUF0.REG | N0$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N0$BUF0.D | 3613 | ? | 0 | 0 | N0$BUF0 | NULL | NULL | N0$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N0$BUF0.Q | 3618 | ? | 0 | 0 | N0$BUF0 | NULL | NULL | N0$BUF0.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | N0$BUF0.BUFOE | N0$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | N0$BUF0.TRST | 3617 | ? | 0 | 4096 | N0$BUF0 | NULL | NULL | N0$BUF0.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 1 | IV_FALSE | DUART_Reset_PIN_BUF_
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | N0$BUF0.BUFOE.OUT | 3616 | ? | 0 | 0 | N0$BUF0 | NULL | NULL | N0$BUF0.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | OptxMapped | CPU_Clock_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155872256 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF | 3404 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CPU_Clock_OBUF$BUF0 | 3442 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Clock_OBUF$BUF0.Q | CPU_Clock_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | CPU_Clock_OBUF$BUF0.UIM | 3701 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Clock_OBUF$BUF0.Q | CPU_Clock_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | CPU_Clock_OBUF$BUF0.SI | CPU_Clock_OBUF$BUF0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF | 3404 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CPU_Clock_OBUF$BUF0.D1 | 3620 | ? | 0 | 4096 | CPU_Clock_OBUF$BUF0 | NULL | NULL | CPU_Clock_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CPU_Clock_OBUF$BUF0.D2 | 3621 | ? | 0 | 4096 | CPU_Clock_OBUF$BUF0 | NULL | NULL | CPU_Clock_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | CPU_Clock_OBUF

SRFF_INSTANCE | CPU_Clock_OBUF$BUF0.REG | CPU_Clock_OBUF$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CPU_Clock_OBUF$BUF0.D | 3619 | ? | 0 | 0 | CPU_Clock_OBUF$BUF0 | NULL | NULL | CPU_Clock_OBUF$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CPU_Clock_OBUF$BUF0.Q | 3622 | ? | 0 | 0 | CPU_Clock_OBUF$BUF0 | NULL | NULL | CPU_Clock_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldHigh+Tff+OptxMapped+ClkInv+OeInv | DUART_Reset_OBUF | Main_Code_COPY_0_COPY_0 | 2357203456 | 21 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Reset_OBUF.FBK | 3690 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Reset_OBUF.Q | DUART_Reset_OBUF | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_Button_IBUF | 3431 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_Button_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DUART_Reset_OBUF | 3443 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Reset_OBUF.Q | DUART_Reset_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | I_Reset_Triggered | 3444 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Reset_OBUF.Q | DUART_Reset_OBUF | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 0 | MC_FBK
NODE | DUART_Reset_OBUF.FBK | 3690 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Reset_OBUF.Q | DUART_Reset_OBUF | 5 | 0 | MC_FBK

SIGNAL_INSTANCE | DUART_Reset_OBUF.SI | DUART_Reset_OBUF | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<1>.FBK | 3676 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<1>.Q | I_Count2<1> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<2>.FBK | 3677 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<2>.Q | I_Count2<2> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<3>.FBK | 3674 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<3>.Q | I_Count2<3> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<4>.FBK | 3675 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<4>.Q | I_Count2<4> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<0> | 3417 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<0>.Q | I_Count1<0> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<12>.FBK | 3673 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<12>.Q | I_Count1<12> | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10> | 3419 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.Q | I_Count1<10> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<11> | 3420 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<11>.Q | I_Count1<11> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<1> | 3421 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<1>.Q | I_Count1<1> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<2> | 3422 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<2>.Q | I_Count1<2> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<3> | 3423 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<3>.Q | I_Count1<3> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<4> | 3424 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<4>.Q | I_Count1<4> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<5> | 3425 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<5>.Q | I_Count1<5> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<6> | 3426 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<6>.Q | I_Count1<6> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<7> | 3427 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<7>.Q | I_Count1<7> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<8> | 3428 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<8>.Q | I_Count1<8> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<9> | 3429 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<9>.Q | I_Count1<9> | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Reset_OBUF.FBK | 3690 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Reset_OBUF.Q | DUART_Reset_OBUF | 5 | 0 | MC_FBK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPLD_Button_IBUF | 3431 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPLD_Button_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count2<0>.FBK | 3672 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count2<0>.Q | I_Count2<0> | 5 | 0 | MC_FBK
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DUART_Reset_OBUF.D1 | 3624 | ? | 0 | 4096 | DUART_Reset_OBUF | NULL | NULL | DUART_Reset_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DUART_Reset_OBUF.D2 | 3625 | ? | 0 | 4096 | DUART_Reset_OBUF | NULL | NULL | DUART_Reset_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 20 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_TRUE | CPLD_Button_IBUF | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<3>.FBK | IV_TRUE | I_Count2<4>.FBK | IV_FALSE | I_Count2<1>.FBK | IV_FALSE | I_Count2<2>.FBK | IV_FALSE | DUART_Reset_OBUF.FBK
SPPTERM | 20 | IV_FALSE | I_Count1<0> | IV_FALSE | I_Count1<10> | IV_FALSE | I_Count1<11> | IV_FALSE | I_Count1<1> | IV_TRUE | I_Count1<2> | IV_FALSE | I_Count1<3> | IV_TRUE | I_Count1<4> | IV_FALSE | I_Count1<5> | IV_FALSE | I_Count1<6> | IV_TRUE | I_Count1<7> | IV_TRUE | I_Count1<8> | IV_FALSE | I_Count1<9> | IV_FALSE | CPLD_Button_IBUF | IV_TRUE | I_Count2<0>.FBK | IV_TRUE | I_Count1<12>.FBK | IV_TRUE | I_Count2<3>.FBK | IV_TRUE | I_Count2<4>.FBK | IV_FALSE | I_Count2<1>.FBK | IV_FALSE | I_Count2<2>.FBK | IV_TRUE | DUART_Reset_OBUF.FBK

SRFF_INSTANCE | DUART_Reset_OBUF.REG | DUART_Reset_OBUF | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DUART_Reset_OBUF.D | 3623 | ? | 0 | 0 | DUART_Reset_OBUF | NULL | NULL | DUART_Reset_OBUF.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DUART_Reset_OBUF.Q | 3626 | ? | 0 | 0 | DUART_Reset_OBUF | NULL | NULL | DUART_Reset_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | LED_0_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155872256 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_0_OBUF$BUF0 | 3445 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_0_OBUF$BUF0.Q | LED_0_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LED_0_OBUF$BUF0.UIM | 3703 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_0_OBUF$BUF0.Q | LED_0_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | LED_0_OBUF$BUF0.SI | LED_0_OBUF$BUF0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_0_OBUF$BUF0.D1 | 3628 | ? | 0 | 4096 | LED_0_OBUF$BUF0 | NULL | NULL | LED_0_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_0_OBUF$BUF0.D2 | 3629 | ? | 0 | 4096 | LED_0_OBUF$BUF0 | NULL | NULL | LED_0_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | LED_0_OBUF$BUF0.REG | LED_0_OBUF$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_0_OBUF$BUF0.D | 3627 | ? | 0 | 0 | LED_0_OBUF$BUF0 | NULL | NULL | LED_0_OBUF$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_0_OBUF$BUF0.Q | 3630 | ? | 0 | 0 | LED_0_OBUF$BUF0 | NULL | NULL | LED_0_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | LED_1_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_1_OBUF$BUF0 | 3446 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF$BUF0.Q | LED_1_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LED_1_OBUF$BUF0.UIM | 3704 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF$BUF0.Q | LED_1_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | LED_1_OBUF$BUF0.SI | LED_1_OBUF$BUF0 | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_1_OBUF$BUF0.D1 | 3632 | ? | 0 | 4096 | LED_1_OBUF$BUF0 | NULL | NULL | LED_1_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_1_OBUF$BUF0.D2 | 3633 | ? | 0 | 4096 | LED_1_OBUF$BUF0 | NULL | NULL | LED_1_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF
SPPTERM | 6 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF

SRFF_INSTANCE | LED_1_OBUF$BUF0.REG | LED_1_OBUF$BUF0 | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_1_OBUF$BUF0.D | 3631 | ? | 0 | 0 | LED_1_OBUF$BUF0 | NULL | NULL | LED_1_OBUF$BUF0.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_1_OBUF$BUF0.Q | 3634 | ? | 0 | 0 | LED_1_OBUF$BUF0 | NULL | NULL | LED_1_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | LED_2_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155873536 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Data_ACK_IBUF | 3403 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Data_ACK_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.EXP | 3670 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.EXP | I_Count1<10> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_2_OBUF$BUF0 | 3447 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_2_OBUF$BUF0.Q | LED_2_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LED_2_OBUF$BUF0.UIM | 3705 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_2_OBUF$BUF0.Q | LED_2_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | LED_2_OBUF$BUF0.SI | LED_2_OBUF$BUF0 | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DUART_Data_ACK_IBUF | 3403 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Data_ACK_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | I_Count1<10>.EXP | 3670 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | I_Count1<10>.EXP | I_Count1<10> | 4 | 0 | MC_EXPORT
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_2_OBUF$BUF0.D1 | 3636 | ? | 0 | 4096 | LED_2_OBUF$BUF0 | NULL | NULL | LED_2_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_2_OBUF$BUF0.D2 | 3637 | ? | 0 | 4096 | LED_2_OBUF$BUF0 | NULL | NULL | LED_2_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | I_Count1<10>.EXP
SPPTERM | 6 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF
SPPTERM | 6 | IV_TRUE | ADDR_3_IBUF | IV_TRUE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_FALSE | DUART_Data_ACK_IBUF
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_TRUE | ADDR_1_IBUF | IV_TRUE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_FALSE | DUART_Data_ACK_IBUF
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_FALSE | ADDR_1_IBUF | IV_FALSE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | LED_2_OBUF$BUF0.REG | LED_2_OBUF$BUF0 | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_2_OBUF$BUF0.D | 3635 | ? | 0 | 0 | LED_2_OBUF$BUF0 | NULL | NULL | LED_2_OBUF$BUF0.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_2_OBUF$BUF0.Q | 3638 | ? | 0 | 0 | LED_2_OBUF$BUF0 | NULL | NULL | LED_2_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | LED_3_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155872256 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LED_3_OBUF$BUF0 | 3448 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_3_OBUF$BUF0.Q | LED_3_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LED_3_OBUF$BUF0.UIM | 3706 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_3_OBUF$BUF0.Q | LED_3_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | LED_3_OBUF$BUF0.SI | LED_3_OBUF$BUF0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LED_3_OBUF$BUF0.D1 | 3640 | ? | 0 | 4096 | LED_3_OBUF$BUF0 | NULL | NULL | LED_3_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LED_3_OBUF$BUF0.D2 | 3641 | ? | 0 | 4096 | LED_3_OBUF$BUF0 | NULL | NULL | LED_3_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | LED_3_OBUF

SRFF_INSTANCE | LED_3_OBUF$BUF0.REG | LED_3_OBUF$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LED_3_OBUF$BUF0.D | 3639 | ? | 0 | 0 | LED_3_OBUF$BUF0 | NULL | NULL | LED_3_OBUF$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LED_3_OBUF$BUF0.Q | 3642 | ? | 0 | 0 | LED_3_OBUF$BUF0 | NULL | NULL | LED_3_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ROM_H_Output_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ROM_H_Output_OBUF$BUF0 | 3449 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF$BUF0.Q | ROM_H_Output_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_H_Output_OBUF$BUF0.UIM | 3707 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF$BUF0.Q | ROM_H_Output_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_H_Output_OBUF$BUF0.SI | ROM_H_Output_OBUF$BUF0 | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_H_Data_Ready_IBUF | 3401 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_H_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_H_Output_OBUF$BUF0.D1 | 3644 | ? | 0 | 4096 | ROM_H_Output_OBUF$BUF0 | NULL | NULL | ROM_H_Output_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_H_Output_OBUF$BUF0.D2 | 3645 | ? | 0 | 4096 | ROM_H_Output_OBUF$BUF0 | NULL | NULL | ROM_H_Output_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_FALSE | ADDR_1_IBUF | IV_FALSE | ADDR_0_IBUF | IV_FALSE | CPU_H_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | ROM_H_Output_OBUF$BUF0.REG | ROM_H_Output_OBUF$BUF0 | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_H_Output_OBUF$BUF0.D | 3643 | ? | 0 | 0 | ROM_H_Output_OBUF$BUF0 | NULL | NULL | ROM_H_Output_OBUF$BUF0.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_H_Output_OBUF$BUF0.Q | 3646 | ? | 0 | 0 | ROM_H_Output_OBUF$BUF0 | NULL | NULL | ROM_H_Output_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+OptxMapped | ROM_L_Output_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155873536 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ROM_L_Output_OBUF$BUF0 | 3450 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF$BUF0.Q | ROM_L_Output_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ROM_L_Output_OBUF$BUF0.UIM | 3708 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF$BUF0.Q | ROM_L_Output_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ROM_L_Output_OBUF$BUF0.SI | ROM_L_Output_OBUF$BUF0 | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_3_IBUF | 3396 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_3_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_2_IBUF | 3397 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_2_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_1_IBUF | 3398 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_1_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ADDR_0_IBUF | 3399 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ADDR_0_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CPU_L_Data_Ready_IBUF | 3400 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_L_Data_Ready_IBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_3_OBUF | 3402 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_3_OBUF | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LED_0_OBUF | 3412 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED_0_OBUF | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ROM_L_Output_OBUF$BUF0.D1 | 3648 | ? | 0 | 4096 | ROM_L_Output_OBUF$BUF0 | NULL | NULL | ROM_L_Output_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ROM_L_Output_OBUF$BUF0.D2 | 3649 | ? | 0 | 4096 | ROM_L_Output_OBUF$BUF0 | NULL | NULL | ROM_L_Output_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_FALSE | ADDR_3_IBUF | IV_FALSE | ADDR_2_IBUF | IV_FALSE | ADDR_1_IBUF | IV_FALSE | ADDR_0_IBUF | IV_FALSE | CPU_L_Data_Ready_IBUF | IV_FALSE | LED_3_OBUF | IV_TRUE | LED_0_OBUF

SRFF_INSTANCE | ROM_L_Output_OBUF$BUF0.REG | ROM_L_Output_OBUF$BUF0 | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ROM_L_Output_OBUF$BUF0.D | 3647 | ? | 0 | 0 | ROM_L_Output_OBUF$BUF0 | NULL | NULL | ROM_L_Output_OBUF$BUF0.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CPU_Clock_OBUF/FCLK | 3405 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock_OBUF | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ROM_L_Output_OBUF$BUF0.Q | 3650 | ? | 0 | 0 | ROM_L_Output_OBUF$BUF0 | NULL | NULL | ROM_L_Output_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | FbkInv+Merge+OptxMapped | CPU_Valid_Periph_Add_OBUF | Main_Code_COPY_0_COPY_0 | 2155907072 | 0 | 2
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CPU_Valid_Periph_Add_OBUF$Q | 3451 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF.Q | CPU_Valid_Periph_Add_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | CPU_Valid_Periph_Add_OBUF.UIM | 3709 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF.Q | CPU_Valid_Periph_Add_OBUF | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | CPU_Valid_Periph_Add_OBUF.SI | CPU_Valid_Periph_Add_OBUF | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CPU_Valid_Periph_Add_OBUF.D1 | 3652 | ? | 0 | 4096 | CPU_Valid_Periph_Add_OBUF | NULL | NULL | CPU_Valid_Periph_Add_OBUF.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CPU_Valid_Periph_Add_OBUF.D2 | 3653 | ? | 0 | 4096 | CPU_Valid_Periph_Add_OBUF | NULL | NULL | CPU_Valid_Periph_Add_OBUF.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC

SRFF_INSTANCE | CPU_Valid_Periph_Add_OBUF.REG | CPU_Valid_Periph_Add_OBUF | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CPU_Valid_Periph_Add_OBUF.D | 3651 | ? | 0 | 0 | CPU_Valid_Periph_Add_OBUF | NULL | NULL | CPU_Valid_Periph_Add_OBUF.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CPU_Valid_Periph_Add_OBUF.Q | 3654 | ? | 0 | 0 | CPU_Valid_Periph_Add_OBUF | NULL | NULL | CPU_Valid_Periph_Add_OBUF.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | CPU_Valid_Periph_Add_OBUF$BUF0 | Main_Code_COPY_0_COPY_0 | 2155872256 | 0 | 2
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CPU_Valid_Periph_Add_OBUF$BUF0 | 3452 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF0.Q | CPU_Valid_Periph_Add_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | CPU_Valid_Periph_Add_OBUF$BUF0.UIM | 3710 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF0.Q | CPU_Valid_Periph_Add_OBUF$BUF0 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | CPU_Valid_Periph_Add_OBUF$BUF0.SI | CPU_Valid_Periph_Add_OBUF$BUF0 | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CPU_Valid_Periph_Add_OBUF$BUF0.D1 | 3656 | ? | 0 | 4096 | CPU_Valid_Periph_Add_OBUF$BUF0 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF0.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CPU_Valid_Periph_Add_OBUF$BUF0.D2 | 3657 | ? | 0 | 6144 | CPU_Valid_Periph_Add_OBUF$BUF0 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF0.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC

SRFF_INSTANCE | CPU_Valid_Periph_Add_OBUF$BUF0.REG | CPU_Valid_Periph_Add_OBUF$BUF0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CPU_Valid_Periph_Add_OBUF$BUF0.D | 3655 | ? | 0 | 0 | CPU_Valid_Periph_Add_OBUF$BUF0 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF0.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CPU_Valid_Periph_Add_OBUF$BUF0.Q | 3658 | ? | 0 | 0 | CPU_Valid_Periph_Add_OBUF$BUF0 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF0.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | CPU_Valid_Periph_Add_OBUF$BUF1 | Main_Code_COPY_0_COPY_0 | 2155872256 | 0 | 2
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CPU_Valid_Periph_Add_OBUF$BUF1 | 3453 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF1.Q | CPU_Valid_Periph_Add_OBUF$BUF1 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | CPU_Valid_Periph_Add_OBUF$BUF1.UIM | 3711 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF1.Q | CPU_Valid_Periph_Add_OBUF$BUF1 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | CPU_Valid_Periph_Add_OBUF$BUF1.SI | CPU_Valid_Periph_Add_OBUF$BUF1 | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CPU_Valid_Periph_Add_OBUF$BUF1.D1 | 3660 | ? | 0 | 4096 | CPU_Valid_Periph_Add_OBUF$BUF1 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF1.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CPU_Valid_Periph_Add_OBUF$BUF1.D2 | 3661 | ? | 0 | 6144 | CPU_Valid_Periph_Add_OBUF$BUF1 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF1.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC

SRFF_INSTANCE | CPU_Valid_Periph_Add_OBUF$BUF1.REG | CPU_Valid_Periph_Add_OBUF$BUF1 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CPU_Valid_Periph_Add_OBUF$BUF1.D | 3659 | ? | 0 | 0 | CPU_Valid_Periph_Add_OBUF$BUF1 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF1.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CPU_Valid_Periph_Add_OBUF$BUF1.Q | 3662 | ? | 0 | 0 | CPU_Valid_Periph_Add_OBUF$BUF1 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF1.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | OptxMapped | CPU_Valid_Periph_Add_OBUF$BUF2 | Main_Code_COPY_0_COPY_0 | 2155872256 | 0 | 2
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CPU_Valid_Periph_Add_OBUF$BUF2 | 3454 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF2.Q | CPU_Valid_Periph_Add_OBUF$BUF2 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | CPU_Valid_Periph_Add_OBUF$BUF2.UIM | 3712 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF2.Q | CPU_Valid_Periph_Add_OBUF$BUF2 | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | CPU_Valid_Periph_Add_OBUF$BUF2.SI | CPU_Valid_Periph_Add_OBUF$BUF2 | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CPU_Valid_Periph_Add_OBUF$BUF2.D1 | 3664 | ? | 0 | 4096 | CPU_Valid_Periph_Add_OBUF$BUF2 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF2.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CPU_Valid_Periph_Add_OBUF$BUF2.D2 | 3665 | ? | 0 | 6144 | CPU_Valid_Periph_Add_OBUF$BUF2 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF2.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_DC

SRFF_INSTANCE | CPU_Valid_Periph_Add_OBUF$BUF2.REG | CPU_Valid_Periph_Add_OBUF$BUF2 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CPU_Valid_Periph_Add_OBUF$BUF2.D | 3663 | ? | 0 | 0 | CPU_Valid_Periph_Add_OBUF$BUF2 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF2.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CPU_Valid_Periph_Add_OBUF$BUF2.Q | 3666 | ? | 0 | 0 | CPU_Valid_Periph_Add_OBUF$BUF2 | NULL | NULL | CPU_Valid_Periph_Add_OBUF$BUF2.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DUART_Read_Write | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DUART_Read_Write_OBUF$Q | 3406 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Read_Write_OBUF.Q | DUART_Read_Write_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DUART_Read_Write | 3455 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Read_Write | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | LED<1> | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_1_OBUF$Q | 3408 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF.Q | LED_1_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED<1> | 3456 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | LED<2> | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_2_OBUF$Q | 3409 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_2_OBUF.Q | LED_2_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED<2> | 3457 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED<2> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_H_Output | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ROM_H_Output_OBUF$Q | 3410 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF.Q | ROM_H_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_H_Output | 3458 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ROM_H_Output | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_L_Output | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ROM_L_Output_OBUF$Q | 3411 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF.Q | ROM_L_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_L_Output | 3459 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ROM_L_Output | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_H_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_H_Enable_OBUF | 3432 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Enable_OBUF.Q | RAM_H_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_H_Enable | 3460 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_H_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_H_Input | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_H_Input_OBUF | 3433 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Input_OBUF.Q | RAM_H_Input_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_H_Input | 3461 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_H_Input | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_H_Output | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_H_Output_OBUF | 3434 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_H_Output_OBUF.Q | RAM_H_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_H_Output | 3462 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_H_Output | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_L_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_L_Enable_OBUF | 3435 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Enable_OBUF.Q | RAM_L_Enable_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_L_Enable | 3463 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_L_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_L_Input | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_L_Input_OBUF | 3436 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Input_OBUF.Q | RAM_L_Input_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_L_Input | 3464 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_L_Input | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | RAM_L_Output | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | RAM_L_Output_OBUF | 3437 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | RAM_L_Output_OBUF.Q | RAM_L_Output_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | RAM_L_Output | 3465 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | RAM_L_Output | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Reset | Main_Code_COPY_0_COPY_0 | 3 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | N0$Q | 3438 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | N0.Q | N0 | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | N0$OE | 3439 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | N0.BUFOE.OUT | N0 | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Reset | 3466 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Reset | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Halt | Main_Code_COPY_0_COPY_0 | 3 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | N0$BUF0 | 3440 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | N0$BUF0.Q | N0$BUF0 | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | N0$BUF0$OE | 3441 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | N0$BUF0.BUFOE.OUT | N0$BUF0 | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Halt | 3467 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Halt | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Clock | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CPU_Clock_OBUF$BUF0 | 3442 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Clock_OBUF$BUF0.Q | CPU_Clock_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Clock | 3468 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Clock | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | DUART_Reset | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DUART_Reset_OBUF | 3443 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | DUART_Reset_OBUF.Q | DUART_Reset_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DUART_Reset | 3469 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Reset | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | LED<0> | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_0_OBUF$BUF0 | 3445 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_0_OBUF$BUF0.Q | LED_0_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED<0> | 3470 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | DUART_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_1_OBUF$BUF0 | 3446 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_1_OBUF$BUF0.Q | LED_1_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DUART_Enable | 3471 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Data_ACK | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_2_OBUF$BUF0 | 3447 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_2_OBUF$BUF0.Q | LED_2_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Data_ACK | 3472 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Data_ACK | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | LED<3> | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LED_3_OBUF$BUF0 | 3448 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | LED_3_OBUF$BUF0.Q | LED_3_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LED<3> | 3473 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | LED<3> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_H_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ROM_H_Output_OBUF$BUF0 | 3449 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_H_Output_OBUF$BUF0.Q | ROM_H_Output_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_H_Enable | 3474 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ROM_H_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | ROM_L_Enable | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ROM_L_Output_OBUF$BUF0 | 3450 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | ROM_L_Output_OBUF$BUF0.Q | ROM_L_Output_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ROM_L_Enable | 3475 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | ROM_L_Enable | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Valid_Periph_Add | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CPU_Valid_Periph_Add_OBUF$Q | 3451 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF.Q | CPU_Valid_Periph_Add_OBUF | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Valid_Periph_Add | 3476 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Valid_Periph_Add | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Bus_REQ | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CPU_Valid_Periph_Add_OBUF$BUF0 | 3452 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF0.Q | CPU_Valid_Periph_Add_OBUF$BUF0 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Bus_REQ | 3477 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Bus_REQ | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Bus_Grant_ACK | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CPU_Valid_Periph_Add_OBUF$BUF1 | 3453 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF1.Q | CPU_Valid_Periph_Add_OBUF$BUF1 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Bus_Grant_ACK | 3478 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Bus_Grant_ACK | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | CPU_Bus_ERR | Main_Code_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CPU_Valid_Periph_Add_OBUF$BUF2 | 3454 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | CPU_Valid_Periph_Add_OBUF$BUF2.Q | CPU_Valid_Periph_Add_OBUF$BUF2 | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CPU_Bus_ERR | 3479 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | CPU_Bus_ERR | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | Pfbk_Created_DUART_Reset | Main_Code_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DUART_Reset | 3469 | PO | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | DUART_Reset | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DUART_Reset_PIN_BUF_ | 3702 | ? | 0 | 0 | Main_Code_COPY_0_COPY_0 | NULL | NULL | Pfbk_Created_DUART_Reset | 0 | 5 | II_IMUX

FB_INSTANCE | FOOBAR1_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | LED_3_OBUF$BUF0 | 1 | NULL | 0 | LED<3> | 1 | 4 | 49152
FBPIN | 2 | LED_0_OBUF$BUF0 | 1 | NULL | 0 | LED<0> | 1 | 1 | 49152
FBPIN | 3 | ROM_H_Output_OBUF | 1 | NULL | 0 | ROM_H_Output | 1 | 6 | 49152
FBPIN | 5 | LED_1_OBUF | 1 | NULL | 0 | LED<1> | 1 | 2 | 49152
FBPIN | 6 | LED_2_OBUF | 1 | NULL | 0 | LED<2> | 1 | 3 | 49152
FBPIN | 7 | NULL | 0 | CPLD_Button_IBUF | 1 | NULL | 0 | 11 | 49152
FBPIN | 8 | ROM_H_Output_OBUF$BUF0 | 1 | NULL | 0 | ROM_H_Enable | 1 | 5 | 49152
FBPIN | 9 | I_Count2<2> | 1 | CPU_Clock_OBUF | 1 | NULL | 0 | 9 | 57344
FBPIN | 10 | I_Count2<4> | 1 | NULL | 0 | NULL | 0 | 13 | 49152
FBPIN | 11 | I_Count2<3> | 1 | NULL | 0 | NULL | 0 | 10 | 57344
FBPIN | 12 | I_Count1<12> | 1 | DUART_Data_ACK_IBUF | 1 | NULL | 0 | 18 | 49152
FBPIN | 13 | DUART_Reset_OBUF | 1 | Pfbk_Created_DUART_Reset | 1 | DUART_Reset | 1 | 20 | 49152
FBPIN | 14 | CPU_Clock_OBUF$BUF0 | 1 | NULL | 0 | CPU_Clock | 1 | 12 | 57344
FBPIN | 15 | DUART_Read_Write_OBUF | 1 | NULL | 0 | DUART_Read_Write | 1 | 14 | 49152
FBPIN | 16 | I_Count2<1> | 1 | NULL | 0 | NULL | 0 | 23 | 49152
FBPIN | 17 | I_Count2<0> | 1 | NULL | 0 | NULL | 0 | 15 | 49152
FBPIN | 18 | LED_1_OBUF$BUF0 | 1 | NULL | 0 | DUART_Enable | 1 | 24 | 49152

FB_INSTANCE | FOOBAR2_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | I_Count1<9> | 1 | ADDR_2_IBUF | 1 | NULL | 0 | 68 | 49152
FBPIN | 5 | I_Count1<6> | 1 | ADDR_3_IBUF | 1 | NULL | 0 | 70 | 49152
FBPIN | 6 | I_Count1<5> | 1 | NULL | 0 | NULL | 0 | 71 | 49152
FBPIN | 7 | I_Count1<3> | 1 | NULL | 0 | NULL | 0 | 76 | 53248
FBPIN | 8 | CPU_Valid_Periph_Add_OBUF$BUF0 | 1 | NULL | 0 | CPU_Bus_REQ | 1 | 72 | 49152
FBPIN | 9 | I_Count1<1> | 1 | NULL | 0 | NULL | 0 | 74 | 51200
FBPIN | 10 | CPU_Valid_Periph_Add_OBUF$BUF1 | 1 | NULL | 0 | CPU_Bus_Grant_ACK | 1 | 75 | 49152
FBPIN | 11 | I_Count1<11> | 1 | NULL | 0 | NULL | 0 | 77 | 53248
FBPIN | 12 | I_Count1<10> | 1 | NULL | 0 | NULL | 0 | 79 | 49152
FBPIN | 13 | LED_2_OBUF$BUF0 | 1 | NULL | 0 | CPU_Data_ACK | 1 | 80 | 49152
FBPIN | 14 | I_Count1<0> | 1 | LED_0_OBUF | 1 | NULL | 0 | 81 | 49152
FBPIN | 15 | I_Count1<8> | 1 | CPU_H_Data_Ready_IBUF | 1 | NULL | 0 | 83 | 49152
FBPIN | 16 | I_Count1<7> | 1 | CPU_L_Data_Ready_IBUF | 1 | NULL | 0 | 82 | 49152
FBPIN | 17 | I_Count1<4> | 1 | LED_3_OBUF | 1 | NULL | 0 | 84 | 49152
FBPIN | 18 | I_Count1<2> | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 7 | ROM_L_Output_OBUF | 1 | NULL | 0 | ROM_L_Output | 1 | 35 | 49152
FBPIN | 10 | RAM_H_Output_OBUF | 1 | NULL | 0 | RAM_H_Output | 1 | 40 | 49152
FBPIN | 11 | ROM_L_Output_OBUF$BUF0 | 1 | NULL | 0 | ROM_L_Enable | 1 | 33 | 49152
FBPIN | 12 | RAM_H_Input_OBUF | 1 | NULL | 0 | RAM_H_Input | 1 | 41 | 49152
FBPIN | 13 | RAM_L_Enable_OBUF | 1 | NULL | 0 | RAM_L_Enable | 1 | 43 | 49152
FBPIN | 16 | RAM_L_Output_OBUF | 1 | NULL | 0 | RAM_L_Output | 1 | 45 | 49152
FBPIN | 17 | RAM_H_Enable_OBUF | 1 | NULL | 0 | RAM_H_Enable | 1 | 39 | 49152

FB_INSTANCE | FOOBAR4_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | CPU_Valid_Periph_Add_OBUF$BUF2 | 1 | NULL | 0 | CPU_Bus_ERR | 1 | 46 | 49152
FBPIN | 2 | RAM_L_Input_OBUF | 1 | NULL | 0 | RAM_L_Input | 1 | 44 | 49152
FBPIN | 3 | N0 | 1 | NULL | 0 | CPU_Reset | 1 | 51 | 49152
FBPIN | 5 | CPU_Valid_Periph_Add_OBUF | 1 | NULL | 0 | CPU_Valid_Periph_Add | 1 | 47 | 49152
FBPIN | 6 | NULL | 0 | ADDR_0_IBUF | 1 | NULL | 0 | 54 | 49152
FBPIN | 11 | N0$BUF0 | 1 | NULL | 0 | CPU_Halt | 1 | 53 | 49152
FBPIN | 17 | NULL | 0 | ADDR_1_IBUF | 1 | NULL | 0 | 66 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR5_ | Main_Code_COPY_0_COPY_0 | 0 | 0 | 0

BUSINFO | ADDR<3:0> | 4 | 0 | 0 | ADDR<0> | 3 | ADDR<1> | 2 | ADDR<2> | 1 | ADDR<3> | 0
BUSINFO | LED<3:0> | 4 | 0 | 1 | LED<0> | 3 | LED<1> | 2 | LED<2> | 1 | LED<3> | 0

FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | I_Count1<0> | NULL | 1 | I_Count1<10> | NULL | 2 | CPLD_Button | 11 | 3 | ADDR<3> | 70 | 4 | CPU_Add_Valid | 84
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | I_Count1<11> | NULL | 6 | CPLD_CLK | 9 | 7 | I_Count1<1> | NULL | 8 | I_Count1<2> | NULL | 9 | I_Count2<4>.FBK | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | CPU_Read_Write | 81 | 11 | I_Count1<3> | NULL | 12 | CPU_L_Data_Ready | 82 | 13 | ADDR<0> | 54 | 14 | I_Count2<2>.FBK | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 15 | I_Count1<4> | NULL | 16 | I_Count1<5> | NULL | 17 | I_Count2<3>.FBK | NULL | 18 | I_Count1<12>.FBK | NULL | 19 | I_Count1<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 20 | DUART_Reset_OBUF.FBK | NULL | 21 | I_Count1<7> | NULL | 22 | I_Count1<8> | NULL | 23 | DUART_Read_Write_OBUF.FBK | NULL | 24 | I_Count2<1>.FBK | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 25 | I_Count1<9> | NULL | 26 | I_Count2<0>.FBK | NULL | 29 | DUART_Data_ACK | 18 | 30 | ADDR<2> | 68 | 32 | ADDR<1> | 66
FB_ORDER_OF_INPUTS | FOOBAR1_ | 35 | CPU_H_Data_Ready | 83

FB_IMUX_INDEX | FOOBAR1_ | 999 | 999 | 128 | 79 | 94 | 999 | 96 | 999 | 999 | 9 | 100 | 999 | 120 | 121 | 8 | 999 | 999 | 10 | 11 | 999 | 12 | 999 | 999 | 14 | 15 | 999 | 16 | -1 | -1 | 117 | 118 | -1 | 85 | -1 | -1 | 76


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | I_Count1<12> | NULL | 3 | I_Count1<9>.FBK | NULL | 4 | I_Count1<6>.FBK | NULL | 5 | I_Count1<5>.FBK | NULL | 6 | I_Count1<3>.FBK | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 7 | DUART_Data_ACK | 18 | 8 | I_Count1<1>.FBK | NULL | 9 | CPU_Add_Valid | 84 | 10 | I_Count1<11>.FBK | NULL | 11 | I_Count1<10>.FBK | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 12 | ADDR<1> | 66 | 13 | I_Count1<0>.FBK | NULL | 14 | I_Count1<8>.FBK | NULL | 15 | I_Count1<7>.FBK | NULL | 16 | I_Count1<4>.FBK | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 17 | I_Count1<2>.FBK | NULL | 18 | CPU_Read_Write | 81 | 22 | CPU_H_Data_Ready | 83 | 26 | ADDR<3> | 70 | 30 | ADDR<2> | 68
FB_ORDER_OF_INPUTS | FOOBAR2_ | 32 | CPU_L_Data_Ready | 82 | 33 | ADDR<0> | 54

FB_IMUX_INDEX | FOOBAR2_ | 999 | -1 | -1 | 3 | 4 | 5 | 6 | 117 | 8 | 94 | 10 | 11 | 85 | 13 | 14 | 15 | 16 | 17 | 100 | -1 | -1 | -1 | 76 | -1 | -1 | -1 | 79 | -1 | -1 | -1 | 118 | -1 | 120 | 121 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 9 | CPU_Add_Valid | 84 | 12 | ADDR<1> | 66 | 18 | CPU_Read_Write | 81 | 22 | CPU_H_Data_Ready | 83 | 26 | ADDR<3> | 70
FB_ORDER_OF_INPUTS | FOOBAR3_ | 30 | ADDR<2> | 68 | 32 | CPU_L_Data_Ready | 82 | 33 | ADDR<0> | 54

FB_IMUX_INDEX | FOOBAR3_ | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 94 | -1 | -1 | 85 | -1 | -1 | -1 | -1 | -1 | 100 | -1 | -1 | -1 | 76 | -1 | -1 | -1 | 79 | -1 | -1 | -1 | 118 | -1 | 120 | 121 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 3 | ADDR<3> | 70 | 4 | CPU_Add_Valid | 84 | 9 | ADDR<2> | 68 | 10 | CPU_Read_Write | 81 | 12 | CPU_L_Data_Ready | 82
FB_ORDER_OF_INPUTS | FOOBAR4_ | 13 | ADDR<0> | 54 | 16 | DUART_Reset | 20 | 32 | ADDR<1> | 66

FB_IMUX_INDEX | FOOBAR4_ | -1 | -1 | -1 | 79 | 94 | -1 | -1 | -1 | -1 | 118 | 100 | -1 | 120 | 121 | -1 | -1 | 123 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 85 | -1 | -1 | -1


GLOBAL_FCLK | CPU_Clock_OBUF/FCLK | 0 | 0
