{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "32b3d235",
   "metadata": {},
   "source": [
    "# Lecture 12: Low-Latency Memory 2, Memory Controllers (performance, energy, quality of service)\n",
    "\n",
    "*Notes*\n",
    "\n",
    "<hr>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "40fbb548",
   "metadata": {},
   "source": [
    "## 1 - Mechanism to reduce DRAM latency\n",
    "\n",
    "### FLY-DRAM\n",
    "\n",
    "**Observation:** DRAM timing errors (slow DRAM cells) are concentrated in certain DRAM regions\n",
    "\n",
    "Flexible-LatencY (FLY) DRAM (a software-transparent design that reduces latency)\n",
    "\n",
    "**Key idea:** 1) divide memory into regions of different latencies, 2) memory controller: use lower latency for regions without slow cells; higher latency for other regions\n",
    "\n",
    "<u>Advantages</u>\n",
    "\n",
    "- reduces latency significantly\n",
    "- exploits significant within chip latency variation\n",
    "\n",
    "<u>Disadvantages</u>\n",
    "\n",
    "- Need to determine reliable operating latencies for different parts of a chip -> higher testing cost\n",
    "- More complicated controllers"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4e06a687",
   "metadata": {},
   "source": [
    "<hr>\n",
    "\n",
    "###  Design-Induced Variation\n",
    "\n",
    "Systematic variation in cell access time due to design architecture.\n",
    "\n",
    "![design](images/design.png)\n",
    "\n",
    "Solution is to profile the slowest latency of each memory cell to identify the inherently slow (design induced, localized error) and other slow cells (process variation, random error). Error-correcting code can be used for the latter.\n",
    "\n",
    "#### DIVA Online Profiling\n",
    "\n",
    "Combine error-correcting codes and online profiling to reliably reduce dRAM latency.\n",
    "\n",
    "<u>Advantages:</u>\n",
    "\n",
    "- Automatically finds the lowest reliable operating latency at system runtime\n",
    "- Reduces latency more than prior methods\n",
    "- Reduces latency at high temperatures as well\n",
    "\n",
    "<u>Disadvantages:</u>\n",
    "\n",
    "- Requires knowledge of inherently-slow regions\n",
    "- Requires ECC\n",
    "- Imposes overhead during runtime profiling\n",
    "- More complicated memory controller (capable of profiling)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a653f44c",
   "metadata": {},
   "source": [
    "<hr>\n",
    "\n",
    "## 2 - Data-Aware DRAM Latency for Deep Neural Network Inference\n",
    "\n",
    "Deep Neural Networks evaluation is very DRAM-intensive (especially for large networks)\n",
    "\n",
    "1. Some dat and layers in DNNs are very tolerant to errors\n",
    "2. Reduce DRAM latency and voltage on such data and layers\n",
    "3. While still achieving a user-specified DNN accuracyh target by making training DRAM-error-aware\n",
    "\n",
    "### EDEN\n",
    "\n",
    "![eden](images/eden.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8b85b3d7",
   "metadata": {},
   "source": [
    "<hr>\n",
    "\n",
    "## 3 - Understanding and Exploiting the Voltage-Latency-Reliability Relationship\n",
    "\n",
    "Reliable low voltage operations requires higher latency. DRAM requires longer latency to access data without errors at lower voltage. Memory banks are unequal towards voltage variation (spatial locality of errors). \n",
    "\n",
    "One can use linear regression model to predict performance of memory cells (Voltron) based on application's characteritics, predicting performance loss. The result helps predict the minimum voltage to achieve the wanted performances.\n",
    "\n",
    "### Voltron\n",
    "\n",
    "Advantages\n",
    "\n",
    "- Can trade off between voltage and latency to improve energfy or performance\n",
    "- Can exploit the high voltage margin present in DRAM\n",
    "\n",
    "Disadvantages\n",
    "\n",
    "- REquires finding the reliable operating voltage for each chip -> higher testing cost\n",
    "- More complicated memory controller"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "afb0b253",
   "metadata": {},
   "source": [
    "<hr>\n",
    "\n",
    "## 4 - Memory Controller\n",
    "\n",
    "Long latency memories ahve similar characteristics that need to be controlled.\n",
    "\n",
    "Many scheduling and control issues are similar in the design of controllers for other types of memory (besides DRAM)\n",
    "\n",
    "### Flash Memory (SSD controllers)\n",
    "\n",
    "Similar to DRAM memory controllers except: 1) they are flash memory specific, 2) they do much more: complex error correction, wear leveling, voltage optimization, garbage collection, page remapping.\n",
    "\n",
    "Flash memory has a lot of latency\n",
    "\n",
    "### DRAM types\n",
    "\n",
    "DRAM has different types with differen interfaces optimized for different purposes (DDR, DDR2, DDR3, ..., low power for mobile, low latency, high bandwidth, 3d stacked)\n",
    "\n",
    "Underlying microarchitectures are fundamentally the same. A flexible memory controller can support various DRAM types. This complicates the memory controller. Difficult to support all types (and upgrades) Analog interface is different from different DRAM types.\n",
    "\n",
    "### DRAM Power Management\n",
    "\n",
    "DRAM chips have power modes. Idea: When not accessing a chip power it down\n",
    "\n",
    "Power states:\n",
    "\n",
    "- Active (highest power)\n",
    "- All banks idle\n",
    "- Power-down\n",
    "- Self-refresh (lower power)\n",
    "\n",
    "Trade-offs:\n",
    "\n",
    "- State transitions incur latency during which the chip cannot be accessed\n",
    "\n",
    "### Self-Optimizing DRAM Controllers\n",
    "\n",
    "Problem: DRAM controllers are difficult to design.\n",
    "\n",
    "Dynamically adapt the memory scheduling policy via interaction with the system at runtime:\n",
    "- Associate system states and actions (commands) with long term rewar values: each action at a given state leads to a learned reward. \n",
    "- Scheduled command with highest estimated long-term reward value in each state.\n",
    "- Continuously update reward values for <state, action> pairs based on feedback from system\n",
    "\n",
    "Need for:\n",
    "\n",
    "- Continuous learning in the presenc eof changing environment\n",
    "\n",
    "- Reduced designer burden in finding a good scheduling policy. Designer specified:\n",
    "    - What system variables might be used\n",
    "    - What target to optimzie, but not how to optimize\n",
    "    \n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
