Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 9/FP_Adder_32/FP_Adder_32/test_bench_isim_beh.exe -prj D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 9/FP_Adder_32/FP_Adder_32/test_bench_beh.prj work.test_bench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 9/FP_Adder_32/FP_Adder_32/FP_adder_32.v" into library work
Analyzing Verilog file "D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 9/FP_Adder_32/FP_Adder_32/test_bench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module step_3
Compiling module step_2
Compiling module step_1
Compiling module FP_adder_32
Compiling module test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 9/FP_Adder_32/FP_Adder_32/test_bench_isim_beh.exe
Fuse Memory Usage: 27620 KB
Fuse CPU Usage: 515 ms
