{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621481193131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621481193131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:26:32 2021 " "Processing started: Wed May 19 22:26:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621481193131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621481193131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_VGA -c control_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_VGA -c control_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621481193131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1621481193608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_dff-rtl " "Found design unit 1: my_dff-rtl" {  } { { "my_dff.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/my_dff.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194109 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "my_dff.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/my_dff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_FSM-fsm " "Found design unit 1: debounce_FSM-fsm" {  } { { "debounce_FSM.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce_FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194112 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_FSM " "Found entity 1: debounce_FSM" {  } { { "debounce_FSM.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_azul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_azul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_azul-SYN " "Found design unit 1: ram_azul-SYN" {  } { { "ram_azul.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194115 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_azul " "Found entity 1: ram_azul" {  } { { "ram_azul.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pantalla-Behavioral " "Found design unit 1: Pantalla-Behavioral" {  } { { "Pantalla.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pantalla.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pantalla " "Found entity 1: Pantalla" {  } { { "Pantalla.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pantalla.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-Behavioral " "Found design unit 1: image_generator-Behavioral" {  } { { "image_generator.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/image_generator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194163 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "image_generator.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/image_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-rtl " "Found design unit 1: univ_bin_counter-rtl" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194167 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/univ_bin_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_VGA-rtl " "Found design unit 1: control_VGA-rtl" {  } { { "control_VGA.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194170 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_VGA " "Found entity 1: control_VGA" {  } { { "control_VGA.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador-rtl " "Found design unit 1: generador-rtl" {  } { { "generador.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/generador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194173 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador " "Found entity 1: generador" {  } { { "generador.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/generador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posicion_raq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file posicion_raq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Posicion_raq-fsm " "Found design unit 1: Posicion_raq-fsm" {  } { { "Posicion_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Posicion_raq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Posicion_raq " "Found entity 1: Posicion_raq" {  } { { "Posicion_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Posicion_raq.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_raq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_raq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_raq-rtl " "Found design unit 1: registro_raq-rtl" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194179 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_raq " "Found entity 1: registro_raq" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_raq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_raq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_raq-fsm " "Found design unit 1: Control_raq-fsm" {  } { { "Control_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_raq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_raq " "Found entity 1: Control_raq" {  } { { "Control_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_raq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pong-rtl " "Found design unit 1: Pong-rtl" {  } { { "Pong.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pong " "Found entity 1: Pong" {  } { { "Pong.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raquetas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file raquetas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Raquetas-rtl " "Found design unit 1: Raquetas-rtl" {  } { { "Raquetas.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194190 ""} { "Info" "ISGN_ENTITY_NAME" "1 Raquetas " "Found entity 1: Raquetas" {  } { { "Raquetas.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_bol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_bol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_bol-rtl " "Found design unit 1: registro_bol-rtl" {  } { { "registro_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194194 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_bol " "Found entity 1: registro_bol" {  } { { "registro_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_bol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_bol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_bol-fsm " "Found design unit 1: Control_bol-fsm" {  } { { "Control_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_bol " "Found entity 1: Control_bol" {  } { { "Control_bol.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control_bol.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pelota.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pelota.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pelota-rtl " "Found design unit 1: Pelota-rtl" {  } { { "Pelota.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194201 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pelota " "Found entity 1: Pelota" {  } { { "Pelota.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "Control.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194204 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_sseg-functional " "Found design unit 1: bin_to_sseg-functional" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/bin_to_sseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194208 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_sseg " "Found entity 1: bin_to_sseg" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/bin_to_sseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-fsm " "Found design unit 1: debounce-fsm" {  } { { "debounce.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194211 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estados-fsm " "Found design unit 1: estados-fsm" {  } { { "estados.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/estados.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194214 ""} { "Info" "ISGN_ENTITY_NAME" "1 estados " "Found entity 1: estados" {  } { { "estados.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/estados.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong " "Elaborating entity \"Pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621481194398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_VGA control_VGA:Pantalla " "Elaborating entity \"control_VGA\" for hierarchy \"control_VGA:Pantalla\"" {  } { { "Pong.vhd" "Pantalla" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter control_VGA:Pantalla\|univ_bin_counter:horizontal " "Elaborating entity \"univ_bin_counter\" for hierarchy \"control_VGA:Pantalla\|univ_bin_counter:horizontal\"" {  } { { "control_VGA.vhd" "horizontal" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generador control_VGA:Pantalla\|generador:sincronismo " "Elaborating entity \"generador\" for hierarchy \"control_VGA:Pantalla\|generador:sincronismo\"" {  } { { "control_VGA.vhd" "sincronismo" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla control_VGA:Pantalla\|Pantalla:Visualiza " "Elaborating entity \"Pantalla\" for hierarchy \"control_VGA:Pantalla\|Pantalla:Visualiza\"" {  } { { "control_VGA.vhd" "Visualiza" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_azul control_VGA:Pantalla\|ram_azul:memoria2 " "Elaborating entity \"ram_azul\" for hierarchy \"control_VGA:Pantalla\|ram_azul:memoria2\"" {  } { { "control_VGA.vhd" "memoria2" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\"" {  } { { "ram_azul.vhd" "altsyncram_component" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\"" {  } { { "ram_azul.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621481194502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component " "Instantiated megafunction \"control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../final1.mif " "Parameter \"init_file\" = \"../final1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 427 " "Parameter \"numwords_a\" = \"427\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 640 " "Parameter \"width_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194503 ""}  } { { "ram_azul.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/ram_azul.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621481194503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c91 " "Found entity 1: altsyncram_0c91" {  } { { "db/altsyncram_0c91.tdf" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/db/altsyncram_0c91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621481194677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621481194677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0c91 control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\|altsyncram_0c91:auto_generated " "Elaborating entity \"altsyncram_0c91\" for hierarchy \"control_VGA:Pantalla\|ram_azul:memoria2\|altsyncram:altsyncram_component\|altsyncram_0c91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_generator control_VGA:Pantalla\|image_generator:Background " "Elaborating entity \"image_generator\" for hierarchy \"control_VGA:Pantalla\|image_generator:Background\"" {  } { { "control_VGA.vhd" "Background" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/control_VGA.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Raquetas Raquetas:Jugadores " "Elaborating entity \"Raquetas\" for hierarchy \"Raquetas:Jugadores\"" {  } { { "Pong.vhd" "Jugadores" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_raq Raquetas:Jugadores\|Control_raq:controll " "Elaborating entity \"Control_raq\" for hierarchy \"Raquetas:Jugadores\|Control_raq:controll\"" {  } { { "Raquetas.vhd" "controll" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Posicion_raq Raquetas:Jugadores\|Posicion_raq:pos_r1 " "Elaborating entity \"Posicion_raq\" for hierarchy \"Raquetas:Jugadores\|Posicion_raq:pos_r1\"" {  } { { "Raquetas.vhd" "pos_r1" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_raq Raquetas:Jugadores\|registro_raq:reg_1 " "Elaborating entity \"registro_raq\" for hierarchy \"Raquetas:Jugadores\|registro_raq:reg_1\"" {  } { { "Raquetas.vhd" "reg_1" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter Raquetas:Jugadores\|univ_bin_counter:contador " "Elaborating entity \"univ_bin_counter\" for hierarchy \"Raquetas:Jugadores\|univ_bin_counter:contador\"" {  } { { "Raquetas.vhd" "contador" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Raquetas:Jugadores\|debounce:boton " "Elaborating entity \"debounce\" for hierarchy \"Raquetas:Jugadores\|debounce:boton\"" {  } { { "Raquetas.vhd" "boton" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Raquetas.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_FSM Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM " "Elaborating entity \"debounce_FSM\" for hierarchy \"Raquetas:Jugadores\|debounce:boton\|debounce_FSM:FSM\"" {  } { { "debounce.vhd" "FSM" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff Raquetas:Jugadores\|debounce:boton\|my_dff:FF " "Elaborating entity \"my_dff\" for hierarchy \"Raquetas:Jugadores\|debounce:boton\|my_dff:FF\"" {  } { { "debounce.vhd" "FF" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/debounce.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pelota Pelota:Bola_mov " "Elaborating entity \"Pelota\" for hierarchy \"Pelota:Bola_mov\"" {  } { { "Pong.vhd" "Bola_mov" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_bol Pelota:Bola_mov\|registro_bol:registro " "Elaborating entity \"registro_bol\" for hierarchy \"Pelota:Bola_mov\|registro_bol:registro\"" {  } { { "Pelota.vhd" "registro" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_bol Pelota:Bola_mov\|Control_bol:mov_bola " "Elaborating entity \"Control_bol\" for hierarchy \"Pelota:Bola_mov\|Control_bol:mov_bola\"" {  } { { "Pelota.vhd" "mov_bola" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter Pelota:Bola_mov\|univ_bin_counter:contador " "Elaborating entity \"univ_bin_counter\" for hierarchy \"Pelota:Bola_mov\|univ_bin_counter:contador\"" {  } { { "Pelota.vhd" "contador" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pelota.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:control_juego " "Elaborating entity \"Control\" for hierarchy \"Control:control_juego\"" {  } { { "Pong.vhd" "control_juego" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Pong.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_sseg Control:control_juego\|bin_to_sseg:puntajeA " "Elaborating entity \"bin_to_sseg\" for hierarchy \"Control:control_juego\|bin_to_sseg:puntajeA\"" {  } { { "Control.vhd" "puntajeA" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter Control:control_juego\|univ_bin_counter:conteo1 " "Elaborating entity \"univ_bin_counter\" for hierarchy \"Control:control_juego\|univ_bin_counter:conteo1\"" {  } { { "Control.vhd" "conteo1" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estados Control:control_juego\|estados:estado " "Elaborating entity \"estados\" for hierarchy \"Control:control_juego\|estados:estado\"" {  } { { "Control.vhd" "estado" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/Control.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621481194821 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "registro_raq.vhd" "" { Text "C:/Daniel/Decimo_Semestre/Diseño_en_FPGA/Tareas/pong/Grupo 10/Pong/registro_raq.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1621481196548 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1621481196548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621481197410 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1621481199117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621481199648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621481199648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1804 " "Implemented 1804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621481199877 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621481199877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1128 " "Implemented 1128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621481199877 ""} { "Info" "ICUT_CUT_TM_RAMS" "640 " "Implemented 640 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621481199877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621481199877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621481199927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:26:39 2021 " "Processing ended: Wed May 19 22:26:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621481199927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621481199927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621481199927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621481199927 ""}
