`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 1
 
 
 

`line 5 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
 

`line 7 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
module prim_subreg_shadow #(
  parameter int            DW       = 32  ,
  parameter                SWACCESS = "RW",  
  parameter logic [DW-1:0] RESVAL   = '0     
) (
  input clk_i,
  input rst_ni,

`line 15 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
   
  input          re,
   
  input          we,
  input [DW-1:0] wd,

`line 22 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
  input          de,
  input [DW-1:0] d,

`line 26 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
  output logic          qe,
  output logic [DW-1:0] q,
  output logic [DW-1:0] qs,

`line 31 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
  output logic err_update,
  output logic err_storage
);

`line 36 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
  logic          phase_clear;
  logic          phase_q;
  logic          staged_we, shadow_we, committed_we;
  logic          staged_de, shadow_de, committed_de;

`line 42 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
  logic          staged_qe, shadow_qe, committed_qe;
  logic [DW-1:0] staged_q,  shadow_q,  committed_q;
  logic [DW-1:0] committed_qs;

`line 47 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
   
  logic          wr_en;
  logic [DW-1:0] wr_data;

`line 52 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
  prim_subreg_arb #(
    .DW       ( DW       ),
    .SWACCESS ( SWACCESS )
  ) wr_en_data_arb (
    .we      ( we      ),
    .wd      ( wd      ),
    .de      ( de      ),
    .d       ( d       ),
    .q       ( q       ),
    .wr_en   ( wr_en   ),
    .wr_data ( wr_data )
  );

`line 65 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
   
   
  assign phase_clear = (SWACCESS == "RO") ? 1'b0 : re;

`line 70 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
   
   
  always_ff @(posedge clk_i or negedge rst_ni) begin : phase_reg
    if (!rst_ni) begin
      phase_q <= 1'b0;
    end else if (wr_en) begin
      phase_q <= ~phase_q;
    end else if (phase_clear) begin
      phase_q <= 1'b0;
    end
  end

`line 83 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
   
   
  assign staged_we = we & ~phase_q;
  assign staged_de = de & ~phase_q;
  prim_subreg #(
    .DW       ( DW       ),
    .SWACCESS ( SWACCESS ),
    .RESVAL   ( ~RESVAL  )
  ) staged_reg (
    .clk_i    ( clk_i     ),
    .rst_ni   ( rst_ni    ),
    .we       ( staged_we ),
    .wd       ( ~wd       ),
    .de       ( staged_de ),
    .d        ( ~d        ),
    .qe       ( staged_qe ),
    .q        ( staged_q  ),
    .qs       (           )
  );

`line 104 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
   
   
   
   
  assign shadow_we = we & phase_q & ~err_update;
  assign shadow_de = de & phase_q & ~err_update;
  prim_subreg #(
    .DW       ( DW       ),
    .SWACCESS ( SWACCESS ),
    .RESVAL   ( ~RESVAL  )
  ) shadow_reg (
    .clk_i    ( clk_i     ),
    .rst_ni   ( rst_ni    ),
    .we       ( shadow_we ),
    .wd       ( staged_q  ),
    .de       ( shadow_de ),
    .d        ( staged_q  ),
    .qe       ( shadow_qe ),
    .q        ( shadow_q  ),
    .qs       (           )
  );

`line 127 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
   
   
  assign committed_we = shadow_we;
  assign committed_de = shadow_de;
  prim_subreg #(
    .DW       ( DW       ),
    .SWACCESS ( SWACCESS ),
    .RESVAL   ( RESVAL   )
  ) committed_reg (
    .clk_i    ( clk_i        ),
    .rst_ni   ( rst_ni       ),
    .we       ( committed_we ),
    .wd       ( wd           ),
    .de       ( committed_de ),
    .d        ( d            ),
    .qe       ( committed_qe ),
    .q        ( committed_q  ),
    .qs       ( committed_qs )
  );

`line 148 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
  assign err_update  = (~staged_q != wr_data) ? phase_q & wr_en : 1'b0;
  assign err_storage = (~shadow_q != committed_q);

`line 152 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
   
  assign qe = staged_qe | shadow_qe | committed_qe;
  assign q  = committed_q;
  assign qs = committed_qs;

`line 157 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 0
endmodule

`line 159 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv" 2
