SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Thu Jan 23 16:59:12 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n line_buffer -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 512 -width 96 -rwidth 96 -reset_rel SYNC -pe -1 -pf -1 
    Circuit name     : line_buffer
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
    Inputs       : Data[95:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
    Outputs      : Q[95:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : line_buffer.edn
    Verilog output   : line_buffer.v
    Verilog template : line_buffer_tmpl.v
    Verilog testbench: tb_line_buffer_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : line_buffer.srp
    Estimated Resource Usage:
            LUT : 97
            EBR : 3
            Reg : 102
  
END   SCUBA Module Synthesis

