{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721412541437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721412541437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 15:09:01 2024 " "Processing started: Fri Jul 19 15:09:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721412541437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412541437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selena_gomes -c selena_gomes " "Command: quartus_map --read_settings_files=on --write_settings_files=off selena_gomes -c selena_gomes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412541438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721412541544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721412541544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412546481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412546482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nivel_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file nivel_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 nivel_caixa " "Found entity 1: nivel_caixa" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412546482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_t " "Found entity 1: flipflop_t" {  } { { "flipflop_t.v" "" { Text "/home/aluno/PBL3_implementa3/flipflop_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412546482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rega REGA MEF1.v(1) " "Verilog HDL Declaration information at MEF1.v(1): object \"rega\" differs only in case from object \"REGA\" in the same scope" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_implementa3/MEF1.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721412546483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF1.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF1 " "Found entity 1: MEF1" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_implementa3/MEF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412546483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "asp ASP MEF2.v(1) " "Verilog HDL Declaration information at MEF2.v(1): object \"asp\" differs only in case from object \"ASP\" in the same scope" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_implementa3/MEF2.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721412546483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "got GOT MEF2.v(1) " "Verilog HDL Declaration information at MEF2.v(1): object \"got\" differs only in case from object \"GOT\" in the same scope" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_implementa3/MEF2.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721412546483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF2.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF2 " "Found entity 1: MEF2" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_implementa3/MEF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412546483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adb ADB limp_register.v(1) " "Verilog HDL Declaration information at limp_register.v(1): object \"adb\" differs only in case from object \"ADB\" in the same scope" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_implementa3/limp_register.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file limp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 limp_register " "Found entity 1: limp_register" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_implementa3/limp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412546484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valida_rega.v 1 1 " "Found 1 design units, including 1 entities, in source file valida_rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 valida_rega " "Found entity 1: valida_rega" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_implementa3/valida_rega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721412546484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adbN main.v(5) " "Verilog HDL Implicit Net warning at main.v(5): created implicit net for \"adbN\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega main.v(6) " "Verilog HDL Implicit Net warning at main.v(6): created implicit net for \"rega\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega_begin main.v(8) " "Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"rega_begin\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c main.v(9) " "Verilog HDL Implicit Net warning at main.v(9): created implicit net for \"c\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega_open main.v(11) " "Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"rega_open\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Low main.v(12) " "Verilog HDL Implicit Net warning at main.v(12): created implicit net for \"Low\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aduba main.v(13) " "Verilog HDL Implicit Net warning at main.v(13): created implicit net for \"aduba\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency1 main.v(15) " "Verilog HDL Implicit Net warning at main.v(15): created implicit net for \"new_frequency1\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency2 main.v(16) " "Verilog HDL Implicit Net warning at main.v(16): created implicit net for \"new_frequency2\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency3 main.v(17) " "Verilog HDL Implicit Net warning at main.v(17): created implicit net for \"new_frequency3\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency4 main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"new_frequency4\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency5 main.v(19) " "Verilog HDL Implicit Net warning at main.v(19): created implicit net for \"new_frequency5\"" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_1 divisor_clock.v(8) " "Verilog HDL Implicit Net warning at divisor_clock.v(8): created implicit net for \"wire_1\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_2 divisor_clock.v(9) " "Verilog HDL Implicit Net warning at divisor_clock.v(9): created implicit net for \"wire_2\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_3 divisor_clock.v(10) " "Verilog HDL Implicit Net warning at divisor_clock.v(10): created implicit net for \"wire_3\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_4 divisor_clock.v(11) " "Verilog HDL Implicit Net warning at divisor_clock.v(11): created implicit net for \"wire_4\"" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN nivel_caixa.v(10) " "Verilog HDL Implicit Net warning at nivel_caixa.v(10): created implicit net for \"resetN\"" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN MEF1.v(11) " "Verilog HDL Implicit Net warning at MEF1.v(11): created implicit net for \"resetN\"" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_implementa3/MEF1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN MEF2.v(8) " "Verilog HDL Implicit Net warning at MEF2.v(8): created implicit net for \"resetN\"" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_implementa3/MEF2.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546484 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetN limp_register.v(12) " "Verilog HDL Implicit Net warning at limp_register.v(12): created implicit net for \"resetN\"" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_implementa3/limp_register.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adbn limp_register.v(13) " "Verilog HDL Implicit Net warning at limp_register.v(13): created implicit net for \"adbn\"" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_implementa3/limp_register.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(8) " "Verilog HDL Instantiation warning at divisor_clock.v(8): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(9) " "Verilog HDL Instantiation warning at divisor_clock.v(9): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(10) " "Verilog HDL Instantiation warning at divisor_clock.v(10): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(11) " "Verilog HDL Instantiation warning at divisor_clock.v(11): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor_clock.v(13) " "Verilog HDL Instantiation warning at divisor_clock.v(13): instance has no name" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(15) " "Verilog HDL Instantiation warning at main.v(15): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(16) " "Verilog HDL Instantiation warning at main.v(16): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(17) " "Verilog HDL Instantiation warning at main.v(17): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(19) " "Verilog HDL Instantiation warning at main.v(19): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(25) " "Verilog HDL Instantiation warning at main.v(25): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(27) " "Verilog HDL Instantiation warning at main.v(27): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(28) " "Verilog HDL Instantiation warning at main.v(28): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/PBL3_implementa3/main.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721412546485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721412546518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor clock_divisor:comb_10 " "Elaborating entity \"clock_divisor\" for hierarchy \"clock_divisor:comb_10\"" {  } { { "main.v" "comb_10" { Text "/home/aluno/PBL3_implementa3/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_t clock_divisor:comb_10\|flipflop_t:comb_3 " "Elaborating entity \"flipflop_t\" for hierarchy \"clock_divisor:comb_10\|flipflop_t:comb_3\"" {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nivel_caixa nivel_caixa:comb_15 " "Elaborating entity \"nivel_caixa\" for hierarchy \"nivel_caixa:comb_15\"" {  } { { "main.v" "comb_15" { Text "/home/aluno/PBL3_implementa3/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 nivel_caixa.v(18) " "Verilog HDL assignment warning at nivel_caixa.v(18): truncated value with size 4 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(29) " "Verilog HDL assignment warning at nivel_caixa.v(29): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(35) " "Verilog HDL assignment warning at nivel_caixa.v(35): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(42) " "Verilog HDL assignment warning at nivel_caixa.v(42): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(44) " "Verilog HDL assignment warning at nivel_caixa.v(44): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(45) " "Verilog HDL assignment warning at nivel_caixa.v(45): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(50) " "Verilog HDL assignment warning at nivel_caixa.v(50): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(51) " "Verilog HDL assignment warning at nivel_caixa.v(51): truncated value with size 32 to match size of target (3)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ve nivel_caixa.v(25) " "Verilog HDL Always Construct warning at nivel_caixa.v(25): inferring latch(es) for variable \"ve\", which holds its previous value in one or more paths through the always construct" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state nivel_caixa.v(25) " "Verilog HDL Always Construct warning at nivel_caixa.v(25): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] nivel_caixa.v(25) " "Inferred latch for \"next_state\[0\]\" at nivel_caixa.v(25)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] nivel_caixa.v(25) " "Inferred latch for \"next_state\[1\]\" at nivel_caixa.v(25)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] nivel_caixa.v(25) " "Inferred latch for \"next_state\[2\]\" at nivel_caixa.v(25)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ve nivel_caixa.v(25) " "Inferred latch for \"ve\" at nivel_caixa.v(25)" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 "|main|nivel_caixa:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limp_register limp_register:comb_16 " "Elaborating entity \"limp_register\" for hierarchy \"limp_register:comb_16\"" {  } { { "main.v" "comb_16" { Text "/home/aluno/PBL3_implementa3/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF2 MEF2:comb_17 " "Elaborating entity \"MEF2\" for hierarchy \"MEF2:comb_17\"" {  } { { "main.v" "comb_17" { Text "/home/aluno/PBL3_implementa3/main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF1 MEF1:comb_18 " "Elaborating entity \"MEF1\" for hierarchy \"MEF1:comb_18\"" {  } { { "main.v" "comb_18" { Text "/home/aluno/PBL3_implementa3/main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721412546529 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546535 "|main|clock_divisor:comb_10|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546535 "|main|clock_divisor:comb_10|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546535 "|main|clock_divisor:comb_10|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546535 "|main|clock_divisor:comb_10|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_7" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_6" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_5" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546536 "|main|clock_divisor:comb_10|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_4" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546537 "|main|clock_divisor:comb_10|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisor_clock.v" "comb_3" { Text "/home/aluno/PBL3_implementa3/divisor_clock.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721412546537 "|main|clock_divisor:comb_10|flipflop_t:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721412546719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nivel_caixa:comb_15\|ve " "Latch nivel_caixa:comb_15\|ve has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_15\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_15\|state\[1\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721412546722 ""}  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721412546722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nivel_caixa:comb_15\|next_state\[0\] " "Latch nivel_caixa:comb_15\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_15\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_15\|state\[0\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721412546722 ""}  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721412546722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nivel_caixa:comb_15\|next_state\[1\] " "Latch nivel_caixa:comb_15\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_15\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_15\|state\[1\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721412546722 ""}  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721412546722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nivel_caixa:comb_15\|next_state\[2\] " "Latch nivel_caixa:comb_15\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_15\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_15\|state\[2\]" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721412546722 ""}  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_implementa3/nivel_caixa.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721412546722 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721412546744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721412546747 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721412546747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721412546747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721412546747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/PBL3_implementa3/output_files/selena_gomes.map.smsg " "Generated suppressed messages file /home/aluno/PBL3_implementa3/output_files/selena_gomes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721412546773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 15:09:06 2024 " "Processing ended: Fri Jul 19 15:09:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721412546773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721412546773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721412546773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721412546773 ""}
