Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wa3' [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/arm.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wa3' [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/arm.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/datapath.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/datapath.v:142]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/datapath.v:150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/carlo/OneDrive/Escritorio/CodigosArqui/ProyectoArquiFinalCarlosHanks/ProyectoCarlosHanks/project_2.srcs/sources_1/new/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider2
Compiling module xil_defaultlib.mainfsm
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.flop2c(WIDTH=2)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flop2c(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.flopr2
Compiling module xil_defaultlib.muxs1(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.AddFP
Compiling module xil_defaultlib.MulFP
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.hFSM
Compiling module xil_defaultlib.HexTo7Segment
Compiling module xil_defaultlib.hex_display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
