project -load "D:/project/program/QUARTUS/eda/Verilog1/synthesis/Verilog1_syn.prj"
project -run -clean
project -save
