m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Boody/CompArch/ComputerArchitecture/Project
<<<<<<< Updated upstream
R0
<<<<<<< Updated upstream
!i122 975
R0
Z1 8D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd
Z2 FD:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
VZB>SEmbczT^:UP]0H;WJK3
!s100 k@EWQBFb>@[cIkhlT4G[f2
Z3 OV;C;2020.1;71
32
Z4 !s110 1681943341
!i10b 1
Z5 !s108 1681943341.000000
Z6 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd|
Z7 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
Z8 o-work work -2002 -explicit
Z9 tExplicit 1 CvgOpt 0
Z10 =======
!i122 947
dC:/Extra_D/Ali_kolya/Ali Year 3/Projects & Assignments/Term 2/Computer Architecture/Project/Code/Project
8C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd
FC:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd
l0
L7 1
Vz1YVoO@_LVUFG^Bb;<C;P3
!s100 8`SAmOob5=m2bF[F2bGLU3
Z11 !s110 1681943340
32
Z12 !s110 1681950169
!i10b 1
Z13 !s108 1681950169.000000
Z14 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd|
Z15 !s107 C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd|
!i113 1
R8
Z16 w1681854937
Amem1stagedesign
Z17 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z18 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z19 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z20 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z21 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
DEx4 work 9 mem1stage 0 22 z1YVoO@_LVUFG^Bb;<C;P3
!i122 947
l46
L31 44
VT:3>ejF47a2Z3Sh8f6MZF3
!s100 9Dc8ZJZYA?4Gk:EI6P3hY0
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R8
<<<<<<< Updated upstream
Z22 DEx4 work 11 memorystage 0 22 ZB>SEmbczT^:UP]0H;WJK3
!i122 975
R10
R22
!i122 942
R0
<<<<<<< Updated upstream
R3
32
R4
!i10b 1
R5
R6
R7
!i113 1
R8
R9
R0
<<<<<<< Updated upstream
Z23 !s108 1681943339.000000
Z24 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/my_nDFF.vhd|
Z25 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/my_nDFF.vhd|
R10
R1
Z26 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
Z27 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
R0
<<<<<<< Updated upstream
R23
R24
R25
R10
R1
R26
R27
R0
<<<<<<< Updated upstream
w1681942375
R17
R20
R21
!i122 961
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd
R10
w1681941598
R17
R20
R21
!i122 923
Z28 8D:/Boody/CompArch/ComputerArchitecture/Project/ALU.vhd
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
<<<<<<< Updated upstream
R23
Z29 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd|
Z30 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd|
R10
R1
Z31 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
Z32 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
R0
<<<<<<< Updated upstream
R23
R29
R30
R10
R1
R31
R32
R0
<<<<<<< Updated upstream
!i122 978
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd
R10
!i122 940
R28
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
<<<<<<< Updated upstream
R5
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd|
Z34 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd|
R10
Z35 !s108 1681942437.000000
Z36 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
Z37 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
R0
<<<<<<< Updated upstream
Z38 DEx4 work 14 writebackstage 0 22 ?SX>Uaj_=S1WdGd_ol4390
R22
DEx4 work 14 ex_mem1_buffer 0 22 c=@OggLg_Nh3I2G^c@G]X1
DEx4 work 14 executionstage 0 22 o8R=CRN:5=kAbcAfVZ5Sd0
DEx4 work 12 id_ex_buffer 0 22 ;?I75YcZgT`OT_0>5^<Z72
R10
DEx4 work 14 writebackstage 0 22 o^1[SHkKnoTPcYS73CC8c2
DEx4 work 11 memorystage 0 22 fJhW^<ool1RF2W8FV<2cU2
8D:/Boody/CompArch/ComputerArchitecture/Project/executionStage.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/fetchStage.vhd
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
R0
<<<<<<< Updated upstream
R5
R33
R34
R10
R35
R36
R37
R0
<<<<<<< Updated upstream
Z39 w1677934418
R10
R39
R0
<<<<<<< Updated upstream
Z40 8D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
Z41 FD:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
R10
R40
R41
R0
<<<<<<< Updated upstream
Z42 !s110 1681648922
!i10b 1
Z43 !s108 1681648922.000000
Z44 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
Z45 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
R10
R42
!i10b 1
R43
R44
R45
R0
<<<<<<< Updated upstream
R42
!i10b 1
R43
R44
R45
R10
R42
!i10b 1
R43
R44
R45
R0
<<<<<<< Updated upstream
w1681921012
R17
R20
R21
!i122 964
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd
R10
w1681813133
R17
R20
R21
!i122 926
R28
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
<<<<<<< Updated upstream
Z46 !s108 1681943340.000000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd|
Z48 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd|
R10
Z49 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/controlUnit.vhd|
Z50 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
Z51 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
R0
<<<<<<< Updated upstream
R46
R47
R48
R10
R49
R50
R51
R0
<<<<<<< Updated upstream
R0
<<<<<<< Updated upstream
R46
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/writeBackMux.vhd|
Z53 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/writeBackMux.vhd|
R10
R49
Z54 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
Z55 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
R0
<<<<<<< Updated upstream
R46
R52
R53
R10
R49
R54
R55
R0
<<<<<<< Updated upstream
w1681931034
R17
R20
R21
!i122 979
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd
R10
w1681930541
R17
R20
R21
!i122 941
R28
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
<<<<<<< Updated upstream
R5
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd|
Z57 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd|
R10
Z58 w1681823009
Z59 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
Z60 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
R0
<<<<<<< Updated upstream
R38
!i122 979
l18
Z61 L17 10
VG38Fe<1^c5oE@fA;]o8Q81
Z62 !s100 :KJ_VIc34``VQnAk9Z=Ao3
R3
32
Z63 !s110 1681943342
!i10b 1
R5
R56
R57
R10
R52
!i122 941
l18
R61
V;OYlhjh^B_HnFZVR9Xazf2
R62
R11
33
FD:/Boody/CompArch/ComputerArchitecture/Project/instructionCache.vhd
!i10b 1
R58
R59
R60
R0
>>>>>>> Stashed changes
R17
R18
R19
R20
R21
R0
>>>>>>> Stashed changes
R0
Amemorystagedesign
R17
R18
R19
R20
R21
>>>>>>> Stashed changes
l77
Z64 L43 60
V82XSPQA]]>A<;kbDR<oN<2
!s100 f?4:;X0LiW27HfWBX8o<T2
R0
>>>>>>> Stashed changes
l0
L5 1
Z65 V]T:7DA>@ZL1HQmiZe6:543
Z66 !s100 a<l3KZF3co3bJ6mVPomZP1
R3
33
R11
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
Z67 o-work work -2008 -explicit
R9
R0
Aa_my_ndff
R20
R21
Z68 DEx4 work 7 my_ndff 0 22 ]T:7DA>@ZL1HQmiZe6:543
!i122 963
l14
Z69 L13 13
Z70 VgRnf=;W>B=e]B_TkIo^lQ0
Z71 !s100 70]nkXAEPk[>EQS1k2VK23
R3
33
R11
!i10b 1
>>>>>>> Stashed changes
!i113 1
R67
R9
R0
>>>>>>> Stashed changes
l0
L5 1
Z72 VWF@;CiRgTm]:<@ncD8FZl3
Z73 !s100 N`BAT578LdKDSN108:nho2
R3
33
Z74 !s110 1681943339
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R67
R9
R0
Apc_design
R17
R20
R21
Z75 DEx4 work 2 pc 0 22 WF@;CiRgTm]:<@ncD8FZl3
!i122 961
l14
Z76 L13 20
Vi^PM8ABDJ_6Sm89B:NznT2
!s100 CXl0Ri_k]:401o>l[SZL`2
R3
33
R74
!i10b 1
>>>>>>> Stashed changes
!i113 1
R67
R9
R0
>>>>>>> Stashed changes
l0
L6 1
V=c<C<GOPNF43h8@YMdjNd1
Z77 !s100 5XooW95CJgn?>^Vo0WX`O3
R3
32
R4
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Aprocessor_design
>>>>>>> Stashed changes
DEx4 work 13 decodingstage 0 22 BeaCHC8dfK47KBe3?gH@l0
DEx4 work 12 if_id_buffer 0 22 5fdY6j3k9KEJLag0nTf?I2
R18
R19
DEx4 work 10 fetchstage 0 22 1jmT?mh^0G`hG?5if:LBB0
R17
R20
R21
DEx4 work 9 processor 0 22 =c<C<GOPNF43h8@YMdjNd1
!i122 978
l55
L15 64
V8PLf4YM1[aQ5T2MojXI0K0
!s100 ^PT`cQdohZC?CT80JEkI`2
R3
32
R4
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
>>>>>>> Stashed changes
R20
R21
!i122 7
R0
>>>>>>> Stashed changes
l0
L4 1
V7NWHjOO;J52E9WV9Y3g<Q0
!s100 l>Pi2]bzY1og05J29QUCK2
R3
33
R0
>>>>>>> Stashed changes
!i113 1
R67
R9
R0
Aregfiledesign
R20
R21
DEx4 work 7 regfile 0 22 7NWHjOO;J52E9WV9Y3g<Q0
!i122 7
l40
L16 39
V2g[3L5N4ca50h8kfXX_9b0
!s100 70Zha7SjTEl_Cj4jIZZkG1
R3
33
>>>>>>> Stashed changes
!i113 1
R67
R9
R0
>>>>>>> Stashed changes
l0
L5 1
VVUF9:zUJCUTXlmV0Yi1CG2
Z78 !s100 M4`PjnPo>L5:0bbJ6ej4c2
R3
32
R11
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Aregfilememdesign
R17
R20
R21
Z79 DEx4 work 10 regfilemem 0 22 VUF9:zUJCUTXlmV0Yi1CG2
!i122 964
l25
Z80 L20 25
VaPRbG0j8NSo@[khM3na_<2
Z81 !s100 mNa<69lOXRgkD<]MT;k?H0
R3
32
R11
!i10b 1
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
>>>>>>> Stashed changes
l0
L5 1
VPVfP;n1fBa@lZG>Rie1Ve1
Z82 !s100 f9J=QmfUF4EERC7X]MmL^1
R3
32
R11
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Amymux
R17
R20
R21
DEx4 work 12 writebackmux 0 22 PVfP;n1fBa@lZG>Rie1Ve1
!i122 968
l16
Z83 L15 4
VPoPf3m9KL4;eWRiO^BA;00
Z84 !s100 ][H?eh]TYa27ZeA_NGl0a1
R3
32
R11
!i10b 1
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
>>>>>>> Stashed changes
l0
L5 1
V?SX>Uaj_=S1WdGd_ol4390
!s100 ggX@Hk8>Ih4aAi[zIOk_g2
R3
32
R63
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Amywritebackstage
R17
R20
R21
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Ealu
Z85 w1681826157
R17
R18
R19
R20
R21
!i122 1531
Z86 dF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project
Z87 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd
Z88 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd
l0
L7 1
VC4^JoX[F]=[LfGc;0]Dcl0
!s100 mfL9YOMWS7C21cH^8FkE:0
R3
33
Z89 !s110 1683229727
!i10b 1
Z90 !s108 1683229727.000000
Z91 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd|
Z92 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd|
!i113 1
R67
R9
Aaludesign
R17
R18
R19
R20
R21
DEx4 work 3 alu 0 22 C4^JoX[F]=[LfGc;0]Dcl0
!i122 1531
l20
L16 90
Va3g`ZR56W_IkB[n?<8k:K1
!s100 9;F<@;lZV1LB3L0=k>V9B2
R3
33
R89
!i10b 1
R90
R91
R92
!i113 1
R67
R9
Econtrolunit
Z93 w1683213349
R17
R20
R21
!i122 1532
R86
Z94 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd
Z95 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd
l0
L6 1
VS=9:8UW]dIOAI^4K6aZ2Q0
!s100 bFEkO20Vd:_14N_j<<VYM0
R3
33
R89
!i10b 1
R90
Z96 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd|
Z97 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd|
!i113 1
R67
R9
Acontrolunitdesign
R17
R20
R21
Z98 DEx4 work 11 controlunit 0 22 S=9:8UW]dIOAI^4K6aZ2Q0
!i122 1532
l31
L22 80
VX5]9dCHOZeJ_R;KA6B;J[0
!s100 g[k2ESg<>0YE;oMLTNF[Y1
R3
33
R89
!i10b 1
R90
R96
R97
!i113 1
R67
R9
Econtrolunit_tb
Z99 w1681779317
R20
R21
!i122 1533
R86
Z100 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd
Z101 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd
l0
L5 1
V5h>32LX00DTzZO^K=?6890
!s100 m?lEo3YaYP1W=VDMnolYg2
R3
33
Z102 !s110 1683229728
!i10b 1
R90
Z103 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd|
Z104 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd|
!i113 1
R67
R9
Atb
R20
R21
DEx4 work 14 controlunit_tb 0 22 5h>32LX00DTzZO^K=?6890
!i122 1533
l30
L8 196
V1Tik=;d`[FX^Pizb]nD2o3
!s100 >>UMdU^O<7Wz^i75SZL`W1
R3
33
R102
!i10b 1
R90
R103
R104
!i113 1
R67
R9
Edatamem
Z105 w1683165901
R17
R20
R21
!i122 1534
R86
Z106 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd
Z107 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd
l0
L5 1
VB^lfj@^nAG683?IWL[WMd3
!s100 FHI7anIj7IE]LRSQ9zVk?1
R3
33
R102
!i10b 1
Z108 !s108 1683229728.000000
Z109 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd|
Z110 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd|
!i113 1
R67
R9
Adatamemdesign
R17
R20
R21
DEx4 work 7 datamem 0 22 B^lfj@^nAG683?IWL[WMd3
!i122 1534
l26
L22 33
VSZhNiH3MB_2Y[@G``cjN>1
!s100 m@3a];3G?lG5XKV_LYNKn1
R3
33
R102
!i10b 1
R108
R109
R110
!i113 1
R67
R9
Edecodingstage
Z111 w1683213174
R17
R20
R21
!i122 1535
R86
Z112 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd
Z113 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd
l0
L5 1
V:b_<Tmf>T0MXbP]i>61X@0
!s100 @e;jQ[m@ZGO>LN][e[OAD0
R3
33
R102
!i10b 1
R108
Z114 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd|
Z115 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd|
!i113 1
R67
R9
Adecoding
R79
R98
R17
R20
R21
Z116 DEx4 work 13 decodingstage 0 22 :b_<Tmf>T0MXbP]i>61X@0
!i122 1535
l26
L24 8
V3e>lA7:;[@i7GmeTgV^I12
!s100 K:JXPa1RV`m1DoP43Ogia0
R3
33
R102
!i10b 1
R108
R114
R115
!i113 1
R67
R9
Eex_mem1_buffer
Z117 w1681917850
R17
R18
R19
R20
R21
!i122 1536
R86
Z118 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
Z119 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
l0
L7 1
VnaML4WkkzR3bcY;CL5lG10
!s100 Pg0QVHQIl7X?CRZB9VT<i0
R3
33
R102
!i10b 1
R108
Z120 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
Z121 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
!i113 1
R67
R9
Aex_mem1_bufferdesign
R17
R18
R19
R20
R21
Z122 DEx4 work 14 ex_mem1_buffer 0 22 naML4WkkzR3bcY;CL5lG10
!i122 1536
l37
L22 36
V2oS3]mV3<joFo6keanLMm0
!s100 P6SeFI18A@9Of<G@SNA2Q1
R3
33
R102
!i10b 1
R108
R120
R121
!i113 1
R67
R9
Eexecutionstage
Z123 w1683228120
R17
R18
R19
R20
R21
!i122 1537
R86
Z124 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd
Z125 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd
l0
L7 1
VJ6ahcEY2M[6PL8ebA6ded0
!s100 1:@IT5Sj903n<]0@MQD5D1
R3
33
R102
!i10b 1
R108
Z126 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd|
Z127 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd|
!i113 1
R67
R9
Aexecutionstagedesign
R17
R18
R19
R20
R21
Z128 DEx4 work 14 executionstage 0 22 J6ahcEY2M[6PL8ebA6ded0
!i122 1537
l53
L21 47
V@VNKgQZU^UJ?m0dLO6:gS2
!s100 R@[a<;i7Ch:ACm5nZhVoH3
R3
33
R102
!i10b 1
R108
R126
R127
!i113 1
R67
R9
Efetchstage
Z129 w1683213539
R17
R18
R19
R20
R21
!i122 1538
R86
Z130 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd
Z131 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd
l0
L7 1
VA?<84`eVWNQgKO8MPCh2b2
!s100 h@6Q4RW:NW;VXeghXgV9[0
R3
33
Z132 !s110 1683229729
!i10b 1
Z133 !s108 1683229729.000000
Z134 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd|
Z135 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd|
!i113 1
R67
R9
Afetchstagedesign
R17
R18
R19
R20
R21
Z136 DEx4 work 10 fetchstage 0 22 A?<84`eVWNQgKO8MPCh2b2
!i122 1538
l42
L15 38
VW@KID_Yf;7eXESz5YoL]m3
!s100 A<caQ4kYK;JBWZYL334iN0
R3
33
R132
!i10b 1
R133
R134
R135
!i113 1
R67
R9
Eflagcontrolunit
Z137 w1683223908
R17
R18
R19
R20
R21
!i122 1539
R86
Z138 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd
Z139 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd
l0
L7 1
VL9Q2L^2^fDB`UQ1T;c;6V0
!s100 E?A<Y34]bc:`8GD9MNCI90
R3
33
R132
!i10b 1
R133
Z140 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd|
Z141 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd|
!i113 1
R67
R9
Aflagcontrolunitdesign
R17
R18
R19
R20
R21
DEx4 work 15 flagcontrolunit 0 22 L9Q2L^2^fDB`UQ1T;c;6V0
!i122 1539
l16
L15 21
V7@oabZGCZ]1Y]5`KYOQK]1
!s100 8IiE8`9^[VMK4UF7ioHhW1
R3
33
R132
!i10b 1
R133
R140
R141
!i113 1
R67
R9
Eforwardingexecute
Z142 w1683229641
R17
R18
Z143 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R20
R21
!i122 1540
R86
Z144 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd
Z145 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd
l0
L6 1
V;O?QckmfH_ab2Ae92kJ8O0
!s100 ;P`1oC8MRCbgo0X7@ZoOj2
R3
33
R132
!i10b 1
R133
Z146 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd|
Z147 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd|
!i113 1
R67
R9
Aforwardingexecutedesign
R17
R18
R143
R20
R21
Z148 DEx4 work 17 forwardingexecute 0 22 ;O?QckmfH_ab2Ae92kJ8O0
!i122 1540
l29
L28 27
VhBIn]MGGflX;@>Y@<d99=3
!s100 WaoR@UA?INO3Ke@OY;@>T0
R3
33
R132
!i10b 1
R133
R146
R147
!i113 1
R67
R9
Ehazarddetectionunit
Z149 w1683204357
R17
R18
R143
R20
R21
!i122 1541
R86
Z150 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd
Z151 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd
l0
L6 1
VKHVkn4=7mA<3QWT6LR56I2
!s100 Rz5bH7QHIEXSgFlI<DOJK2
R3
33
R132
!i10b 1
R133
Z152 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd|
Z153 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd|
!i113 1
R67
R9
Ahazarddetectionunitdesign
R17
R18
R143
R20
R21
Z154 DEx4 work 19 hazarddetectionunit 0 22 KHVkn4=7mA<3QWT6LR56I2
!i122 1541
l29
L19 30
VNV=8B^l[7;c@QMVBEZ92F3
!s100 PdS0j;?fk09DB>nScE14k2
R3
33
R132
!i10b 1
R133
R152
R153
!i113 1
R67
R9
Eid_ex_buffer
R105
R17
R18
R19
R20
R21
!i122 1542
R86
Z155 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd
Z156 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd
l0
L7 1
VID==1ZQmKBCX>k_DFm^_U0
!s100 cU]h=dG>AFE?PA2aN0Rh`2
R3
33
Z157 !s110 1683229730
!i10b 1
Z158 !s108 1683229730.000000
Z159 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd|
Z160 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd|
!i113 1
R67
R9
Aid_ex_bufferdesign
R17
R18
R19
R20
R21
Z161 DEx4 work 12 id_ex_buffer 0 22 ID==1ZQmKBCX>k_DFm^_U0
!i122 1542
l41
L26 42
VfLNB4h_>c:Z:1>]>SlL^U3
!s100 ;kGaV>z:Cd@Iil98?Si=S2
R3
33
R157
!i10b 1
R158
R159
R160
!i113 1
R67
R9
Eif_id_buffer
R105
R17
R18
R19
R20
R21
!i122 1543
R86
Z162 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd
Z163 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd
l0
L7 1
VGSn`1jI3DH@OkzjHC9:?i1
!s100 Ohg5DOOQ^^lIiPzoODS_[1
R3
33
R157
!i10b 1
R158
Z164 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
Z165 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
!i113 1
R67
R9
Aif_id_bufferdesign
R17
R18
R19
R20
R21
Z166 DEx4 work 12 if_id_buffer 0 22 GSn`1jI3DH@OkzjHC9:?i1
!i122 1543
l36
L21 29
VNo7_=cHKEQzYi;LPL1>U82
!s100 T<l8FDeT>2bK9Nd3UnLE]2
R3
33
R157
!i10b 1
R158
R164
R165
!i113 1
R67
R9
Einstructioncache
R105
R17
R20
R21
!i122 1544
R86
Z167 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd
Z168 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd
l0
L5 1
VE;PA:Kjz=0jBTZA0bCG@m3
!s100 A5e_OfXj`9V^?]_V4Wfo93
R3
33
R157
!i10b 1
R158
Z169 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd|
Z170 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd|
!i113 1
R67
R9
Ainstructioncache_design
R17
R20
R21
DEx4 work 16 instructioncache 0 22 E;PA:Kjz=0jBTZA0bCG@m3
!i122 1544
l22
L17 21
VQ?<TobK79aAleDAd:=lOf0
!s100 hm;g;?Q]72407J==@Ci]o2
R3
33
R157
!i10b 1
R158
R169
R170
!i113 1
R67
R9
Emem1_mem2_buffer
Z171 w1683224996
R17
R18
R19
R20
R21
!i122 1545
R86
Z172 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd
Z173 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd
l0
L7 1
VbNA`7J15InbX9SC<g^RSi0
!s100 S7CeY:S6e65bAW1>^DoTh1
R3
33
R157
!i10b 1
R158
Z174 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd|
Z175 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd|
!i113 1
R67
R9
Amem1_mem2_bufferdesign
R17
R18
R19
R20
R21
Z176 DEx4 work 16 mem1_mem2_buffer 0 22 bNA`7J15InbX9SC<g^RSi0
!i122 1545
l40
Z177 L25 34
V^F^zXEgTIj?Ub:NT];XES2
!s100 CW`RBbGQZS:V^ie:deiQ]3
R3
33
R157
!i10b 1
R158
R174
R175
!i113 1
R67
R9
Emem1stage
Z178 w1681958194
R17
R18
R19
R20
R21
!i122 1546
R86
Z179 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd
Z180 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd
l0
L7 1
Vg:`G7ML9=?U=aSHS_l]5S1
!s100 EREI<fE3>c:`O]ZPc<]QY1
R3
33
Z181 !s110 1683229731
!i10b 1
R158
Z182 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd|
Z183 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd|
!i113 1
R67
R9
Amem1stagedesign
R17
R18
R19
R20
R21
Z184 DEx4 work 9 mem1stage 0 22 g:`G7ML9=?U=aSHS_l]5S1
!i122 1546
l48
L33 35
VJnO6G2hagmKB@CmYL>7mo1
!s100 lU@L_I0=2E>SggLWE?aP21
R3
33
R181
!i10b 1
R158
R182
R183
!i113 1
R67
R9
Emem2_wb_buffer
R171
R17
R18
R19
R20
R21
!i122 1547
R86
Z185 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd
Z186 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd
l0
L7 1
V^SWfZ`H9D<kL;Elm7nUb@2
!s100 R>XkXoS;DP9gl`B;FCI>32
R3
33
R181
!i10b 1
Z187 !s108 1683229731.000000
Z188 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd|
Z189 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd|
!i113 1
R67
R9
Amem2_wb_bufferdesign
R17
R18
R19
R20
R21
Z190 DEx4 work 14 mem2_wb_buffer 0 22 ^SWfZ`H9D<kL;Elm7nUb@2
!i122 1547
l40
R177
VC9hV@Gj;ZJ89D?5DjNj`33
!s100 OHjA_d]BD_P8>F3eV>Uda1
R3
33
R181
!i10b 1
R187
R188
R189
!i113 1
R67
R9
Emem2stage
R171
R17
R18
R19
R20
R21
!i122 1548
R86
Z191 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd
Z192 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd
l0
L8 1
VzZ;P2@iD?9=GJVDZ=`S880
!s100 8a4QIeLNH`ZfkDa2Kdfa]3
R3
33
R181
!i10b 1
R187
Z193 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd|
Z194 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd|
!i113 1
R67
R9
Amem2stagedesign
R17
R18
R19
R20
R21
Z195 DEx4 work 9 mem2stage 0 22 zZ;P2@iD?9=GJVDZ=`S880
!i122 1548
l41
L23 21
V1m5gUBgQ>FYd0iMnYHgSI1
!s100 :HfUl4^c5OQJF0fT3h42_2
R3
33
R181
!i10b 1
R187
R193
R194
!i113 1
R67
R9
Ememorystage
R105
R17
R18
R19
R20
R21
!i122 1549
R86
Z196 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd
Z197 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
Z198 VT3=W1Jj?d]d0jN_zzbOGo0
Z199 !s100 C?Nfi4;`eZW8_H2k1S6RN3
R3
33
R181
!i10b 1
R187
Z200 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd|
Z201 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
R67
R9
Amemorystagedesign
R17
R18
R19
R20
R21
Z202 DEx4 work 11 memorystage 0 22 T3=W1Jj?d]d0jN_zzbOGo0
!i122 1549
l77
R64
Z203 V9nEQai=2Ok`FH<6^=Bom91
Z204 !s100 zSEA;HiZc:=810iLkfeTb3
R3
33
R181
!i10b 1
R187
R200
R201
!i113 1
R67
R9
Ememorystage
Z205 w1683155465
R17
R18
R19
R20
R21
!i122 1418
Z206 dC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project
Z207 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd
Z208 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
R198
R199
R3
33
Z209 !s110 1683164309
!i10b 1
Z210 !s108 1683164309.000000
Z211 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd|
Z212 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
R67
R9
Amemorystagedesign
R17
R18
R19
R20
R21
R202
!i122 1418
l77
R64
R203
R204
R3
33
R209
!i10b 1
R210
R211
R212
!i113 1
R67
R9
Emy_ndff
R99
R20
R21
!i122 1457
R86
Z213 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd
Z214 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd
l0
L5 1
R65
R66
R3
33
Z215 !s110 1683166601
!i10b 1
Z216 !s108 1683166601.000000
Z217 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd|
Z218 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd|
!i113 1
R67
R9
Aa_my_ndff
R20
R21
R68
!i122 1457
l14
R69
R70
R71
R3
33
R215
!i10b 1
R216
R217
R218
!i113 1
R67
R9
Emy_ndff
R99
R20
R21
!i122 1550
R86
R213
R214
l0
L5 1
R65
R66
R3
33
Z219 !s110 1683229732
!i10b 1
R187
R217
R218
!i113 1
R67
R9
Aa_my_ndff
R20
R21
R68
!i122 1550
l14
R69
R70
R71
R3
33
R219
!i10b 1
R187
R217
R218
!i113 1
R67
R9
Epc
R105
R17
R20
R21
!i122 1551
R86
Z220 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd
Z221 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd
l0
L5 1
R72
R73
R3
33
R219
!i10b 1
Z222 !s108 1683229732.000000
Z223 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd|
Z224 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd|
!i113 1
R67
R9
Apc_design
R17
R20
R21
R75
!i122 1551
l14
R76
V<koe?O@6U<1e_D`^S>k@A3
!s100 >6E6j<0MAZ4cTWHW^_;8]2
R3
33
R219
!i10b 1
R222
R223
R224
!i113 1
R67
R9
Eprocessor
Z225 w1683229839
R17
R20
R21
!i122 1557
R86
Z226 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd
Z227 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd
l0
L6 1
VcaoPIVmEYF@hFk^>aR9<40
R77
R3
33
Z228 !s110 1683229843
!i10b 1
Z229 !s108 1683229843.000000
Z230 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd|
Z231 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd|
!i113 1
R67
R9
Aprocessor_design
Z232 DEx4 work 14 writebackstage 0 22 4nPRRQ26=8WSHO^ESN3hJ2
R190
R195
R176
R184
R122
R128
R148
R161
R116
R143
R154
R166
R18
R19
R136
R17
R20
R21
Z233 DEx4 work 9 processor 0 22 caoPIVmEYF@hFk^>aR9<40
!i122 1557
l82
Z234 L15 112
V;G[2KiXJ`SIzmbPAFDOTc2
!s100 K4_3[Unk;kCNTQBZb6gC71
R3
33
R228
!i10b 1
R229
R230
R231
!i113 1
R67
R9
Eregfile
R0
Eregfilemem
Z235 w1681829866
R17
R20
R21
!i122 1553
R86
Z236 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd
Z237 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd
l0
L5 1
VJ[9EhVI`<1zg[?zP2060K1
R78
R3
33
R219
!i10b 1
R222
Z238 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd|
Z239 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd|
!i113 1
R67
R9
Aregfilememdesign
R17
R20
R21
DEx4 work 10 regfilemem 0 22 J[9EhVI`<1zg[?zP2060K1
!i122 1553
l25
R80
VoVAWj:Pm=JK]8_LMC_2@Y3
R81
R3
33
R219
!i10b 1
R222
R238
R239
!i113 1
R67
R9
Esp
Z240 w1681955569
R17
R20
R21
!i122 1554
R86
Z241 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd
Z242 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd
l0
L5 1
V8a_VizA_1MN:46lGI8F991
!s100 KD^NlR2Gn9>FY;0RkE^Qf1
R3
33
R219
!i10b 1
R222
Z243 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd|
Z244 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd|
!i113 1
R67
R9
Asp_design
R17
R20
R21
DEx4 work 2 sp 0 22 8a_VizA_1MN:46lGI8F991
!i122 1554
l14
L13 19
Vda1Y9o1ZR?TjZMLj3O`=i0
!s100 JziB`P>UYf9UUQ5D[A>cm1
R3
33
R219
!i10b 1
R222
R243
R244
!i113 1
R67
R9
Ewritebackmux
R235
R17
R20
R21
!i122 1555
R86
Z245 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd
Z246 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd
l0
L5 1
Z247 V0z];HVFF<_9P1oM7MfZfD3
R82
R3
33
Z248 !s110 1683229733
!i10b 1
Z249 !s108 1683229733.000000
Z250 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd|
Z251 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd|
!i113 1
R67
R9
Amymux
R17
R20
R21
Z252 DEx4 work 12 writebackmux 0 22 0z];HVFF<_9P1oM7MfZfD3
!i122 1555
l16
R83
Z253 V=?ZX]8MkEnM3nXHZf7U=Y3
R84
R3
33
R248
!i10b 1
R249
R250
R251
!i113 1
R67
R9
Ewritebackmux
Z254 w1681874017
R17
R20
R21
!i122 1410
R206
Z255 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd
Z256 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd
l0
L5 1
R247
R82
R3
33
Z257 !s110 1683164307
!i10b 1
Z258 !s108 1683164307.000000
R54
R55
!i113 1
R67
R9
Amymux
R17
R20
R21
R252
!i122 1410
l16
R83
R253
R84
R3
33
R257
!i10b 1
R258
R54
R55
!i113 1
R67
R9
Ewritebackstage
R105
R17
R20
R21
!i122 1556
R86
Z259 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd
Z260 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd
l0
L5 1
V4nPRRQ26=8WSHO^ESN3hJ2
!s100 oMRo4j;b40RMi;cfVI[[=3
R3
33
R248
!i10b 1
R249
Z261 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd|
Z262 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd|
!i113 1
R67
R9
Amywritebackstage
R17
R20
R21
R232
!i122 1556
l18
L17 13
V2b2o2;JQBdMj9V809CSQH0
!s100 1PFMkBOb;VM;eWFm>;L061
R3
33
R248
!i10b 1
R249
R261
R262
!i113 1
R67
R9
