vhdl-platform-spec is a variable defined in `vhdl-mode.el'.<br/>Its value is ""<br/><br/>Documentation:<br/>Specification of VHDL platform to insert in file header.<br/>The platform specification should contain names and versions of the<br/>simulation and synthesis tools used.<br/>See option `vhdl-file-header'.<br/><br/>You can customize this variable.