/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [34:0] celloutsig_0_6z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_2z[4] : celloutsig_1_5z;
  assign celloutsig_1_5z = ~(celloutsig_1_3z[0] & celloutsig_1_3z[3]);
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_0z);
  reg [3:0] _03_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign out_data[3:0] = _03_;
  assign celloutsig_1_1z = celloutsig_1_0z[18:2] & celloutsig_1_0z[18:2];
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_17z } / { 1'h1, celloutsig_1_8z, in_data[96] };
  assign celloutsig_0_11z = celloutsig_0_6z[17:2] == { celloutsig_0_6z[34:20], celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_1z[10:4], celloutsig_1_7z } == in_data[128:121];
  assign celloutsig_1_11z = { in_data[115:110], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z } === { celloutsig_1_0z[17:13], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_4z = celloutsig_1_3z[2] & ~(celloutsig_1_1z[6]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_1z[0]);
  assign celloutsig_1_8z = celloutsig_1_2z[4] & ~(celloutsig_1_7z);
  assign celloutsig_1_0z = in_data[178:160] * in_data[190:172];
  assign celloutsig_1_2z = celloutsig_1_0z[9] ? in_data[143:139] : in_data[180:176];
  assign celloutsig_1_6z = in_data[191:188] != celloutsig_1_3z[4:1];
  assign celloutsig_1_18z = celloutsig_1_2z[4:1] | { celloutsig_1_2z[3], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_6z = in_data[79:45] | { in_data[84:52], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_3z = in_data[191:187] | celloutsig_1_2z;
  assign celloutsig_0_0z = ^ in_data[64:54];
  assign celloutsig_1_17z = ~((celloutsig_1_5z & celloutsig_1_2z[1]) | celloutsig_1_7z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_1z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[40:39], celloutsig_0_0z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_2z) | (celloutsig_0_1z[1] & celloutsig_0_0z));
  assign celloutsig_1_16z = ~((celloutsig_1_2z[2] & celloutsig_1_15z) | (celloutsig_1_0z[10] & celloutsig_1_11z));
  assign { out_data[131:128], out_data[98:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
