// Seed: 3986921944
module module_0 ();
  id_1 :
  assert property (@(id_1 or posedge 1'b0 or posedge id_1 or 1 or posedge 1) id_1 < 1)
  else;
  module_3(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    output tri0 id_0
);
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  supply1 id_8;
  assign id_8 = 1;
  wand id_9 = 1, id_10, id_11, id_12;
  reg id_13;
  assign id_12 = id_12;
  always begin
    id_13 <= 1;
  end
endmodule
