

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_11_1'
================================================================
* Date:           Thu Apr 27 10:54:00 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.280 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1046|     1046|  5.230 us|  5.230 us|  1046|  1046|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     1044|     1044|        53|         32|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 53


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 32, D = 53, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 56 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.02ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_13_2"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%j_2 = load i6 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:11]   --->   Operation 60 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.15ns)   --->   "%icmp_ln11 = icmp_eq  i6 %j_2, i6 32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:11]   --->   Operation 61 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_13_2.split, void %for.body30.lr.ph.preheader.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:11]   --->   Operation 62 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.61ns)   --->   "%xor_ln14 = xor i6 %j_2, i6 32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 63 'xor' 'xor_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 64 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln14_13 = sext i7 %tmp_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 65 'sext' 'sext_ln14_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln14_32 = zext i10 %sext_ln14_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 66 'zext' 'zext_ln14_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_addr_30 = getelementptr i32 %data, i64 0, i64 %zext_ln14_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 67 'getelementptr' 'data_addr_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln14_14 = sext i6 %xor_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 68 'sext' 'sext_ln14_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln14_33 = zext i10 %sext_ln14_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 69 'zext' 'zext_ln14_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_addr_31 = getelementptr i32 %data, i64 0, i64 %zext_ln14_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 70 'getelementptr' 'data_addr_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.66ns)   --->   "%data_load_30 = load i10 %data_addr_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 71 'load' 'data_load_30' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 72 [2/2] (2.66ns)   --->   "%data_load_31 = load i10 %data_addr_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 72 'load' 'data_load_31' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i7 %tmp_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 73 'sext' 'sext_ln14_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i8 %sext_ln14_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 74 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr i32 %data, i64 0, i64 %zext_ln14_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 75 'getelementptr' 'data_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i6 %xor_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 76 'sext' 'sext_ln14_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i8 %sext_ln14_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 77 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr i32 %data, i64 0, i64 %zext_ln14_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 78 'getelementptr' 'data_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.66ns)   --->   "%data_load_6 = load i10 %data_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 79 'load' 'data_load_6' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 80 [2/2] (2.66ns)   --->   "%data_load_7 = load i10 %data_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 80 'load' 'data_load_7' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 81 [1/2] (2.66ns)   --->   "%data_load_30 = load i10 %data_addr_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 81 'load' 'data_load_30' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln14_30 = trunc i32 %data_load_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 82 'trunc' 'trunc_ln14_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (2.66ns)   --->   "%data_load_31 = load i10 %data_addr_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 83 'load' 'data_load_31' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln14_31 = trunc i32 %data_load_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 84 'trunc' 'trunc_ln14_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln14_5 = sext i7 %tmp_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 85 'sext' 'sext_ln14_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i9 %sext_ln14_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 86 'zext' 'zext_ln14_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%data_addr_14 = getelementptr i32 %data, i64 0, i64 %zext_ln14_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 87 'getelementptr' 'data_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln14_6 = sext i6 %xor_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 88 'sext' 'sext_ln14_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i9 %sext_ln14_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 89 'zext' 'zext_ln14_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%data_addr_15 = getelementptr i32 %data, i64 0, i64 %zext_ln14_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 90 'getelementptr' 'data_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (2.66ns)   --->   "%data_load_6 = load i10 %data_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 91 'load' 'data_load_6' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln14_6 = trunc i32 %data_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 92 'trunc' 'trunc_ln14_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (2.66ns)   --->   "%data_load_7 = load i10 %data_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 93 'load' 'data_load_7' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln14_7 = trunc i32 %data_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 94 'trunc' 'trunc_ln14_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.66ns)   --->   "%data_load_14 = load i10 %data_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 95 'load' 'data_load_14' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 96 [2/2] (2.66ns)   --->   "%data_load_15 = load i10 %data_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 96 'load' 'data_load_15' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 97 [1/1] (1.76ns)   --->   "%add_ln15_27 = add i31 %trunc_ln14_30, i31 %trunc_ln14_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 97 'add' 'add_ln15_27' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 98 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln14_20 = zext i10 %tmp_8_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 99 'zext' 'zext_ln14_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%data_addr_18 = getelementptr i32 %data, i64 0, i64 %zext_ln14_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 100 'getelementptr' 'data_addr_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 101 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln14_24 = zext i10 %tmp_10_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 102 'zext' 'zext_ln14_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%data_addr_22 = getelementptr i32 %data, i64 0, i64 %zext_ln14_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 103 'getelementptr' 'data_addr_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 104 [1/2] (2.66ns)   --->   "%data_load_14 = load i10 %data_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 104 'load' 'data_load_14' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln14_14 = trunc i32 %data_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 105 'trunc' 'trunc_ln14_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (2.66ns)   --->   "%data_load_15 = load i10 %data_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 106 'load' 'data_load_15' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln14_15 = trunc i32 %data_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 107 'trunc' 'trunc_ln14_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (2.66ns)   --->   "%data_load_18 = load i10 %data_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 108 'load' 'data_load_18' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 109 [2/2] (2.66ns)   --->   "%data_load_22 = load i10 %data_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 109 'load' 'data_load_22' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 110 [1/1] (1.76ns)   --->   "%add_ln15_5 = add i31 %trunc_ln14_6, i31 %trunc_ln14_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 110 'add' 'add_ln15_5' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 111 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 112 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 113 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (1.41ns)   --->   "%add_ln14_4 = add i10 %zext_ln14, i10 608" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 114 'add' 'add_ln14_4' <Predicate = (!icmp_ln11)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln14_7 = sext i9 %tmp_3_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 115 'sext' 'sext_ln14_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln14_26 = zext i10 %sext_ln14_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 116 'zext' 'zext_ln14_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%data_addr_24 = getelementptr i32 %data, i64 0, i64 %zext_ln14_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 117 'getelementptr' 'data_addr_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln14_9 = sext i9 %tmp_4_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 118 'sext' 'sext_ln14_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln14_28 = zext i10 %sext_ln14_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 119 'zext' 'zext_ln14_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%data_addr_26 = getelementptr i32 %data, i64 0, i64 %zext_ln14_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 120 'getelementptr' 'data_addr_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 121 [1/2] (2.66ns)   --->   "%data_load_18 = load i10 %data_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 121 'load' 'data_load_18' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln14_18 = trunc i32 %data_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 122 'trunc' 'trunc_ln14_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 123 [1/2] (2.66ns)   --->   "%data_load_22 = load i10 %data_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 123 'load' 'data_load_22' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln14_22 = trunc i32 %data_load_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 124 'trunc' 'trunc_ln14_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (2.66ns)   --->   "%data_load_24 = load i10 %data_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 125 'load' 'data_load_24' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 126 [2/2] (2.66ns)   --->   "%data_load_26 = load i10 %data_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 126 'load' 'data_load_26' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 127 [1/1] (1.76ns)   --->   "%add_ln15_12 = add i31 %trunc_ln14_14, i31 %trunc_ln14_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 127 'add' 'add_ln15_12' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 128 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 129 'bitconcatenate' 'tmp_1_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.40ns)   --->   "%add_ln14_1 = add i9 %zext_ln14_2, i9 288" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 130 'add' 'add_ln14_1' <Predicate = (!icmp_ln11)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln14_21 = zext i10 %add_ln14_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 131 'zext' 'zext_ln14_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%data_addr_19 = getelementptr i32 %data, i64 0, i64 %zext_ln14_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 132 'getelementptr' 'data_addr_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.41ns)   --->   "%add_ln14_6 = add i10 %zext_ln14, i10 736" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 133 'add' 'add_ln14_6' <Predicate = (!icmp_ln11)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln14_11 = sext i8 %tmp_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 134 'sext' 'sext_ln14_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln14_30 = zext i10 %sext_ln14_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 135 'zext' 'zext_ln14_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%data_addr_28 = getelementptr i32 %data, i64 0, i64 %zext_ln14_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 136 'getelementptr' 'data_addr_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 137 [2/2] (2.66ns)   --->   "%data_load_19 = load i10 %data_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 137 'load' 'data_load_19' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 138 [1/2] (2.66ns)   --->   "%data_load_24 = load i10 %data_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 138 'load' 'data_load_24' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln14_24 = trunc i32 %data_load_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 139 'trunc' 'trunc_ln14_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 140 [1/2] (2.66ns)   --->   "%data_load_26 = load i10 %data_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 140 'load' 'data_load_26' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln14_26 = trunc i32 %data_load_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 141 'trunc' 'trunc_ln14_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (2.66ns)   --->   "%data_load_28 = load i10 %data_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 142 'load' 'data_load_28' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 143 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (1.39ns)   --->   "%add_ln14 = add i8 %zext_ln14_1, i8 160" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 144 'add' 'add_ln14' <Predicate = (!icmp_ln11)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (1.40ns)   --->   "%add_ln14_2 = add i9 %zext_ln14_2, i9 352" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 145 'add' 'add_ln14_2' <Predicate = (!icmp_ln11)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln14_25 = zext i10 %add_ln14_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 146 'zext' 'zext_ln14_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%data_addr_23 = getelementptr i32 %data, i64 0, i64 %zext_ln14_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 147 'getelementptr' 'data_addr_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln14_8 = sext i9 %add_ln14_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 148 'sext' 'sext_ln14_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln14_27 = zext i10 %sext_ln14_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 149 'zext' 'zext_ln14_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%data_addr_25 = getelementptr i32 %data, i64 0, i64 %zext_ln14_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 150 'getelementptr' 'data_addr_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 151 [1/2] (2.66ns)   --->   "%data_load_19 = load i10 %data_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 151 'load' 'data_load_19' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln14_19 = trunc i32 %data_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 152 'trunc' 'trunc_ln14_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (2.66ns)   --->   "%data_load_23 = load i10 %data_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 153 'load' 'data_load_23' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 154 [2/2] (2.66ns)   --->   "%data_load_25 = load i10 %data_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 154 'load' 'data_load_25' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 155 [1/2] (2.66ns)   --->   "%data_load_28 = load i10 %data_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 155 'load' 'data_load_28' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln14_28 = trunc i32 %data_load_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 156 'trunc' 'trunc_ln14_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln14_10 = sext i9 %add_ln14_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 157 'sext' 'sext_ln14_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln14_29 = zext i10 %sext_ln14_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 158 'zext' 'zext_ln14_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%data_addr_27 = getelementptr i32 %data, i64 0, i64 %zext_ln14_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 159 'getelementptr' 'data_addr_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln14_12 = sext i8 %add_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 160 'sext' 'sext_ln14_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln14_31 = zext i10 %sext_ln14_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 161 'zext' 'zext_ln14_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%data_addr_29 = getelementptr i32 %data, i64 0, i64 %zext_ln14_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 162 'getelementptr' 'data_addr_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 163 [1/2] (2.66ns)   --->   "%data_load_23 = load i10 %data_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 163 'load' 'data_load_23' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln14_23 = trunc i32 %data_load_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 164 'trunc' 'trunc_ln14_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 165 [1/2] (2.66ns)   --->   "%data_load_25 = load i10 %data_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 165 'load' 'data_load_25' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln14_25 = trunc i32 %data_load_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 166 'trunc' 'trunc_ln14_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (2.66ns)   --->   "%data_load_27 = load i10 %data_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 167 'load' 'data_load_27' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 168 [2/2] (2.66ns)   --->   "%data_load_29 = load i10 %data_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 168 'load' 'data_load_29' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 169 [1/1] (1.76ns)   --->   "%add_ln15_17 = add i31 %trunc_ln14_18, i31 %trunc_ln14_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 169 'add' 'add_ln15_17' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:11]   --->   Operation 170 'zext' 'j_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %j_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 171 'getelementptr' 'data_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i6 %xor_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 172 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln14_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 173 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 174 [2/2] (2.66ns)   --->   "%data_load = load i10 %data_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 174 'load' 'data_load' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 175 [2/2] (2.66ns)   --->   "%data_load_1 = load i10 %data_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 175 'load' 'data_load_1' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 176 [1/2] (2.66ns)   --->   "%data_load_27 = load i10 %data_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 176 'load' 'data_load_27' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln14_27 = trunc i32 %data_load_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 177 'trunc' 'trunc_ln14_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 178 [1/2] (2.66ns)   --->   "%data_load_29 = load i10 %data_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 178 'load' 'data_load_29' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln14_29 = trunc i32 %data_load_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 179 'trunc' 'trunc_ln14_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (1.76ns)   --->   "%add_ln15_20 = add i31 %trunc_ln14_22, i31 %trunc_ln14_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 180 'add' 'add_ln15_20' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (1.76ns)   --->   "%add_ln15_23 = add i31 %trunc_ln14_24, i31 %trunc_ln14_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 181 'add' 'add_ln15_23' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.76>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i7 %tmp_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 182 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln14_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 183 'getelementptr' 'data_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i6 %xor_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 184 'sext' 'sext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i7 %sext_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 185 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr i32 %data, i64 0, i64 %zext_ln14_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 186 'getelementptr' 'data_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 187 [1/2] (2.66ns)   --->   "%data_load = load i10 %data_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 187 'load' 'data_load' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 188 [1/2] (2.66ns)   --->   "%data_load_1 = load i10 %data_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 188 'load' 'data_load_1' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %data_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 189 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i32 %data_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 190 'trunc' 'trunc_ln14_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 191 [2/2] (2.66ns)   --->   "%data_load_2 = load i10 %data_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 191 'load' 'data_load_2' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 192 [2/2] (2.66ns)   --->   "%data_load_3 = load i10 %data_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 192 'load' 'data_load_3' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 193 [1/1] (1.76ns)   --->   "%add_ln15_24 = add i31 %trunc_ln14_26, i31 %trunc_ln14_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 193 'add' 'add_ln15_24' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_26 = add i31 %trunc_ln14_28, i31 %trunc_ln14_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 194 'add' 'add_ln15_26' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 195 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_28 = add i31 %add_ln15_27, i31 %add_ln15_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 195 'add' 'add_ln15_28' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.76>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i8 %tmp_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 196 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr i32 %data, i64 0, i64 %zext_ln14_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 197 'getelementptr' 'data_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i9 %tmp_3_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 198 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%data_addr_8 = getelementptr i32 %data, i64 0, i64 %zext_ln14_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 199 'getelementptr' 'data_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 200 [1/2] (2.66ns)   --->   "%data_load_2 = load i10 %data_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 200 'load' 'data_load_2' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln14_2 = trunc i32 %data_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 201 'trunc' 'trunc_ln14_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 202 [1/2] (2.66ns)   --->   "%data_load_3 = load i10 %data_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 202 'load' 'data_load_3' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln14_3 = trunc i32 %data_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 203 'trunc' 'trunc_ln14_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 204 [2/2] (2.66ns)   --->   "%data_load_4 = load i10 %data_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 204 'load' 'data_load_4' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 205 [2/2] (2.66ns)   --->   "%data_load_8 = load i10 %data_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 205 'load' 'data_load_8' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 206 [1/1] (1.76ns)   --->   "%add_ln15_1 = add i31 %trunc_ln14_1, i31 %trunc_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 206 'add' 'add_ln15_1' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_25 = add i31 %add_ln15_24, i31 %add_ln15_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 207 'add' 'add_ln15_25' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 208 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_29 = add i31 %add_ln15_28, i31 %add_ln15_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 208 'add' 'add_ln15_29' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i9 %tmp_4_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 209 'zext' 'zext_ln14_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%data_addr_10 = getelementptr i32 %data, i64 0, i64 %zext_ln14_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 210 'getelementptr' 'data_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i8 %tmp_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 211 'sext' 'sext_ln14_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i9 %sext_ln14_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 212 'zext' 'zext_ln14_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%data_addr_12 = getelementptr i32 %data, i64 0, i64 %zext_ln14_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 213 'getelementptr' 'data_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 214 [1/2] (2.66ns)   --->   "%data_load_4 = load i10 %data_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 214 'load' 'data_load_4' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln14_4 = trunc i32 %data_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 215 'trunc' 'trunc_ln14_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 216 [1/2] (2.66ns)   --->   "%data_load_8 = load i10 %data_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 216 'load' 'data_load_8' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln14_8 = trunc i32 %data_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 217 'trunc' 'trunc_ln14_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 218 [2/2] (2.66ns)   --->   "%data_load_10 = load i10 %data_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 218 'load' 'data_load_10' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 219 [2/2] (2.66ns)   --->   "%data_load_12 = load i10 %data_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 219 'load' 'data_load_12' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 220 [1/1] (1.76ns)   --->   "%add_ln15_2 = add i31 %trunc_ln14_2, i31 %trunc_ln14_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 220 'add' 'add_ln15_2' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 221 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 222 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (1.35ns)   --->   "%add_ln11 = add i6 %j_2, i6 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:11]   --->   Operation 223 'add' 'add_ln11' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 224 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln14_18 = zext i10 %tmp_7_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 225 'zext' 'zext_ln14_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%data_addr_16 = getelementptr i32 %data, i64 0, i64 %zext_ln14_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 226 'getelementptr' 'data_addr_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %j_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 227 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln14_22 = zext i10 %tmp_9_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 228 'zext' 'zext_ln14_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%data_addr_20 = getelementptr i32 %data, i64 0, i64 %zext_ln14_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 229 'getelementptr' 'data_addr_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 230 [1/2] (2.66ns)   --->   "%data_load_10 = load i10 %data_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 230 'load' 'data_load_10' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln14_10 = trunc i32 %data_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 231 'trunc' 'trunc_ln14_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 232 [1/2] (2.66ns)   --->   "%data_load_12 = load i10 %data_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 232 'load' 'data_load_12' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln14_12 = trunc i32 %data_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 233 'trunc' 'trunc_ln14_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 234 [2/2] (2.66ns)   --->   "%data_load_16 = load i10 %data_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 234 'load' 'data_load_16' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 235 [2/2] (2.66ns)   --->   "%data_load_20 = load i10 %data_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 235 'load' 'data_load_20' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 236 [1/1] (1.02ns)   --->   "%store_ln11 = store i6 %add_ln11, i6 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:11]   --->   Operation 236 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.02>

State 14 <SV = 13> <Delay = 2.66>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i8 %add_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 237 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr i32 %data, i64 0, i64 %zext_ln14_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 238 'getelementptr' 'data_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i9 %add_ln14_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 239 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%data_addr_9 = getelementptr i32 %data, i64 0, i64 %zext_ln14_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 240 'getelementptr' 'data_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 241 [2/2] (2.66ns)   --->   "%data_load_5 = load i10 %data_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 241 'load' 'data_load_5' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 242 [2/2] (2.66ns)   --->   "%data_load_9 = load i10 %data_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 242 'load' 'data_load_9' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 243 [1/2] (2.66ns)   --->   "%data_load_16 = load i10 %data_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 243 'load' 'data_load_16' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln14_16 = trunc i32 %data_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 244 'trunc' 'trunc_ln14_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 245 [1/2] (2.66ns)   --->   "%data_load_20 = load i10 %data_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 245 'load' 'data_load_20' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln14_20 = trunc i32 %data_load_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 246 'trunc' 'trunc_ln14_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.66>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i9 %add_ln14_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 247 'zext' 'zext_ln14_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%data_addr_11 = getelementptr i32 %data, i64 0, i64 %zext_ln14_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 248 'getelementptr' 'data_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln14_4 = sext i8 %add_ln14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 249 'sext' 'sext_ln14_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i9 %sext_ln14_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 250 'zext' 'zext_ln14_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%data_addr_13 = getelementptr i32 %data, i64 0, i64 %zext_ln14_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 251 'getelementptr' 'data_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (1.41ns)   --->   "%add_ln14_3 = add i10 %zext_ln14, i10 544" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 252 'add' 'add_ln14_3' <Predicate = (!icmp_ln11)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (1.41ns)   --->   "%add_ln14_5 = add i10 %zext_ln14, i10 672" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 253 'add' 'add_ln14_5' <Predicate = (!icmp_ln11)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/2] (2.66ns)   --->   "%data_load_5 = load i10 %data_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 254 'load' 'data_load_5' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln14_5 = trunc i32 %data_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 255 'trunc' 'trunc_ln14_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 256 [1/2] (2.66ns)   --->   "%data_load_9 = load i10 %data_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 256 'load' 'data_load_9' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln14_9 = trunc i32 %data_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 257 'trunc' 'trunc_ln14_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 258 [2/2] (2.66ns)   --->   "%data_load_11 = load i10 %data_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 258 'load' 'data_load_11' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 259 [2/2] (2.66ns)   --->   "%data_load_13 = load i10 %data_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 259 'load' 'data_load_13' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 2.76>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln14_19 = zext i10 %add_ln14_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 260 'zext' 'zext_ln14_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%data_addr_17 = getelementptr i32 %data, i64 0, i64 %zext_ln14_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 261 'getelementptr' 'data_addr_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln14_23 = zext i10 %add_ln14_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 262 'zext' 'zext_ln14_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%data_addr_21 = getelementptr i32 %data, i64 0, i64 %zext_ln14_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 263 'getelementptr' 'data_addr_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 264 [1/2] (2.66ns)   --->   "%data_load_11 = load i10 %data_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 264 'load' 'data_load_11' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln14_11 = trunc i32 %data_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 265 'trunc' 'trunc_ln14_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 266 [1/2] (2.66ns)   --->   "%data_load_13 = load i10 %data_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 266 'load' 'data_load_13' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln14_13 = trunc i32 %data_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 267 'trunc' 'trunc_ln14_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 268 [2/2] (2.66ns)   --->   "%data_load_17 = load i10 %data_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 268 'load' 'data_load_17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 269 [2/2] (2.66ns)   --->   "%data_load_21 = load i10 %data_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 269 'load' 'data_load_21' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_4 = add i31 %trunc_ln14_4, i31 %trunc_ln14_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 270 'add' 'add_ln15_4' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 271 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_6 = add i31 %add_ln15_5, i31 %add_ln15_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 271 'add' 'add_ln15_6' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 272 [1/1] (1.76ns)   --->   "%add_ln15_8 = add i31 %trunc_ln14_8, i31 %trunc_ln14_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 272 'add' 'add_ln15_8' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.76>
ST_17 : Operation 273 [1/2] (2.66ns)   --->   "%data_load_17 = load i10 %data_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 273 'load' 'data_load_17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln14_17 = trunc i32 %data_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 274 'trunc' 'trunc_ln14_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 275 [1/2] (2.66ns)   --->   "%data_load_21 = load i10 %data_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 275 'load' 'data_load_21' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln14_21 = trunc i32 %data_load_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14]   --->   Operation 276 'trunc' 'trunc_ln14_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_3 = add i31 %add_ln15_2, i31 %add_ln15_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 277 'add' 'add_ln15_3' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 278 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_7 = add i31 %add_ln15_6, i31 %add_ln15_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 278 'add' 'add_ln15_7' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 279 [1/1] (1.76ns)   --->   "%add_ln15_9 = add i31 %trunc_ln14_10, i31 %trunc_ln14_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 279 'add' 'add_ln15_9' <Predicate = (!icmp_ln11)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_11 = add i31 %trunc_ln14_12, i31 %trunc_ln14_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 280 'add' 'add_ln15_11' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 281 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_13 = add i31 %add_ln15_12, i31 %add_ln15_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 281 'add' 'add_ln15_13' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.76>
ST_18 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_10 = add i31 %add_ln15_9, i31 %add_ln15_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 282 'add' 'add_ln15_10' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 283 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_14 = add i31 %add_ln15_13, i31 %add_ln15_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 283 'add' 'add_ln15_14' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_16 = add i31 %trunc_ln14_16, i31 %trunc_ln14_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 284 'add' 'add_ln15_16' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 285 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_18 = add i31 %add_ln15_17, i31 %add_ln15_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 285 'add' 'add_ln15_18' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_19 = add i31 %trunc_ln14_20, i31 %trunc_ln14_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 286 'add' 'add_ln15_19' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 287 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_21 = add i31 %add_ln15_20, i31 %add_ln15_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 287 'add' 'add_ln15_21' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 2.76>
ST_19 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_22 = add i31 %add_ln15_21, i31 %add_ln15_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 288 'add' 'add_ln15_22' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 289 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15_30 = add i31 %add_ln15_29, i31 %add_ln15_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 289 'add' 'add_ln15_30' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.76>
ST_20 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_15 = add i31 %add_ln15_14, i31 %add_ln15_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 290 'add' 'add_ln15_15' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 291 [1/1] (2.76ns) (root node of TernaryAdder)   --->   "%add_ln15 = add i31 %add_ln15_30, i31 %add_ln15_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 291 'add' 'add_ln15' <Predicate = (!icmp_ln11)> <Delay = 2.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.78>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%m = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %add_ln15, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15]   --->   Operation 292 'bitconcatenate' 'm' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (1.78ns)   --->   "%sub_ln17 = sub i32 %data_load, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 293 'sub' 'sub_ln17' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 294 [1/1] (1.78ns)   --->   "%sub_ln17_1 = sub i32 %data_load_1, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 294 'sub' 'sub_ln17_1' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 295 [1/1] (1.78ns)   --->   "%sub_ln17_2 = sub i32 %data_load_2, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 295 'sub' 'sub_ln17_2' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (1.78ns)   --->   "%sub_ln17_3 = sub i32 %data_load_3, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 296 'sub' 'sub_ln17_3' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 297 [1/1] (1.78ns)   --->   "%sub_ln17_4 = sub i32 %data_load_4, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 297 'sub' 'sub_ln17_4' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (1.78ns)   --->   "%sub_ln17_5 = sub i32 %data_load_5, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 298 'sub' 'sub_ln17_5' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (1.78ns)   --->   "%sub_ln17_6 = sub i32 %data_load_6, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 299 'sub' 'sub_ln17_6' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (1.78ns)   --->   "%sub_ln17_7 = sub i32 %data_load_7, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 300 'sub' 'sub_ln17_7' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (1.78ns)   --->   "%sub_ln17_8 = sub i32 %data_load_8, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 301 'sub' 'sub_ln17_8' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/1] (1.78ns)   --->   "%sub_ln17_9 = sub i32 %data_load_9, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 302 'sub' 'sub_ln17_9' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (1.78ns)   --->   "%sub_ln17_10 = sub i32 %data_load_10, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 303 'sub' 'sub_ln17_10' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (1.78ns)   --->   "%sub_ln17_11 = sub i32 %data_load_11, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 304 'sub' 'sub_ln17_11' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 305 [1/1] (1.78ns)   --->   "%sub_ln17_12 = sub i32 %data_load_12, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 305 'sub' 'sub_ln17_12' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (1.78ns)   --->   "%sub_ln17_13 = sub i32 %data_load_13, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 306 'sub' 'sub_ln17_13' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (1.78ns)   --->   "%sub_ln17_14 = sub i32 %data_load_14, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 307 'sub' 'sub_ln17_14' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (1.78ns)   --->   "%sub_ln17_15 = sub i32 %data_load_15, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 308 'sub' 'sub_ln17_15' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (1.78ns)   --->   "%sub_ln17_16 = sub i32 %data_load_16, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 309 'sub' 'sub_ln17_16' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [1/1] (1.78ns)   --->   "%sub_ln17_17 = sub i32 %data_load_17, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 310 'sub' 'sub_ln17_17' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 311 [1/1] (1.78ns)   --->   "%sub_ln17_18 = sub i32 %data_load_18, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 311 'sub' 'sub_ln17_18' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/1] (1.78ns)   --->   "%sub_ln17_19 = sub i32 %data_load_19, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 312 'sub' 'sub_ln17_19' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (1.78ns)   --->   "%sub_ln17_20 = sub i32 %data_load_20, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 313 'sub' 'sub_ln17_20' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (1.78ns)   --->   "%sub_ln17_21 = sub i32 %data_load_21, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 314 'sub' 'sub_ln17_21' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (1.78ns)   --->   "%sub_ln17_22 = sub i32 %data_load_22, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 315 'sub' 'sub_ln17_22' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (1.78ns)   --->   "%sub_ln17_23 = sub i32 %data_load_23, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 316 'sub' 'sub_ln17_23' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 317 [1/1] (1.78ns)   --->   "%sub_ln17_24 = sub i32 %data_load_24, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 317 'sub' 'sub_ln17_24' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [1/1] (1.78ns)   --->   "%sub_ln17_25 = sub i32 %data_load_25, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 318 'sub' 'sub_ln17_25' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 319 [1/1] (1.78ns)   --->   "%sub_ln17_26 = sub i32 %data_load_26, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 319 'sub' 'sub_ln17_26' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 320 [1/1] (1.78ns)   --->   "%sub_ln17_27 = sub i32 %data_load_27, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 320 'sub' 'sub_ln17_27' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [1/1] (1.78ns)   --->   "%sub_ln17_28 = sub i32 %data_load_28, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 321 'sub' 'sub_ln17_28' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 322 [1/1] (1.78ns)   --->   "%sub_ln17_29 = sub i32 %data_load_29, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 322 'sub' 'sub_ln17_29' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 323 [1/1] (1.78ns)   --->   "%sub_ln17_30 = sub i32 %data_load_30, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 323 'sub' 'sub_ln17_30' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (1.78ns)   --->   "%sub_ln17_31 = sub i32 %data_load_31, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 324 'sub' 'sub_ln17_31' <Predicate = (!icmp_ln11)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 359 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.66>
ST_22 : Operation 325 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17, i10 %data_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 325 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 326 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_1, i10 %data_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 326 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 2.66>
ST_23 : Operation 327 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_2, i10 %data_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 327 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 328 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_3, i10 %data_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 328 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 2.66>
ST_24 : Operation 329 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_4, i10 %data_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 329 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 330 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_5, i10 %data_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 330 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 24> <Delay = 2.66>
ST_25 : Operation 331 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_6, i10 %data_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 331 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 332 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_7, i10 %data_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 332 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 2.66>
ST_26 : Operation 333 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_8, i10 %data_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 333 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 334 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_9, i10 %data_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 334 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 26> <Delay = 2.66>
ST_27 : Operation 335 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_10, i10 %data_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 335 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 336 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_11, i10 %data_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 336 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 28 <SV = 27> <Delay = 2.66>
ST_28 : Operation 337 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_12, i10 %data_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 337 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 338 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_13, i10 %data_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 338 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 2.66>
ST_29 : Operation 339 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_14, i10 %data_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 339 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 340 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_15, i10 %data_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 340 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 2.66>
ST_30 : Operation 341 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_16, i10 %data_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 341 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 342 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_17, i10 %data_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 342 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 2.66>
ST_31 : Operation 343 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_18, i10 %data_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 343 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 344 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_19, i10 %data_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 344 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 2.66>
ST_32 : Operation 345 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_20, i10 %data_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 345 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 346 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_21, i10 %data_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 346 'store' 'store_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>

State 40 <SV = 39> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.00>

State 43 <SV = 42> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.00>

State 48 <SV = 47> <Delay = 0.00>

State 49 <SV = 48> <Delay = 2.66>
ST_49 : Operation 347 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_22, i10 %data_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 347 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 348 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_23, i10 %data_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 348 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 50 <SV = 49> <Delay = 2.66>
ST_50 : Operation 349 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_24, i10 %data_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 349 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 350 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_25, i10 %data_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 350 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 51 <SV = 50> <Delay = 2.66>
ST_51 : Operation 351 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_26, i10 %data_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 351 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 352 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_27, i10 %data_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 352 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 52 <SV = 51> <Delay = 2.66>
ST_52 : Operation 353 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_28, i10 %data_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 353 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 354 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_29, i10 %data_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 354 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 53 <SV = 52> <Delay = 2.66>
ST_53 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:12]   --->   Operation 355 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 356 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_30, i10 %data_addr_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 356 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 357 [1/1] (2.66ns)   --->   "%store_ln17 = store i32 %sub_ln17_31, i10 %data_addr_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17]   --->   Operation 357 'store' 'store_ln17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:11]   --->   Operation 358 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.28ns
The critical path consists of the following:
	'alloca' operation ('j') [2]  (0 ns)
	'load' operation ('j', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:11) on local variable 'j' [7]  (0 ns)
	'xor' operation ('xor_ln14', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) [19]  (0.616 ns)
	'getelementptr' operation ('data_addr_31', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) [111]  (0 ns)
	'load' operation ('data_load_31', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [175]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) [36]  (0 ns)
	'load' operation ('data_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [125]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [125]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [141]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [149]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_19', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) [75]  (0 ns)
	'load' operation ('data_load_19', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [151]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_19', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [151]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_23', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [159]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) [18]  (0 ns)
	'load' operation ('data_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [113]  (2.66 ns)

 <State 10>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln15_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [202]  (0 ns)
	'add' operation ('add_ln15_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [204]  (2.76 ns)

 <State 11>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln15_25', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [201]  (0 ns)
	'add' operation ('add_ln15_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [205]  (2.76 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [121]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [133]  (2.66 ns)

 <State 14>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) [33]  (0 ns)
	'load' operation ('data_load_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [123]  (2.66 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:14) on array 'data' [123]  (2.66 ns)

 <State 16>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln15_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [180]  (0 ns)
	'add' operation ('add_ln15_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [182]  (2.76 ns)

 <State 17>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln15_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [179]  (0 ns)
	'add' operation ('add_ln15_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [183]  (2.76 ns)

 <State 18>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln15_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [186]  (0 ns)
	'add' operation ('add_ln15_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [190]  (2.76 ns)

 <State 19>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln15_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [198]  (0 ns)
	'add' operation ('add_ln15_30', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [206]  (2.76 ns)

 <State 20>: 2.76ns
The critical path consists of the following:
	'add' operation ('add_ln15_15', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [191]  (0 ns)
	'add' operation ('add_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:15) [207]  (2.76 ns)

 <State 21>: 1.78ns
The critical path consists of the following:
	'sub' operation ('sub_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) [209]  (1.78 ns)

 <State 22>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [210]  (2.66 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [214]  (2.66 ns)

 <State 24>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [218]  (2.66 ns)

 <State 25>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [222]  (2.66 ns)

 <State 26>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [226]  (2.66 ns)

 <State 27>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [230]  (2.66 ns)

 <State 28>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [234]  (2.66 ns)

 <State 29>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [238]  (2.66 ns)

 <State 30>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [242]  (2.66 ns)

 <State 31>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [246]  (2.66 ns)

 <State 32>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [250]  (2.66 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [254]  (2.66 ns)

 <State 50>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [258]  (2.66 ns)

 <State 51>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [262]  (2.66 ns)

 <State 52>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [266]  (2.66 ns)

 <State 53>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17) of variable 'sub_ln17_30', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:17 on array 'data' [270]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
