// Seed: 509763488
module module_0 (
    output tri id_0,
    input wand id_1,
    input wor id_2,
    output uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    input tri0 id_8,
    input wand id_9,
    output tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input wire id_15,
    input tri1 id_16,
    input supply1 id_17,
    input uwire id_18,
    input tri1 id_19,
    input wire id_20#(
        .id_22(1),
        .id_23(1)
    )
);
  assign id_10.id_18 = id_1;
  wire id_24;
  assign id_23 = id_12;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8,
    output logic id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply1 id_14
);
  always begin
    id_9 <= 1 - 1;
  end
  real id_16;
  module_0(
      id_5,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3,
      id_8,
      id_5,
      id_14,
      id_14,
      id_2,
      id_8,
      id_6,
      id_10,
      id_1,
      id_1,
      id_0,
      id_3,
      id_8,
      id_7,
      id_3
  );
endmodule
