INTSTYLE=ise
INFILE=C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\top.ncd
OUTFILE=C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\top.bit
FAMILY=Spartan6
PART=xc6slx9-2tqg144
WORKINGDIR=C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo
LICENSE=WebPack
USER_INFO=__0_0_0
