Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Mar  5 13:48:22 2025
| Host         : Thomas-AMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file probabilistic_circuit_timing_summary_routed.rpt -pb probabilistic_circuit_timing_summary_routed.pb -rpx probabilistic_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : probabilistic_circuit
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: group_EN_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: group_EN_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: group_EN_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: group_EN_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.336        0.000                      0                  282        0.074        0.000                      0                  282        3.500        0.000                       0                   335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.336        0.000                      0                  282        0.074        0.000                      0                  282        3.500        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 I_i_reg[84]__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[84].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.126ns (40.170%)  route 3.167ns (59.830%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.755     5.424    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  I_i_reg[84]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.419     5.843 r  I_i_reg[84]__3/Q
                         net (fo=80, routed)          2.220     8.063    P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_i_3__0_1
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.299     8.362 r  P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_i_145/O
                         net (fo=1, routed)           0.000     8.362    P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_i_145_n_0
    SLICE_X33Y1          MUXF7 (Prop_muxf7_I1_O)      0.245     8.607 r  P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_124/O
                         net (fo=1, routed)           0.000     8.607    P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_124_n_0
    SLICE_X33Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     8.711 r  P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_100/O
                         net (fo=2, routed)           0.946     9.657    P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_100_n_0
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.316     9.973 r  P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_i_68__0/O
                         net (fo=1, routed)           0.000     9.973    P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_i_68__0_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.374 r  P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    10.374    P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_31__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    10.488    P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__0_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.602    P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__0_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.716 r  P_bit_instances[84].p_bit_inst/tanh_lut_inst/m_i_reg_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.716    P_bit_instances[84].p_bit_inst/tanh_lut_inst_n_0
    SLICE_X33Y7          FDRE                                         r  P_bit_instances[84].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.502    12.894    P_bit_instances[84].p_bit_inst/clk
    SLICE_X33Y7          FDRE                                         r  P_bit_instances[84].p_bit_inst/m_i_reg/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)       -0.198    13.052    P_bit_instances[84].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 I_i_reg[88]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[88].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.191ns (41.069%)  route 3.144ns (58.931%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.756     5.425    clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  I_i_reg[88]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.903 r  I_i_reg[88]__1/Q
                         net (fo=80, routed)          2.417     8.320    P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_i_3__4_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.295     8.615 r  P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_i_140/O
                         net (fo=1, routed)           0.000     8.615    P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_i_140_n_0
    SLICE_X37Y4          MUXF7 (Prop_muxf7_I0_O)      0.238     8.853 r  P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_120/O
                         net (fo=1, routed)           0.000     8.853    P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_120_n_0
    SLICE_X37Y4          MUXF8 (Prop_muxf8_I0_O)      0.104     8.957 r  P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_78/O
                         net (fo=2, routed)           0.727     9.684    P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_78_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.316    10.000 r  P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_i_39__4/O
                         net (fo=1, routed)           0.000    10.000    P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_i_39__4_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.532 r  P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__4/CO[3]
                         net (fo=1, routed)           0.000    10.532    P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__4_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.646    P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  P_bit_instances[88].p_bit_inst/tanh_lut_inst/m_i_reg_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.760    P_bit_instances[88].p_bit_inst/tanh_lut_inst_n_0
    SLICE_X40Y6          FDRE                                         r  P_bit_instances[88].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.579    12.971    P_bit_instances[88].p_bit_inst/clk
    SLICE_X40Y6          FDRE                                         r  P_bit_instances[88].p_bit_inst/m_i_reg/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)       -0.198    13.167    P_bit_instances[88].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 I_i_reg[86]__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[86].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 2.005ns (38.427%)  route 3.213ns (61.573%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  I_i_reg[86]__6/Q
                         net (fo=78, routed)          2.264     8.135    P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_132_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.259 r  P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_i_141/O
                         net (fo=1, routed)           0.000     8.259    P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_i_141_n_0
    SLICE_X36Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     8.504 r  P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_120/O
                         net (fo=1, routed)           0.000     8.504    P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_120_n_0
    SLICE_X36Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     8.608 r  P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_78/O
                         net (fo=2, routed)           0.948     9.556    P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_78_n_0
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.316     9.872 r  P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_i_39__2/O
                         net (fo=1, routed)           0.000     9.872    P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_i_39__2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.404 r  P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__2/CO[3]
                         net (fo=1, routed)           0.000    10.404    P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.518    P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  P_bit_instances[86].p_bit_inst/tanh_lut_inst/m_i_reg_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.632    P_bit_instances[86].p_bit_inst/tanh_lut_inst_n_0
    SLICE_X35Y16         FDRE                                         r  P_bit_instances[86].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.496    12.888    P_bit_instances[86].p_bit_inst/clk
    SLICE_X35Y16         FDRE                                         r  P_bit_instances[86].p_bit_inst/m_i_reg/C
                         clock pessimism              0.391    13.280    
                         clock uncertainty           -0.035    13.244    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)       -0.198    13.046    P_bit_instances[86].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 I_i_reg[87]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[87].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.018ns (38.102%)  route 3.278ns (61.898%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.664     5.333    clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  I_i_reg[87]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  I_i_reg[87]__1/Q
                         net (fo=80, routed)          1.943     7.753    P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_i_3__3_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.295     8.048 r  P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_i_119/O
                         net (fo=2, routed)           0.674     8.723    P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_i_119_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I2_O)        0.152     8.875 r  P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_i_82__3/O
                         net (fo=1, routed)           0.653     9.527    P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_i_82__3_n_0
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.326     9.853 r  P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_i_38__3/O
                         net (fo=1, routed)           0.000     9.853    P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_i_38__3_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.386 r  P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__3/CO[3]
                         net (fo=1, routed)           0.000    10.386    P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__3_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.503 r  P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.009    10.512    P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.629 r  P_bit_instances[87].p_bit_inst/tanh_lut_inst/m_i_reg_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.629    P_bit_instances[87].p_bit_inst/tanh_lut_inst_n_0
    SLICE_X34Y25         FDRE                                         r  P_bit_instances[87].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.486    12.878    P_bit_instances[87].p_bit_inst/clk
    SLICE_X34Y25         FDRE                                         r  P_bit_instances[87].p_bit_inst/m_i_reg/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)       -0.150    13.084    P_bit_instances[87].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 I_i_reg[83]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[83].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.209ns (43.631%)  route 2.854ns (56.369%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.738     5.407    clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  I_i_reg[83]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.826 r  I_i_reg[83]__1/Q
                         net (fo=80, routed)          2.195     8.021    P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_i_3_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.299     8.320 r  P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_i_171/O
                         net (fo=1, routed)           0.000     8.320    P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_i_171_n_0
    SLICE_X29Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.537 r  P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_137/O
                         net (fo=1, routed)           0.000     8.537    P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_137_n_0
    SLICE_X29Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     8.631 r  P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_106/O
                         net (fo=2, routed)           0.659     9.290    P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_106_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I0_O)        0.316     9.606 r  P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_i_71/O
                         net (fo=1, routed)           0.000     9.606    P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_i_71_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.119 r  P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.119    P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_31_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.236    P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_11_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.353 r  P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.353    P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.470 r  P_bit_instances[83].p_bit_inst/tanh_lut_inst/m_i_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.470    P_bit_instances[83].p_bit_inst/tanh_lut_inst_n_0
    SLICE_X30Y31         FDRE                                         r  P_bit_instances[83].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.492    12.884    P_bit_instances[83].p_bit_inst/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  P_bit_instances[83].p_bit_inst/m_i_reg/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)       -0.150    13.090    P_bit_instances[83].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 I_i_reg[90]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[90].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 2.250ns (44.457%)  route 2.811ns (55.543%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.671     5.340    clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  I_i_reg[90]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  I_i_reg[90]__1/Q
                         net (fo=80, routed)          1.990     7.749    P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_i_3__6_0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.299     8.048 r  P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_i_168/O
                         net (fo=1, routed)           0.000     8.048    P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_i_168_n_0
    SLICE_X20Y11         MUXF7 (Prop_muxf7_I0_O)      0.241     8.289 r  P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_136/O
                         net (fo=1, routed)           0.000     8.289    P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_136_n_0
    SLICE_X20Y11         MUXF8 (Prop_muxf8_I0_O)      0.098     8.387 r  P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_106/O
                         net (fo=2, routed)           0.821     9.208    P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_106_n_0
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.319     9.527 r  P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_i_71__6/O
                         net (fo=1, routed)           0.000     9.527    P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_i_71__6_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.059 r  P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_31__6/CO[3]
                         net (fo=1, routed)           0.000    10.059    P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_31__6_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.173 r  P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__6/CO[3]
                         net (fo=1, routed)           0.000    10.173    P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__6_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__6/CO[3]
                         net (fo=1, routed)           0.000    10.287    P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__6_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.401 r  P_bit_instances[90].p_bit_inst/tanh_lut_inst/m_i_reg_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    10.401    P_bit_instances[90].p_bit_inst/tanh_lut_inst_n_0
    SLICE_X19Y14         FDRE                                         r  P_bit_instances[90].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.498    12.890    P_bit_instances[90].p_bit_inst/clk
    SLICE_X19Y14         FDRE                                         r  P_bit_instances[90].p_bit_inst/m_i_reg/C
                         clock pessimism              0.391    13.282    
                         clock uncertainty           -0.035    13.246    
    SLICE_X19Y14         FDRE (Setup_fdre_C_D)       -0.198    13.048    P_bit_instances[90].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 I_i_reg[85]__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[85].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.077ns (41.590%)  route 2.917ns (58.410%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.676     5.345    clk_IBUF_BUFG
    SLICE_X26Y4          FDRE                                         r  I_i_reg[85]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.419     5.764 r  I_i_reg[85]__5/Q
                         net (fo=79, routed)          2.102     7.866    P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_132_1
    SLICE_X22Y1          LUT6 (Prop_lut6_I4_O)        0.296     8.162 r  P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_i_154/O
                         net (fo=1, routed)           0.000     8.162    P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_i_154_n_0
    SLICE_X22Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     8.374 r  P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_129/O
                         net (fo=1, routed)           0.000     8.374    P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_129_n_0
    SLICE_X22Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     8.468 r  P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_102/O
                         net (fo=2, routed)           0.815     9.283    P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_102_n_0
    SLICE_X22Y3          LUT4 (Prop_lut4_I0_O)        0.316     9.599 r  P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_i_69__1/O
                         net (fo=1, routed)           0.000     9.599    P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_i_69__1_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.997 r  P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_31__1/CO[3]
                         net (fo=1, routed)           0.000     9.997    P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_31__1_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.111 r  P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    10.111    P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__1_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.225 r  P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.225    P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__1_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.339 r  P_bit_instances[85].p_bit_inst/tanh_lut_inst/m_i_reg_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.339    P_bit_instances[85].p_bit_inst/tanh_lut_inst_n_0
    SLICE_X22Y6          FDRE                                         r  P_bit_instances[85].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.498    12.890    P_bit_instances[85].p_bit_inst/clk
    SLICE_X22Y6          FDRE                                         r  P_bit_instances[85].p_bit_inst/m_i_reg/C
                         clock pessimism              0.391    13.282    
                         clock uncertainty           -0.035    13.246    
    SLICE_X22Y6          FDRE (Setup_fdre_C_D)       -0.198    13.048    P_bit_instances[85].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 I_i_reg[89]__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[89].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 2.275ns (46.876%)  route 2.578ns (53.124%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X26Y12         FDRE                                         r  I_i_reg[89]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  I_i_reg[89]__5/Q
                         net (fo=79, routed)          1.778     7.538    P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_132_1
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.299     7.837 r  P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_i_165/O
                         net (fo=1, routed)           0.000     7.837    P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_i_165_n_0
    SLICE_X31Y8          MUXF7 (Prop_muxf7_I1_O)      0.245     8.082 r  P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_134/O
                         net (fo=1, routed)           0.000     8.082    P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_134_n_0
    SLICE_X31Y8          MUXF8 (Prop_muxf8_I0_O)      0.104     8.186 r  P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_105/O
                         net (fo=2, routed)           0.800     8.986    P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_105_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.316     9.302 r  P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_i_70__5/O
                         net (fo=1, routed)           0.000     9.302    P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_i_70__5_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.852 r  P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_31__5/CO[3]
                         net (fo=1, routed)           0.000     9.852    P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_31__5_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__5/CO[3]
                         net (fo=1, routed)           0.000     9.966    P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__5_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.080 r  P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    10.080    P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_2__5_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  P_bit_instances[89].p_bit_inst/tanh_lut_inst/m_i_reg_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.194    P_bit_instances[89].p_bit_inst/tanh_lut_inst_n_0
    SLICE_X31Y12         FDRE                                         r  P_bit_instances[89].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.498    12.890    P_bit_instances[89].p_bit_inst/clk
    SLICE_X31Y12         FDRE                                         r  P_bit_instances[89].p_bit_inst/m_i_reg/C
                         clock pessimism              0.391    13.282    
                         clock uncertainty           -0.035    13.246    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)       -0.198    13.048    P_bit_instances[89].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 I_i_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.580ns (17.556%)  route 2.724ns (82.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.741     5.410    clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  I_i_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  I_i_reg[83]/Q
                         net (fo=44, routed)          2.724     8.590    grouped_update_order_LUT_inst/I_i_reg[83]_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I2_O)        0.124     8.714 r  grouped_update_order_LUT_inst/I_i[83]_i_1/O
                         net (fo=1, routed)           0.000     8.714    grouped_update_order_LUT_inst_n_0
    SLICE_X36Y21         FDRE                                         r  I_i_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.566    12.958    clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  I_i_reg[83]/C
                         clock pessimism              0.451    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.029    13.403    I_i_reg[83]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 I_i_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I_i_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.642ns (29.041%)  route 1.569ns (70.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.669     5.338    clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  I_i_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  I_i_reg[87]/Q
                         net (fo=44, routed)          1.569     7.424    grouped_update_order_LUT_inst/I_i_reg[87]_0
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.548 r  grouped_update_order_LUT_inst/I_i[87]_i_1/O
                         net (fo=1, routed)           0.000     7.548    grouped_update_order_LUT_inst_n_12
    SLICE_X28Y16         FDRE                                         r  I_i_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.495    12.887    clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  I_i_reg[87]/C
                         clock pessimism              0.450    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.077    13.379    I_i_reg[87]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  5.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.097%)  route 0.245ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.562     1.474    P_bit_instances[85].p_bit_inst/lfsr_inst/clk
    SLICE_X24Y5          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[24]/Q
                         net (fo=3, routed)           0.245     1.883    P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR[24]
    SLICE_X21Y6          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.832     1.991    P_bit_instances[85].p_bit_inst/lfsr_inst/clk
    SLICE_X21Y6          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[25]/C
                         clock pessimism             -0.252     1.740    
    SLICE_X21Y6          FDCE (Hold_fdce_C_D)         0.070     1.810    P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.080%)  route 0.273ns (65.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.562     1.474    P_bit_instances[85].p_bit_inst/lfsr_inst/clk
    SLICE_X21Y6          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[28]/Q
                         net (fo=3, routed)           0.273     1.888    P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR[28]
    SLICE_X24Y6          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.830     1.989    P_bit_instances[85].p_bit_inst/lfsr_inst/clk
    SLICE_X24Y6          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/C
                         clock pessimism             -0.252     1.738    
    SLICE_X24Y6          FDCE (Hold_fdce_C_D)         0.059     1.797    P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.562     1.474    P_bit_instances[85].p_bit_inst/lfsr_inst/clk
    SLICE_X23Y4          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=4, routed)           0.079     1.694    P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR[1]
    SLICE_X23Y4          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.830     1.989    P_bit_instances[85].p_bit_inst/lfsr_inst/clk
    SLICE_X23Y4          FDCE                                         r  P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y4          FDCE (Hold_fdce_C_D)         0.075     1.549    P_bit_instances[85].p_bit_inst/lfsr_inst/r_LFSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.563     1.475    P_bit_instances[89].p_bit_inst/lfsr_inst/clk
    SLICE_X33Y11         FDCE                                         r  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=4, routed)           0.079     1.695    P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[1]
    SLICE_X33Y11         FDPE                                         r  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.831     1.990    P_bit_instances[89].p_bit_inst/lfsr_inst/clk
    SLICE_X33Y11         FDPE                                         r  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X33Y11         FDPE (Hold_fdpe_C_D)         0.075     1.550    P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.594     1.506    P_bit_instances[88].p_bit_inst/lfsr_inst/clk
    SLICE_X41Y3          FDPE                                         r  P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[6]/Q
                         net (fo=3, routed)           0.118     1.765    P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR[6]
    SLICE_X40Y3          FDCE                                         r  P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.863     2.022    P_bit_instances[88].p_bit_inst/lfsr_inst/clk
    SLICE_X40Y3          FDCE                                         r  P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[7]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X40Y3          FDCE (Hold_fdce_C_D)         0.070     1.589    P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.561     1.473    P_bit_instances[86].p_bit_inst/lfsr_inst/clk
    SLICE_X35Y13         FDPE                                         r  P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[6]/Q
                         net (fo=3, routed)           0.123     1.737    P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR[6]
    SLICE_X35Y14         FDPE                                         r  P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.829     1.988    P_bit_instances[86].p_bit_inst/lfsr_inst/clk
    SLICE_X35Y14         FDPE                                         r  P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[7]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X35Y14         FDPE (Hold_fdpe_C_D)         0.072     1.560    P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 P_bit_instances[84].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[84].p_bit_inst/lfsr_inst/r_LFSR_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.006%)  route 0.135ns (48.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.565     1.477    P_bit_instances[84].p_bit_inst/lfsr_inst/clk
    SLICE_X33Y5          FDPE                                         r  P_bit_instances[84].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  P_bit_instances[84].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/Q
                         net (fo=3, routed)           0.135     1.754    P_bit_instances[84].p_bit_inst/lfsr_inst/r_LFSR[10]
    SLICE_X34Y4          FDCE                                         r  P_bit_instances[84].p_bit_inst/lfsr_inst/r_LFSR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.834     1.993    P_bit_instances[84].p_bit_inst/lfsr_inst/clk
    SLICE_X34Y4          FDCE                                         r  P_bit_instances[84].p_bit_inst/lfsr_inst/r_LFSR_reg[11]/C
                         clock pessimism             -0.480     1.513    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.059     1.572    P_bit_instances[84].p_bit_inst/lfsr_inst/r_LFSR_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.563     1.475    P_bit_instances[89].p_bit_inst/lfsr_inst/clk
    SLICE_X33Y10         FDPE                                         r  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[17]/Q
                         net (fo=3, routed)           0.122     1.738    P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[17]
    SLICE_X32Y10         FDPE                                         r  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.831     1.990    P_bit_instances[89].p_bit_inst/lfsr_inst/clk
    SLICE_X32Y10         FDPE                                         r  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X32Y10         FDPE (Hold_fdpe_C_D)         0.063     1.551    P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.737%)  route 0.121ns (46.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.594     1.506    P_bit_instances[88].p_bit_inst/lfsr_inst/clk
    SLICE_X40Y5          FDPE                                         r  P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[18]/Q
                         net (fo=3, routed)           0.121     1.769    P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR[18]
    SLICE_X42Y6          FDPE                                         r  P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.863     2.022    P_bit_instances[88].p_bit_inst/lfsr_inst/clk
    SLICE_X42Y6          FDPE                                         r  P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[19]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y6          FDPE (Hold_fdpe_C_D)         0.059     1.581    P_bit_instances[88].p_bit_inst/lfsr_inst/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.561     1.473    P_bit_instances[86].p_bit_inst/lfsr_inst/clk
    SLICE_X35Y14         FDCE                                         r  P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[12]/Q
                         net (fo=3, routed)           0.133     1.748    P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR[12]
    SLICE_X35Y15         FDPE                                         r  P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.828     1.987    P_bit_instances[86].p_bit_inst/lfsr_inst/clk
    SLICE_X35Y15         FDPE                                         r  P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[13]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X35Y15         FDPE (Hold_fdpe_C_D)         0.070     1.557    P_bit_instances[86].p_bit_inst/lfsr_inst/r_LFSR_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y21    I_i_reg[83]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y27    I_i_reg[83]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y27    I_i_reg[83]__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y27    I_i_reg[83]__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y27    I_i_reg[83]__3/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y27    I_i_reg[83]__4/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y27    I_i_reg[83]__5/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y27    I_i_reg[83]__6/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y5     I_i_reg[84]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y21    I_i_reg[83]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y21    I_i_reg[83]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    I_i_reg[83]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    I_i_reg[83]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    I_i_reg[83]__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    I_i_reg[83]__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    I_i_reg[83]__2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    I_i_reg[83]__2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    I_i_reg[83]__3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    I_i_reg[83]__3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y21    I_i_reg[83]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y21    I_i_reg[83]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    I_i_reg[83]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    I_i_reg[83]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    I_i_reg[83]__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y27    I_i_reg[83]__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    I_i_reg[83]__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    I_i_reg[83]__2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    I_i_reg[83]__3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    I_i_reg[83]__3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_bit_instances[85].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 3.969ns (50.829%)  route 3.840ns (49.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.672     5.341    P_bit_instances[85].p_bit_inst/clk
    SLICE_X22Y6          FDRE                                         r  P_bit_instances[85].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.456     5.797 r  P_bit_instances[85].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           3.840     9.636    P_bit_instances[85].p_bit_inst_n_0
    J15                  OBUF (Prop_obuf_I_O)         3.513    13.149 r  out[2]_INST_0/O
                         net (fo=0)                   0.000    13.149    out[2]
    J15                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[86].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 3.972ns (52.807%)  route 3.549ns (47.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.669     5.338    P_bit_instances[86].p_bit_inst/clk
    SLICE_X35Y16         FDRE                                         r  P_bit_instances[86].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  P_bit_instances[86].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           3.549     9.343    P_bit_instances[86].p_bit_inst_n_0
    H15                  OBUF (Prop_obuf_I_O)         3.516    12.859 r  out[3]_INST_0/O
                         net (fo=0)                   0.000    12.859    out[3]
    H15                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[90].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 4.071ns (55.829%)  route 3.221ns (44.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.672     5.341    P_bit_instances[90].p_bit_inst/clk
    SLICE_X19Y14         FDRE                                         r  P_bit_instances[90].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  P_bit_instances[90].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           3.221     9.018    P_bit_instances[90].p_bit_inst_n_0
    Y17                  OBUF (Prop_obuf_I_O)         3.615    12.632 r  out[7]_INST_0/O
                         net (fo=0)                   0.000    12.632    out[7]
    Y17                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[83].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.642ns  (logic 4.105ns (61.810%)  route 2.537ns (38.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.666     5.335    P_bit_instances[83].p_bit_inst/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  P_bit_instances[83].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  P_bit_instances[83].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           2.537     8.389    P_bit_instances[83].p_bit_inst_n_0
    V12                  OBUF (Prop_obuf_I_O)         3.587    11.977 r  out[0]_INST_0/O
                         net (fo=0)                   0.000    11.977    out[0]
    V12                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[87].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 4.092ns (61.768%)  route 2.533ns (38.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.657     5.326    P_bit_instances[87].p_bit_inst/clk
    SLICE_X34Y25         FDRE                                         r  P_bit_instances[87].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  P_bit_instances[87].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           2.533     8.376    P_bit_instances[87].p_bit_inst_n_0
    V13                  OBUF (Prop_obuf_I_O)         3.574    11.950 r  out[4]_INST_0/O
                         net (fo=0)                   0.000    11.950    out[4]
    V13                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[88].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 4.036ns (63.031%)  route 2.367ns (36.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.757     5.426    P_bit_instances[88].p_bit_inst/clk
    SLICE_X40Y6          FDRE                                         r  P_bit_instances[88].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.456     5.882 r  P_bit_instances[88].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           2.367     8.249    P_bit_instances[88].p_bit_inst_n_0
    U17                  OBUF (Prop_obuf_I_O)         3.580    11.829 r  out[5]_INST_0/O
                         net (fo=0)                   0.000    11.829    out[5]
    U17                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[84].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 3.987ns (63.895%)  route 2.253ns (36.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.676     5.345    P_bit_instances[84].p_bit_inst/clk
    SLICE_X33Y7          FDRE                                         r  P_bit_instances[84].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.801 r  P_bit_instances[84].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           2.253     8.054    P_bit_instances[84].p_bit_inst_n_0
    W16                  OBUF (Prop_obuf_I_O)         3.531    11.585 r  out[1]_INST_0/O
                         net (fo=0)                   0.000    11.585    out[1]
    W16                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[89].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 3.968ns (63.805%)  route 2.251ns (36.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.673     5.342    P_bit_instances[89].p_bit_inst/clk
    SLICE_X31Y12         FDRE                                         r  P_bit_instances[89].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  P_bit_instances[89].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           2.251     8.049    P_bit_instances[89].p_bit_inst_n_1
    T17                  OBUF (Prop_obuf_I_O)         3.512    11.561 r  out[6]_INST_0/O
                         net (fo=0)                   0.000    11.561    out[6]
    T17                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 group_EN_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grouped_update_order_LUT_inst/Pbit_EN_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 0.779ns (32.922%)  route 1.587ns (67.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.753     5.422    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  group_EN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.478     5.900 f  group_EN_reg[3]/Q
                         net (fo=9, routed)           0.992     6.892    grouped_update_order_LUT_inst/Q[0]
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.301     7.193 r  grouped_update_order_LUT_inst/Pbit_EN_reg[5]_i_1/O
                         net (fo=1, routed)           0.595     7.788    grouped_update_order_LUT_inst/Pbit_EN_reg[5]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  grouped_update_order_LUT_inst/Pbit_EN_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 group_EN_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grouped_update_order_LUT_inst/Pbit_EN_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.179ns  (logic 0.807ns (37.039%)  route 1.372ns (62.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.753     5.422    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  group_EN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.478     5.900 r  group_EN_reg[3]/Q
                         net (fo=9, routed)           0.989     6.889    grouped_update_order_LUT_inst/Q[0]
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.329     7.218 r  grouped_update_order_LUT_inst/Pbit_EN_reg[4]_i_1/O
                         net (fo=1, routed)           0.382     7.601    grouped_update_order_LUT_inst/Pbit_EN_reg[4]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  grouped_update_order_LUT_inst/Pbit_EN_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 group_EN_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grouped_update_order_LUT_inst/Pbit_EN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.251ns (50.226%)  route 0.249ns (49.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  group_EN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.148     1.651 f  group_EN_reg[3]/Q
                         net (fo=9, routed)           0.138     1.790    grouped_update_order_LUT_inst/Q[0]
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.103     1.893 r  grouped_update_order_LUT_inst/Pbit_EN_reg[0]_i_1/O
                         net (fo=1, routed)           0.110     2.003    grouped_update_order_LUT_inst/Pbit_EN_reg[0]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  grouped_update_order_LUT_inst/Pbit_EN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 group_EN_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grouped_update_order_LUT_inst/Pbit_EN_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.209ns (36.265%)  route 0.367ns (63.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  group_EN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  group_EN_reg[2]/Q
                         net (fo=9, routed)           0.255     1.922    grouped_update_order_LUT_inst/Q[1]
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.967 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]_i_1/O
                         net (fo=1, routed)           0.112     2.080    grouped_update_order_LUT_inst/Pbit_EN_reg[8]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 group_EN_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grouped_update_order_LUT_inst/Pbit_EN_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.206ns (35.478%)  route 0.375ns (64.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  group_EN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     1.667 f  group_EN_reg[2]/Q
                         net (fo=9, routed)           0.255     1.922    grouped_update_order_LUT_inst/Q[1]
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.042     1.964 r  grouped_update_order_LUT_inst/Pbit_EN_reg[4]_i_1/O
                         net (fo=1, routed)           0.119     2.084    grouped_update_order_LUT_inst/Pbit_EN_reg[4]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  grouped_update_order_LUT_inst/Pbit_EN_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 group_EN_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grouped_update_order_LUT_inst/Pbit_EN_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.209ns (32.134%)  route 0.441ns (67.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  group_EN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  group_EN_reg[2]/Q
                         net (fo=9, routed)           0.244     1.912    grouped_update_order_LUT_inst/Q[1]
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  grouped_update_order_LUT_inst/Pbit_EN_reg[5]_i_1/O
                         net (fo=1, routed)           0.197     2.154    grouped_update_order_LUT_inst/Pbit_EN_reg[5]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  grouped_update_order_LUT_inst/Pbit_EN_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[84].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.373ns (69.766%)  route 0.595ns (30.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.564     1.476    P_bit_instances[84].p_bit_inst/clk
    SLICE_X33Y7          FDRE                                         r  P_bit_instances[84].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  P_bit_instances[84].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           0.595     2.212    P_bit_instances[84].p_bit_inst_n_0
    W16                  OBUF (Prop_obuf_I_O)         1.232     3.444 r  out[1]_INST_0/O
                         net (fo=0)                   0.000     3.444    out[1]
    W16                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[89].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.355ns (68.352%)  route 0.627ns (31.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.562     1.474    P_bit_instances[89].p_bit_inst/clk
    SLICE_X31Y12         FDRE                                         r  P_bit_instances[89].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  P_bit_instances[89].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           0.627     2.242    P_bit_instances[89].p_bit_inst_n_1
    T17                  OBUF (Prop_obuf_I_O)         1.214     3.456 r  out[6]_INST_0/O
                         net (fo=0)                   0.000     3.456    out[6]
    T17                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[88].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.421ns (70.450%)  route 0.596ns (29.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.594     1.506    P_bit_instances[88].p_bit_inst/clk
    SLICE_X40Y6          FDRE                                         r  P_bit_instances[88].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  P_bit_instances[88].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           0.596     2.243    P_bit_instances[88].p_bit_inst_n_0
    U17                  OBUF (Prop_obuf_I_O)         1.280     3.523 r  out[5]_INST_0/O
                         net (fo=0)                   0.000     3.523    out[5]
    U17                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[87].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.438ns (65.887%)  route 0.745ns (34.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.552     1.464    P_bit_instances[87].p_bit_inst/clk
    SLICE_X34Y25         FDRE                                         r  P_bit_instances[87].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  P_bit_instances[87].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           0.745     2.373    P_bit_instances[87].p_bit_inst_n_0
    V13                  OBUF (Prop_obuf_I_O)         1.274     3.647 r  out[4]_INST_0/O
                         net (fo=0)                   0.000     3.647    out[4]
    V13                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[83].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.452ns (65.620%)  route 0.761ns (34.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.558     1.470    P_bit_instances[83].p_bit_inst/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  P_bit_instances[83].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  P_bit_instances[83].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           0.761     2.395    P_bit_instances[83].p_bit_inst_n_0
    V12                  OBUF (Prop_obuf_I_O)         1.288     3.683 r  out[0]_INST_0/O
                         net (fo=0)                   0.000     3.683    out[0]
    V12                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[86].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.358ns (53.282%)  route 1.190ns (46.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.560     1.472    P_bit_instances[86].p_bit_inst/clk
    SLICE_X35Y16         FDRE                                         r  P_bit_instances[86].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  P_bit_instances[86].p_bit_inst/m_i_reg/Q
                         net (fo=1, routed)           1.190     2.804    P_bit_instances[86].p_bit_inst_n_0
    H15                  OBUF (Prop_obuf_I_O)         1.217     4.020 r  out[3]_INST_0/O
                         net (fo=0)                   0.000     4.020    out[3]
    H15                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           336 Endpoints
Min Delay           336 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.576ns (20.808%)  route 5.999ns (79.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.376     7.576    P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X18Y12         FDPE                                         f  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.499     4.891    P_bit_instances[90].p_bit_inst/lfsr_inst/clk
    SLICE_X18Y12         FDPE                                         r  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.576ns (20.820%)  route 5.995ns (79.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.372     7.571    P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X19Y12         FDCE                                         f  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.499     4.891    P_bit_instances[90].p_bit_inst/lfsr_inst/clk
    SLICE_X19Y12         FDCE                                         r  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.576ns (20.820%)  route 5.995ns (79.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.372     7.571    P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X19Y12         FDCE                                         f  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.499     4.891    P_bit_instances[90].p_bit_inst/lfsr_inst/clk
    SLICE_X19Y12         FDCE                                         r  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.576ns (20.820%)  route 5.995ns (79.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.372     7.571    P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X19Y12         FDCE                                         f  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.499     4.891    P_bit_instances[90].p_bit_inst/lfsr_inst/clk
    SLICE_X19Y12         FDCE                                         r  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.576ns (20.820%)  route 5.995ns (79.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.372     7.571    P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X19Y12         FDCE                                         f  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.499     4.891    P_bit_instances[90].p_bit_inst/lfsr_inst/clk
    SLICE_X19Y12         FDCE                                         r  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.459ns  (logic 1.576ns (21.134%)  route 5.883ns (78.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.260     7.459    P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_0
    SLICE_X30Y32         FDPE                                         f  P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.494     4.886    P_bit_instances[83].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X30Y32         FDPE                                         r  P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[29]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[30]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.459ns  (logic 1.576ns (21.134%)  route 5.883ns (78.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.260     7.459    P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_0
    SLICE_X30Y32         FDPE                                         f  P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.494     4.886    P_bit_instances[83].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X30Y32         FDPE                                         r  P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[30]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.459ns  (logic 1.576ns (21.134%)  route 5.883ns (78.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.260     7.459    P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_0
    SLICE_X30Y32         FDCE                                         f  P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.494     4.886    P_bit_instances[83].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X30Y32         FDCE                                         r  P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[32]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.459ns  (logic 1.576ns (21.134%)  route 5.883ns (78.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.260     7.459    P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_0
    SLICE_X30Y32         FDCE                                         f  P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.494     4.886    P_bit_instances[83].p_bit_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X30Y32         FDCE                                         r  P_bit_instances[83].p_bit_inst/lfsr_inst/r_LFSR_reg[32]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.458ns  (logic 1.576ns (21.137%)  route 5.882ns (78.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.623     4.075    P_bit_instances[89].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X42Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.199 f  P_bit_instances[89].p_bit_inst/lfsr_inst/r_LFSR[32]_i_1/O
                         net (fo=262, routed)         3.259     7.458    P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_0
    SLICE_X18Y11         FDPE                                         f  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         1.500     4.892    P_bit_instances[90].p_bit_inst/lfsr_inst/clk
    SLICE_X18Y11         FDPE                                         r  P_bit_instances[90].p_bit_inst/lfsr_inst/r_LFSR_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[86]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.158ns (37.505%)  route 0.263ns (62.495%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/Q
                         net (fo=18, routed)          0.263     0.421    grouped_update_order_LUT_inst_n_5
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.853     2.012    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__0/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[86]__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.158ns (37.505%)  route 0.263ns (62.495%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/Q
                         net (fo=18, routed)          0.263     0.421    grouped_update_order_LUT_inst_n_5
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.853     2.012    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__1/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[86]__2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.158ns (37.505%)  route 0.263ns (62.495%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/Q
                         net (fo=18, routed)          0.263     0.421    grouped_update_order_LUT_inst_n_5
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.853     2.012    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__2/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[86]__3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.158ns (37.505%)  route 0.263ns (62.495%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/Q
                         net (fo=18, routed)          0.263     0.421    grouped_update_order_LUT_inst_n_5
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.853     2.012    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__3/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[86]__4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.158ns (37.505%)  route 0.263ns (62.495%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/Q
                         net (fo=18, routed)          0.263     0.421    grouped_update_order_LUT_inst_n_5
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.853     2.012    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__4/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[86]__5/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.158ns (37.505%)  route 0.263ns (62.495%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/Q
                         net (fo=18, routed)          0.263     0.421    grouped_update_order_LUT_inst_n_5
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.853     2.012    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__5/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[86]__6/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.158ns (37.505%)  route 0.263ns (62.495%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[8]/Q
                         net (fo=18, routed)          0.263     0.421    grouped_update_order_LUT_inst_n_5
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.853     2.012    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  I_i_reg[86]__6/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[84]__2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.158ns (36.850%)  route 0.271ns (63.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[5]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[5]/Q
                         net (fo=18, routed)          0.271     0.429    grouped_update_order_LUT_inst_n_4
    SLICE_X36Y6          FDRE                                         r  I_i_reg[84]__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  I_i_reg[84]__2/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[84]__3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.158ns (36.850%)  route 0.271ns (63.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[5]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[5]/Q
                         net (fo=18, routed)          0.271     0.429    grouped_update_order_LUT_inst_n_4
    SLICE_X36Y6          FDRE                                         r  I_i_reg[84]__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.861     2.020    clk_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  I_i_reg[84]__3/C

Slack:                    inf
  Source:                 grouped_update_order_LUT_inst/Pbit_EN_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            I_i_reg[88]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.158ns (34.968%)  route 0.294ns (65.032%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  grouped_update_order_LUT_inst/Pbit_EN_reg[4]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  grouped_update_order_LUT_inst/Pbit_EN_reg[4]/Q
                         net (fo=9, routed)           0.294     0.452    grouped_update_order_LUT_inst_n_3
    SLICE_X42Y8          FDRE                                         r  I_i_reg[88]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=334, routed)         0.862     2.021    clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  I_i_reg[88]__0/C





