#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 12 22:41:15 2021
# Process ID: 9916
# Current directory: C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6576 C:\home\github\LogicDesign\Lab2-Advanced\Problem_3_4\Lab2-Advanced\Lab2-Advanced.xpr
# Log file: C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/vivado.log
# Journal file: C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sim_1/new/Multipler_tb.v w ]
add_files -fileset sim_1 C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sim_1/new/Multipler_tb.v
update_compile_order -fileset sim_1
set_property top Multipler_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Multipler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Multipler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sources_1/new/Gates_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-311] analyzing module AND5
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module OR3
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-311] analyzing module OR5
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module WIRE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sources_1/new/Lab2_NAND_Implement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_Implement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_4bit
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sim_1/new/Multipler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multipler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.sim/sim_1/behav/xsim'
"xelab -wto bcdf4c0e7cab4b9fb3c0580e9a59177f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Multipler_tb_behav xil_defaultlib.Multipler_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bcdf4c0e7cab4b9fb3c0580e9a59177f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Multipler_tb_behav xil_defaultlib.Multipler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'b' [C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sources_1/new/Gates_Interface.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NAND_Implement
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.WIRE
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Multiplier_4bit_default
Compiling module xil_defaultlib.Multipler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multipler_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.sim/sim_1/behav/xsim/xsim.dir/Multipler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.sim/sim_1/behav/xsim/xsim.dir/Multipler_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 13 00:26:43 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 13 00:26:43 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multipler_tb_behav -key {Behavioral:sim_1:Functional:Multipler_tb} -tclbatch {Multipler_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Multipler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 161 ps : File "C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sim_1/new/Multipler_tb.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multipler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.082 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 00:27:44 2021...
