<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Hierarchy Module Resource</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 14px; }
div#main_wrapper{ width: 100%; }
h1 {text-align: center; }
h1 {margin-top: 36px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { align = "center"; padding: 5px 2px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table td.label { width: 20%; white-space: nowrap; min-width: 20px; background-color: #dee8f4; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="content">
<h1>Hierarchy Module Resource</h1>
<table>
<tr>
<th class="label">MODULE NAME</th>
<th class="label">REG NUMBER</th>
<th class="label">ALU NUMBER</th>
<th class="label">LUT NUMBER</th>
<th class="label">DSP NUMBER</th>
<th class="label">BSRAM NUMBER</th>
<th class="label">SSRAM NUMBER</th>
</tr>
<tr>
<td class="label">tld_test_board_tangnano20k (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--relojes_14_7
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--teclas
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.v)</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">28</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--teclado
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/switch_mode.v)</td>
<td align = "center">59</td>
<td align = "center">15</td>
<td align = "center">39</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--test_slot_sd
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.v)</td>
<td align = "center">28</td>
<td align = "center">-</td>
<td align = "center">65</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--slotsd
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/sdtest.v)</td>
<td align = "center">32</td>
<td align = "center">4</td>
<td align = "center">23</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--test_raton
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.v)</td>
<td align = "center">8</td>
<td align = "center">-</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--lectura_de_raton
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/mousetest.v)</td>
<td align = "center">42</td>
<td align = "center">15</td>
<td align = "center">32</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--escritura_a_raton
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/mousetest.v)</td>
<td align = "center">41</td>
<td align = "center">-</td>
<td align = "center">64</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--mensajes
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.v)</td>
<td align = "center">54</td>
<td align = "center">-</td>
<td align = "center">440</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--teletipo
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/video_processor.v)</td>
<td align = "center">36</td>
<td align = "center">-</td>
<td align = "center">74</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--screen
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/video_processor.v)</td>
<td align = "center">44</td>
<td align = "center">14</td>
<td align = "center">74</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--bg
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/video_processor.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--sincronismos
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/video_processor.v)</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">40</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--buffer_pantalla
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/video_processor.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--modo_vga
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.v)</td>
<td align = "center">50</td>
<td align = "center">10</td>
<td align = "center">92</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--memscan
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/vga_scandoubler.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--apply_to_red
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/vga_scandoubler.v)</td>
<td align = "center">-</td>
<td align = "center">10</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--apply_to_green
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/vga_scandoubler.v)</td>
<td align = "center">-</td>
<td align = "center">10</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--apply_to_blue
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/vga_scandoubler.v)</td>
<td align = "center">-</td>
<td align = "center">10</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--audio
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.v)</td>
<td align = "center">26</td>
<td align = "center">23</td>
<td align = "center">16</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--dac8bits
 (/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/common/audio_test.v)</td>
<td align = "center">11</td>
<td align = "center">9</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
