Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'dsp_output_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v:50]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'temp_wr_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v:98]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'layer3_buf_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:115]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'temp_rd_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v:121]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'x_addr_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:43]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_wr_addr_o' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:49]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_wr_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:87]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'temp_rd_addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v:88]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.pu(MAC_NUM=32)
Compiling module xil_defaultlib.temp_bram(MAC_CNT=64)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.pu(COEFF=17'b0110100001,MAC_NUM=...
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.pu(COEFF=17'b0101011111,MAC_NUM=...
Compiling module xil_defaultlib.temp_bram(MAC_CNT=32)
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
