// Seed: 3835762930
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3
);
  parameter id_5 = -1;
  parameter id_6 = id_5;
  reg [1 : -1] id_7;
  always
  fork
    id_7 <= 1;
  join_any
  assign id_7 = 1;
  assign id_7 = -1;
  always @(id_5);
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  logic id_9;
endmodule
