Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  17 Dec 2018 16:14:47 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga007.fm.intel.com (fmsmga007.fm.intel.com [10.253.24.52])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 3F81A5805E2
	for <like.xu@linux.intel.com>; Sun, 16 Dec 2018 22:08:50 -0800 (PST)
Received: from fmsmga103.fm.intel.com ([10.1.193.90])
  by fmsmga007-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 16 Dec 2018 22:08:49 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3Am4T95hbgXKHh/CyezGL9BXb/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZpsy6Yx7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v6bpgRh31hy?=
 =?us-ascii?q?cdLzM3/mHZhNJzgqJVrx2uuwFwzIzab4+ILPpzfKHTcNwHSWdPQspeSTdBD5iz?=
 =?us-ascii?q?b4cTFecMJ/pUopPgq1YIsBCwBROsBOTqyjJQiHH5x7M60+U8Hgrb3QIgHskBsG?=
 =?us-ascii?q?/TrNXzKawfVv26w7PWzTXCcvxbwjj96InTfRA6pvGMW6h8ftfLyUkoDwPKlUuf?=
 =?us-ascii?q?ppb/Pz+P1+QCrnKX4PB9Ve+2jWMstg9/oj+qxsg2i4nJgJoYylfF9CV92ok6Ps?=
 =?us-ascii?q?a4RFR8Yd6+H5tcrzyVN5FxQsM6WG5npjw1yqcctZ66YScHzoksyR3Ha/GfbYSE?=
 =?us-ascii?q?/hHuWPyMLTtlh39pYqyzihiy/ES61+HxVNG43EhWoidLiNXAq20B2wbR58SaUP?=
 =?us-ascii?q?dx40Gs0iuV2Q/J8OFLO0U0mLLbK5E/xr4wkYIesUDCHi/thEX2l7Wadkoi+ui1?=
 =?us-ascii?q?8ejnZa/mppCEO491jAHxLLgul9ShDegkMQUCRXWX9fm/2bH540H0TrVHgucrnq?=
 =?us-ascii?q?TbqJzaIN4Upq+9Aw9byIYj7BO/Ai+/0NsGmHkHMUtJdw+ZgIj3JV7OJOn0Auy4?=
 =?us-ascii?q?g1Sxljdk2+7JPqbmDpXJL3jDk6nucaxy6k5B0AczydFf55RJCrAOOv7zW0nxtM?=
 =?us-ascii?q?DGAR89KQC73+HnCNBm24MYXmKPBKCZMKXPsVOS4eIvOeaMaJcPuDnhM/gl++Lu?=
 =?us-ascii?q?jXghlF8ZfKmp3oUYZGq3H/R7OEiZZXvsgtEcEWYFpAY+TerqiEGcXj5XfXq9Q6?=
 =?us-ascii?q?U85jRoQL+gFprJE4CxnKSajmD8GpxNensADFeKHnH1MYKeVLAJYSOWJ8Zn1Tsc?=
 =?us-ascii?q?SbmmTZRmzByrqUr2xqRqKrnp/DYFv8fm3dlx++qBjBw36Hl4AtqQ1ySXQnhpk3?=
 =?us-ascii?q?gUbzkx2q95vAp60FjUyrVygfFTCYlO4ehUWBwxL5/Wwr9GDIXZ2w7bf9zBbFvu?=
 =?us-ascii?q?bdKvHTwrBoY6x9AmYE96F5OllB+VjASwBLpAu7WVBZB83aPWxH/3b5JxwmjH2I?=
 =?us-ascii?q?EujlM9Rc0JOXehnqRy/hKVBoKPmljPxPXiTrgVwCOYrDTL9mGJpkwNCAM=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AIAACWPBdchxHrdtBkFgUBAQEBAwEBA?=
 =?us-ascii?q?QcDAQEBgVEGAQEBCwGBMIE5gSmMFV+LFoINl1gUgV8CDQUYBw2HTiI0CQ0BAwE?=
 =?us-ascii?q?BAQEBAQIBEwEBAQoLCQgbDiMMgjYFAgMYCYJcAQIDAQIkGQEBBAopAQIDAQIGA?=
 =?us-ascii?q?QEKGAkdCAMBCwUYMRMFBIMZAYF/AQEEpkmBbDOCdgEBBYcRBwiCbYg1gRwXgX+?=
 =?us-ascii?q?BEYMShGqDUIImoRsJgiiEZYpCCxhggUqPKJEpiDuBRoIOMxoIFxmDJwmCEgwXg?=
 =?us-ascii?q?gSGWoVTLTGBBAOLeIF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0AIAACWPBdchxHrdtBkFgUBAQEBAwEBAQcDAQEBgVEGAQE?=
 =?us-ascii?q?BCwGBMIE5gSmMFV+LFoINl1gUgV8CDQUYBw2HTiI0CQ0BAwEBAQEBAQIBEwEBA?=
 =?us-ascii?q?QoLCQgbDiMMgjYFAgMYCYJcAQIDAQIkGQEBBAopAQIDAQIGAQEKGAkdCAMBCwU?=
 =?us-ascii?q?YMRMFBIMZAYF/AQEEpkmBbDOCdgEBBYcRBwiCbYg1gRwXgX+BEYMShGqDUIImo?=
 =?us-ascii?q?RsJgiiEZYpCCxhggUqPKJEpiDuBRoIOMxoIFxmDJwmCEgwXggSGWoVTLTGBBAO?=
 =?us-ascii?q?LeIF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,364,1539673200"; 
   d="asc'?scan'208";a="56156875"
X-Amp-Result: UNKNOWN
X-Amp-Original-Verdict: FILE UNKNOWN
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 16 Dec 2018 22:08:48 -0800
Received: from localhost ([::1]:45031 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gYm59-00051P-OI
	for like.xu@linux.intel.com; Mon, 17 Dec 2018 01:08:47 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:49008)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gYm4U-0004yw-4v
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 01:08:07 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gYm4P-0008Tj-Ut
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 01:08:06 -0500
Received: from ozlabs.org ([203.11.71.1]:46709)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gYm4P-0008Ps-27; Mon, 17 Dec 2018 01:08:01 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 43J9gJ6Drvz9sN1; Mon, 17 Dec 2018 17:07:56 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1545026876;
	bh=V5Wsk/mHQOUoCyoeNOJgYiMmhMGeMIk+Y37KaX7hDPE=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=mLGwqj2I32hPiuH4/FdRpA291KTdSHBJ9uvLh4RYwBSnQYbLOF5t+UR/Grj2SQul4
	hgMd7HGf0inOhGM81E03b5XY1Z4QDX0IxKdUqfANBjWOV2kOIB4MORopeZv1U0KZLb
	jbY90mVMwvTGvXX6OjBIdp1En8YLM5Y22/u8GiYk=
Date: Mon, 17 Dec 2018 16:37:02 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Message-ID: <20181217053702.GF5597@umbus.fritz.box>
References: <20181211223823.13770-1-clg@kaod.org>
	<20181211223823.13770-10-clg@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="H4SyuGOnfnj3aJqJ"
Content-Disposition: inline
In-Reply-To: <20181211223823.13770-10-clg@kaod.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 203.11.71.1
Subject: Re: [Qemu-devel] [PATCH v8 09/12] spapr: set the interrupt
 presenter at reset
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


--H4SyuGOnfnj3aJqJ
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Tue, Dec 11, 2018 at 11:38:20PM +0100, C=E9dric Le Goater wrote:
> Currently, the interrupt presenter of the vCPU is set at realize
> time. Setting it at reset will become necessary when the new machine
> supporting both interrupt modes is introduced. In this machine, the
> interrupt mode is chosen at CAS time and activated after a reset.
>=20
> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>

Ugly, but necessary.

Reviewed-by: David Gibson <david@gibson.dropbear.id.au>

> ---
>=20
>  Changes since v7:
>=20
>  - introduced spapr_irq_reset_xics().=20
>=20
>  include/hw/ppc/spapr_cpu_core.h |  2 ++
>  hw/ppc/spapr_cpu_core.c         | 26 ++++++++++++++++++++++++++
>  hw/ppc/spapr_irq.c              | 13 +++++++++++++
>  3 files changed, 41 insertions(+)
>=20
> diff --git a/include/hw/ppc/spapr_cpu_core.h b/include/hw/ppc/spapr_cpu_c=
ore.h
> index 9e2821e4b31f..fc8ea9021656 100644
> --- a/include/hw/ppc/spapr_cpu_core.h
> +++ b/include/hw/ppc/spapr_cpu_core.h
> @@ -53,4 +53,6 @@ static inline sPAPRCPUState *spapr_cpu_state(PowerPCCPU=
 *cpu)
>      return (sPAPRCPUState *)cpu->machine_data;
>  }
> =20
> +void spapr_cpu_core_set_intc(PowerPCCPU *cpu, const char *intc_type);
> +
>  #endif
> diff --git a/hw/ppc/spapr_cpu_core.c b/hw/ppc/spapr_cpu_core.c
> index 82666436e9b4..afc5d4f4e739 100644
> --- a/hw/ppc/spapr_cpu_core.c
> +++ b/hw/ppc/spapr_cpu_core.c
> @@ -397,3 +397,29 @@ static const TypeInfo spapr_cpu_core_type_infos[] =
=3D {
>  };
> =20
>  DEFINE_TYPES(spapr_cpu_core_type_infos)
> +
> +typedef struct ForeachFindIntCArgs {
> +    const char *intc_type;
> +    Object *intc;
> +} ForeachFindIntCArgs;
> +
> +static int spapr_cpu_core_find_intc(Object *child, void *opaque)
> +{
> +    ForeachFindIntCArgs *args =3D opaque;
> +
> +    if (object_dynamic_cast(child, args->intc_type)) {
> +        args->intc =3D child;
> +    }
> +
> +    return args->intc !=3D NULL;
> +}
> +
> +void spapr_cpu_core_set_intc(PowerPCCPU *cpu, const char *intc_type)
> +{
> +    ForeachFindIntCArgs args =3D { intc_type, NULL };
> +
> +    object_child_foreach(OBJECT(cpu), spapr_cpu_core_find_intc, &args);
> +    g_assert(args.intc);
> +
> +    cpu->intc =3D args.intc;
> +}
> diff --git a/hw/ppc/spapr_irq.c b/hw/ppc/spapr_irq.c
> index 0999a2b2d69c..814500f22d34 100644
> --- a/hw/ppc/spapr_irq.c
> +++ b/hw/ppc/spapr_irq.c
> @@ -12,6 +12,7 @@
>  #include "qemu/error-report.h"
>  #include "qapi/error.h"
>  #include "hw/ppc/spapr.h"
> +#include "hw/ppc/spapr_cpu_core.h"
>  #include "hw/ppc/spapr_xive.h"
>  #include "hw/ppc/xics.h"
>  #include "sysemu/kvm.h"
> @@ -208,6 +209,15 @@ static int spapr_irq_post_load_xics(sPAPRMachineStat=
e *spapr, int version_id)
>      return 0;
>  }
> =20
> +static void spapr_irq_reset_xics(sPAPRMachineState *spapr, Error **errp)
> +{
> +   CPUState *cs;
> +
> +    CPU_FOREACH(cs) {
> +        spapr_cpu_core_set_intc(POWERPC_CPU(cs), spapr->icp_type);
> +    }
> +}
> +
>  #define SPAPR_IRQ_XICS_NR_IRQS     0x1000
>  #define SPAPR_IRQ_XICS_NR_MSIS     \
>      (XICS_IRQ_BASE + SPAPR_IRQ_XICS_NR_IRQS - SPAPR_IRQ_MSI)
> @@ -225,6 +235,7 @@ sPAPRIrq spapr_irq_xics =3D {
>      .dt_populate =3D spapr_dt_xics,
>      .cpu_intc_create =3D spapr_irq_cpu_intc_create_xics,
>      .post_load   =3D spapr_irq_post_load_xics,
> +    .reset       =3D spapr_irq_reset_xics,
>  };
> =20
>  /*
> @@ -325,6 +336,8 @@ static void spapr_irq_reset_xive(sPAPRMachineState *s=
papr, Error **errp)
>      CPU_FOREACH(cs) {
>          PowerPCCPU *cpu =3D POWERPC_CPU(cs);
> =20
> +        spapr_cpu_core_set_intc(cpu, TYPE_XIVE_TCTX);
> +
>          /* (TCG) Set the OS CAM line of the thread interrupt context. */
>          spapr_xive_set_tctx_os_cam(XIVE_TCTX(cpu->intc));
>      }

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--H4SyuGOnfnj3aJqJ
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAlwXNf4ACgkQbDjKyiDZ
s5Lpuw/+KC6pKygq7D8TkuIPdhLhb4goEHAVAj8Rh3kxLingCAwjNvrb0VL+G2g6
o7Zl7xc8CCXQHj/+7pVZ4uM0YKgjRUqbzxOQPibhIahtfCJ9AnB4KwWRda/HPrt1
xH/unwBsyaTcMuoc8xF2VnmGo7EeRAYbYNWKUS0GQc780YdaI0VNK99A3eYAcguT
BYrAK6S/TPRRwwDsSDHsM1M83MNXZHi/0bsFpSQNMc9xMMWnN2hB/+FCxtn0+DAm
25X6bd5VWAOnXJa4EF6+R+mQsHTvTYxHE+TRpVIkKHjKdImArHUqRtp3WjrBFX/h
JHrHSrsmizd15kZmVZjS7fj9kx76WselKE6VAEg+7gHdCNxN4tXUOH8OUgJD1B66
yJhpTQxbjq2x407gdiFvFD3lwORW1Wu6ijRwVStdcwH6WOB8pz/85l6fwDR1trTz
iC19YIGnUHf6+BuDz6wV1Ds0eF8SVqCyucbHuV2ncjuopaGca1y0DvFggcRP0RYo
thRxLA77AjYGMhqeLU7jyOOTJl15cPo1RPAbsKizzCsgZr7JwUIDcE/2BFPmhsrC
e+M8v5LDxmPYNSRypb+XxtePgdu5JjoMRUnK6Ki+wLOxvsiCbCDEcbifBY/4vlDQ
ZrS8RwqTMtqP666OmALjhfMTL7X0eol58mdwmmda6bVJZkbM32M=
=6fuj
-----END PGP SIGNATURE-----

--H4SyuGOnfnj3aJqJ--

