/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_ISA_H
#define TRACE_TRACE_HW_ISA_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_APM_IO_READ 0
#define TRACE_APM_IO_READ_ENABLED 0
#define TRACE_APM_IO_READ_BACKEND_DSTATE() (0)
static inline void trace_apm_io_read(uint8_t addr, uint8_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_APM_IO_WRITE 0
#define TRACE_APM_IO_WRITE_ENABLED 0
#define TRACE_APM_IO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_apm_io_write(uint8_t addr, uint8_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_ICH9_CC_READ 0
#define TRACE_ICH9_CC_READ_ENABLED 0
#define TRACE_ICH9_CC_READ_BACKEND_DSTATE() (0)
static inline void trace_ich9_cc_read(uint64_t addr, uint64_t val, unsigned len) {
    (void)addr;
    (void)val;
    (void)len;
}
#define TRACE_ICH9_CC_WRITE 0
#define TRACE_ICH9_CC_WRITE_ENABLED 0
#define TRACE_ICH9_CC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ich9_cc_write(uint64_t addr, uint64_t val, unsigned len) {
    (void)addr;
    (void)val;
    (void)len;
}
#define TRACE_PC87312_IO_READ 0
#define TRACE_PC87312_IO_READ_ENABLED 0
#define TRACE_PC87312_IO_READ_BACKEND_DSTATE() (0)
static inline void trace_pc87312_io_read(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PC87312_IO_WRITE 0
#define TRACE_PC87312_IO_WRITE_ENABLED 0
#define TRACE_PC87312_IO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pc87312_io_write(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUPERIO_CREATE_FLOPPY 0
#define TRACE_SUPERIO_CREATE_FLOPPY_ENABLED 0
#define TRACE_SUPERIO_CREATE_FLOPPY_BACKEND_DSTATE() (0)
static inline void trace_superio_create_floppy(int id, uint16_t base, unsigned int irq) {
    (void)id;
    (void)base;
    (void)irq;
}
#define TRACE_SUPERIO_CREATE_IDE 0
#define TRACE_SUPERIO_CREATE_IDE_ENABLED 0
#define TRACE_SUPERIO_CREATE_IDE_BACKEND_DSTATE() (0)
static inline void trace_superio_create_ide(int id, uint16_t base, unsigned int irq) {
    (void)id;
    (void)base;
    (void)irq;
}
#define TRACE_SUPERIO_CREATE_PARALLEL 0
#define TRACE_SUPERIO_CREATE_PARALLEL_ENABLED 0
#define TRACE_SUPERIO_CREATE_PARALLEL_BACKEND_DSTATE() (0)
static inline void trace_superio_create_parallel(int id, uint16_t base, unsigned int irq) {
    (void)id;
    (void)base;
    (void)irq;
}
#define TRACE_SUPERIO_CREATE_SERIAL 0
#define TRACE_SUPERIO_CREATE_SERIAL_ENABLED 0
#define TRACE_SUPERIO_CREATE_SERIAL_BACKEND_DSTATE() (0)
static inline void trace_superio_create_serial(int id, uint16_t base, unsigned int irq) {
    (void)id;
    (void)base;
    (void)irq;
}
#define TRACE_VIA_ISA_WRITE 0
#define TRACE_VIA_ISA_WRITE_ENABLED 0
#define TRACE_VIA_ISA_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via_isa_write(uint32_t addr, uint32_t val, int len) {
    (void)addr;
    (void)val;
    (void)len;
}
#define TRACE_VIA_PM_IO_READ 0
#define TRACE_VIA_PM_IO_READ_ENABLED 0
#define TRACE_VIA_PM_IO_READ_BACKEND_DSTATE() (0)
static inline void trace_via_pm_io_read(uint32_t addr, uint32_t val, int len) {
    (void)addr;
    (void)val;
    (void)len;
}
#define TRACE_VIA_PM_IO_WRITE 0
#define TRACE_VIA_PM_IO_WRITE_ENABLED 0
#define TRACE_VIA_PM_IO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via_pm_io_write(uint32_t addr, uint32_t val, int len) {
    (void)addr;
    (void)val;
    (void)len;
}
#define TRACE_VIA_PM_READ 0
#define TRACE_VIA_PM_READ_ENABLED 0
#define TRACE_VIA_PM_READ_BACKEND_DSTATE() (0)
static inline void trace_via_pm_read(uint32_t addr, uint32_t val, int len) {
    (void)addr;
    (void)val;
    (void)len;
}
#define TRACE_VIA_PM_WRITE 0
#define TRACE_VIA_PM_WRITE_ENABLED 0
#define TRACE_VIA_PM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via_pm_write(uint32_t addr, uint32_t val, int len) {
    (void)addr;
    (void)val;
    (void)len;
}
#define TRACE_VIA_SUPERIO_READ 0
#define TRACE_VIA_SUPERIO_READ_ENABLED 0
#define TRACE_VIA_SUPERIO_READ_BACKEND_DSTATE() (0)
static inline void trace_via_superio_read(uint8_t addr, uint8_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_VIA_SUPERIO_WRITE 0
#define TRACE_VIA_SUPERIO_WRITE_ENABLED 0
#define TRACE_VIA_SUPERIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via_superio_write(uint8_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}

#endif