
synthesis -comp -f "smack_buds_impl_1_lattice.synproj"
synthesis:  version Radiant Software (64-bit) 3.0.0.24.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec  2 17:45:47 2022


Command Line:  synthesis -comp -f smack_buds_impl_1_lattice.synproj -gui 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - User-Selected Strategy SettingsOptimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = smack_buds_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is TRUE.
The -syn option is FALSE.
-vh2008

-path //vs-home/acohen24/smash_buds (searchpath added)
-path //vs-home/acohen24/smash_buds/impl_1 (searchpath added)
-path //vs-home/acohen24/smash_buds/my_pll (searchpath added)
-path C:/Program Files/lscc/radiant/3.0/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.v
Verilog design file = //vs-home/acohen24/smash_buds/my_pll/rtl/my_pll.v
VHDL library = pmi
VHDL design file = C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = //vs-home/acohen24/smash_buds/source/impl_1/top.vhd
VHDL library = work
VHDL design file = //vs-home/acohen24/smash_buds/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = //vs-home/acohen24/smash_buds/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = //vs-home/acohen24/smash_buds/source/impl_1/controller.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328INFO - "c:/programanalyzing included file . VERI-1328Analyzing Verilog file //vs-home/acohen24/smash_buds/my_pll/rtl/my_pll.v. VERI-1482
Analyzing VHDL file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd

INFO - "c:/programanalyzing package . VHDL-1014Analyzing VHDL file //vs-home/acohen24/smash_buds/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file //vs-home/acohen24/smash_buds/source/impl_1/top.vhd

INFO - "//vs-home/acohen24/smash_buds/source/impl_1/top.vhd(5):analyzing entity . VHDL-1012INFO - "//vs-home/acohen24/smash_buds/source/impl_1/top.vhd(15):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/acohen24/smash_buds/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file //vs-home/acohen24/smash_buds/source/impl_1/pattern_gen.vhd

INFO - "//vs-home/acohen24/smash_buds/source/impl_1/pattern_gen.vhd(5):analyzing entity . VHDL-1012INFO - "//vs-home/acohen24/smash_buds/source/impl_1/pattern_gen.vhd(15):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/acohen24/smash_buds/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file //vs-home/acohen24/smash_buds/source/impl_1/vga.vhd

INFO - "//vs-home/acohen24/smash_buds/source/impl_1/vga.vhd(5):analyzing entity . VHDL-1012INFO - "//vs-home/acohen24/smash_buds/source/impl_1/vga.vhd(16):analyzing architecture . VHDL-1010Analyzing VHDL file //vs-home/acohen24/smash_buds/source/impl_1/controller.vhd. VHDL-1481
Analyzing VHDL file //vs-home/acohen24/smash_buds/source/impl_1/controller.vhd

INFO - "//vs-home/acohen24/smash_buds/source/impl_1/controller.vhd(5):analyzing entity . VHDL-1012INFO - "//vs-home/acohen24/smash_buds/source/impl_1/controller.vhd(13):analyzing architecture . VHDL-1010