// Seed: 1200595479
module module_0 (
    input tri  module_0,
    input wand id_1
);
  tri1 id_3, id_4, id_5;
  logic [7:0] id_6;
  wire id_7;
  assign id_7 = id_6[1'b0];
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    output uwire id_7,
    output wor id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    output supply0 id_14,
    output tri0 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.type_8 = 0;
  wire id_18;
endmodule
