
testnuc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a598  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013968  0800a768  0800a768  0000b768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e0d0  0801e0d0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0801e0d0  0801e0d0  0001f0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e0d8  0801e0d8  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e0d8  0801e0d8  0001f0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801e0dc  0801e0dc  0001f0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801e0e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002108  200001d4  0801e2b4  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200022dc  0801e2b4  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012cbe  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cac  00000000  00000000  00032ec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  00035b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c64  00000000  00000000  00036c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024973  00000000  00000000  000378c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001466a  00000000  00000000  0005c237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e28ad  00000000  00000000  000708a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  0015314e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058c0  00000000  00000000  00153204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  00158ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003463  00000000  00000000  00158b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000140  00000000  00000000  0015bf71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a750 	.word	0x0800a750

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800a750 	.word	0x0800a750

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <strlen>:
 8000370:	4603      	mov	r3, r0
 8000372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000376:	2a00      	cmp	r2, #0
 8000378:	d1fb      	bne.n	8000372 <strlen+0x2>
 800037a:	1a18      	subs	r0, r3, r0
 800037c:	3801      	subs	r0, #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_dmul>:
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000702:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000706:	bf1d      	ittte	ne
 8000708:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800070c:	ea94 0f0c 	teqne	r4, ip
 8000710:	ea95 0f0c 	teqne	r5, ip
 8000714:	f000 f8de 	bleq	80008d4 <__aeabi_dmul+0x1dc>
 8000718:	442c      	add	r4, r5
 800071a:	ea81 0603 	eor.w	r6, r1, r3
 800071e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000722:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000726:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800072a:	bf18      	it	ne
 800072c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000730:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000734:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000738:	d038      	beq.n	80007ac <__aeabi_dmul+0xb4>
 800073a:	fba0 ce02 	umull	ip, lr, r0, r2
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000746:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800074a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800074e:	f04f 0600 	mov.w	r6, #0
 8000752:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000756:	f09c 0f00 	teq	ip, #0
 800075a:	bf18      	it	ne
 800075c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000760:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000764:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000768:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800076c:	d204      	bcs.n	8000778 <__aeabi_dmul+0x80>
 800076e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000772:	416d      	adcs	r5, r5
 8000774:	eb46 0606 	adc.w	r6, r6, r6
 8000778:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800077c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000780:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000784:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000788:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800078c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000790:	bf88      	it	hi
 8000792:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000796:	d81e      	bhi.n	80007d6 <__aeabi_dmul+0xde>
 8000798:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800079c:	bf08      	it	eq
 800079e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007a2:	f150 0000 	adcs.w	r0, r0, #0
 80007a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007b0:	ea46 0101 	orr.w	r1, r6, r1
 80007b4:	ea40 0002 	orr.w	r0, r0, r2
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007c0:	bfc2      	ittt	gt
 80007c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	popgt	{r4, r5, r6, pc}
 80007cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007d0:	f04f 0e00 	mov.w	lr, #0
 80007d4:	3c01      	subs	r4, #1
 80007d6:	f300 80ab 	bgt.w	8000930 <__aeabi_dmul+0x238>
 80007da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007de:	bfde      	ittt	le
 80007e0:	2000      	movle	r0, #0
 80007e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007e6:	bd70      	pople	{r4, r5, r6, pc}
 80007e8:	f1c4 0400 	rsb	r4, r4, #0
 80007ec:	3c20      	subs	r4, #32
 80007ee:	da35      	bge.n	800085c <__aeabi_dmul+0x164>
 80007f0:	340c      	adds	r4, #12
 80007f2:	dc1b      	bgt.n	800082c <__aeabi_dmul+0x134>
 80007f4:	f104 0414 	add.w	r4, r4, #20
 80007f8:	f1c4 0520 	rsb	r5, r4, #32
 80007fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000800:	fa20 f004 	lsr.w	r0, r0, r4
 8000804:	fa01 f205 	lsl.w	r2, r1, r5
 8000808:	ea40 0002 	orr.w	r0, r0, r2
 800080c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000818:	fa21 f604 	lsr.w	r6, r1, r4
 800081c:	eb42 0106 	adc.w	r1, r2, r6
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 040c 	rsb	r4, r4, #12
 8000830:	f1c4 0520 	rsb	r5, r4, #32
 8000834:	fa00 f304 	lsl.w	r3, r0, r4
 8000838:	fa20 f005 	lsr.w	r0, r0, r5
 800083c:	fa01 f204 	lsl.w	r2, r1, r4
 8000840:	ea40 0002 	orr.w	r0, r0, r2
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800084c:	f141 0100 	adc.w	r1, r1, #0
 8000850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000854:	bf08      	it	eq
 8000856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f1c4 0520 	rsb	r5, r4, #32
 8000860:	fa00 f205 	lsl.w	r2, r0, r5
 8000864:	ea4e 0e02 	orr.w	lr, lr, r2
 8000868:	fa20 f304 	lsr.w	r3, r0, r4
 800086c:	fa01 f205 	lsl.w	r2, r1, r5
 8000870:	ea43 0302 	orr.w	r3, r3, r2
 8000874:	fa21 f004 	lsr.w	r0, r1, r4
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	fa21 f204 	lsr.w	r2, r1, r4
 8000880:	ea20 0002 	bic.w	r0, r0, r2
 8000884:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000888:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800088c:	bf08      	it	eq
 800088e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f094 0f00 	teq	r4, #0
 8000898:	d10f      	bne.n	80008ba <__aeabi_dmul+0x1c2>
 800089a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800089e:	0040      	lsls	r0, r0, #1
 80008a0:	eb41 0101 	adc.w	r1, r1, r1
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3c01      	subeq	r4, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1a6>
 80008ae:	ea41 0106 	orr.w	r1, r1, r6
 80008b2:	f095 0f00 	teq	r5, #0
 80008b6:	bf18      	it	ne
 80008b8:	4770      	bxne	lr
 80008ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	eb43 0303 	adc.w	r3, r3, r3
 80008c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3d01      	subeq	r5, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1c6>
 80008ce:	ea43 0306 	orr.w	r3, r3, r6
 80008d2:	4770      	bx	lr
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008dc:	bf18      	it	ne
 80008de:	ea95 0f0c 	teqne	r5, ip
 80008e2:	d00c      	beq.n	80008fe <__aeabi_dmul+0x206>
 80008e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e8:	bf18      	it	ne
 80008ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ee:	d1d1      	bne.n	8000894 <__aeabi_dmul+0x19c>
 80008f0:	ea81 0103 	eor.w	r1, r1, r3
 80008f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f8:	f04f 0000 	mov.w	r0, #0
 80008fc:	bd70      	pop	{r4, r5, r6, pc}
 80008fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000902:	bf06      	itte	eq
 8000904:	4610      	moveq	r0, r2
 8000906:	4619      	moveq	r1, r3
 8000908:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090c:	d019      	beq.n	8000942 <__aeabi_dmul+0x24a>
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	d102      	bne.n	800091a <__aeabi_dmul+0x222>
 8000914:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000918:	d113      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	d105      	bne.n	800092c <__aeabi_dmul+0x234>
 8000920:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000924:	bf1c      	itt	ne
 8000926:	4610      	movne	r0, r2
 8000928:	4619      	movne	r1, r3
 800092a:	d10a      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800092c:	ea81 0103 	eor.w	r1, r1, r3
 8000930:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000934:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000938:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	bd70      	pop	{r4, r5, r6, pc}
 8000942:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000946:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800094a:	bd70      	pop	{r4, r5, r6, pc}

0800094c <__aeabi_ddiv>:
 800094c:	b570      	push	{r4, r5, r6, lr}
 800094e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000952:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000956:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800095a:	bf1d      	ittte	ne
 800095c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000960:	ea94 0f0c 	teqne	r4, ip
 8000964:	ea95 0f0c 	teqne	r5, ip
 8000968:	f000 f8a7 	bleq	8000aba <__aeabi_ddiv+0x16e>
 800096c:	eba4 0405 	sub.w	r4, r4, r5
 8000970:	ea81 0e03 	eor.w	lr, r1, r3
 8000974:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000978:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800097c:	f000 8088 	beq.w	8000a90 <__aeabi_ddiv+0x144>
 8000980:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000984:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000988:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800098c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000990:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000994:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000998:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800099c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009a4:	429d      	cmp	r5, r3
 80009a6:	bf08      	it	eq
 80009a8:	4296      	cmpeq	r6, r2
 80009aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009b2:	d202      	bcs.n	80009ba <__aeabi_ddiv+0x6e>
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ba:	1ab6      	subs	r6, r6, r2
 80009bc:	eb65 0503 	sbc.w	r5, r5, r3
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a28:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a2c:	d018      	beq.n	8000a60 <__aeabi_ddiv+0x114>
 8000a2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a4a:	d1c0      	bne.n	80009ce <__aeabi_ddiv+0x82>
 8000a4c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_ddiv+0x11e>
 8000a52:	ea41 0100 	orr.w	r1, r1, r0
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a5e:	e7b6      	b.n	80009ce <__aeabi_ddiv+0x82>
 8000a60:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a64:	bf04      	itt	eq
 8000a66:	4301      	orreq	r1, r0
 8000a68:	2000      	moveq	r0, #0
 8000a6a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a6e:	bf88      	it	hi
 8000a70:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a74:	f63f aeaf 	bhi.w	80007d6 <__aeabi_dmul+0xde>
 8000a78:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a7c:	bf04      	itt	eq
 8000a7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a86:	f150 0000 	adcs.w	r0, r0, #0
 8000a8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a9c:	bfc2      	ittt	gt
 8000a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	popgt	{r4, r5, r6, pc}
 8000aa8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aac:	f04f 0e00 	mov.w	lr, #0
 8000ab0:	3c01      	subs	r4, #1
 8000ab2:	e690      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000ab4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ab8:	e68d      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000aba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000abe:	ea94 0f0c 	teq	r4, ip
 8000ac2:	bf08      	it	eq
 8000ac4:	ea95 0f0c 	teqeq	r5, ip
 8000ac8:	f43f af3b 	beq.w	8000942 <__aeabi_dmul+0x24a>
 8000acc:	ea94 0f0c 	teq	r4, ip
 8000ad0:	d10a      	bne.n	8000ae8 <__aeabi_ddiv+0x19c>
 8000ad2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ad6:	f47f af34 	bne.w	8000942 <__aeabi_dmul+0x24a>
 8000ada:	ea95 0f0c 	teq	r5, ip
 8000ade:	f47f af25 	bne.w	800092c <__aeabi_dmul+0x234>
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	e72c      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000ae8:	ea95 0f0c 	teq	r5, ip
 8000aec:	d106      	bne.n	8000afc <__aeabi_ddiv+0x1b0>
 8000aee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000af2:	f43f aefd 	beq.w	80008f0 <__aeabi_dmul+0x1f8>
 8000af6:	4610      	mov	r0, r2
 8000af8:	4619      	mov	r1, r3
 8000afa:	e722      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000afc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b06:	f47f aec5 	bne.w	8000894 <__aeabi_dmul+0x19c>
 8000b0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b0e:	f47f af0d 	bne.w	800092c <__aeabi_dmul+0x234>
 8000b12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b16:	f47f aeeb 	bne.w	80008f0 <__aeabi_dmul+0x1f8>
 8000b1a:	e712      	b.n	8000942 <__aeabi_dmul+0x24a>

08000b1c <__gedf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpdf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__ledf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpdf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpdf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b46:	d01b      	beq.n	8000b80 <__cmpdf2+0x54>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b4e:	bf0c      	ite	eq
 8000b50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b54:	ea91 0f03 	teqne	r1, r3
 8000b58:	bf02      	ittt	eq
 8000b5a:	ea90 0f02 	teqeq	r0, r2
 8000b5e:	2000      	moveq	r0, #0
 8000b60:	4770      	bxeq	lr
 8000b62:	f110 0f00 	cmn.w	r0, #0
 8000b66:	ea91 0f03 	teq	r1, r3
 8000b6a:	bf58      	it	pl
 8000b6c:	4299      	cmppl	r1, r3
 8000b6e:	bf08      	it	eq
 8000b70:	4290      	cmpeq	r0, r2
 8000b72:	bf2c      	ite	cs
 8000b74:	17d8      	asrcs	r0, r3, #31
 8000b76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b7a:	f040 0001 	orr.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__cmpdf2+0x64>
 8000b8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8e:	d107      	bne.n	8000ba0 <__cmpdf2+0x74>
 8000b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d1d6      	bne.n	8000b48 <__cmpdf2+0x1c>
 8000b9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9e:	d0d3      	beq.n	8000b48 <__cmpdf2+0x1c>
 8000ba0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_cdrcmple>:
 8000ba8:	4684      	mov	ip, r0
 8000baa:	4610      	mov	r0, r2
 8000bac:	4662      	mov	r2, ip
 8000bae:	468c      	mov	ip, r1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	e000      	b.n	8000bb8 <__aeabi_cdcmpeq>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdcmpeq>:
 8000bb8:	b501      	push	{r0, lr}
 8000bba:	f7ff ffb7 	bl	8000b2c <__cmpdf2>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	bf48      	it	mi
 8000bc2:	f110 0f00 	cmnmi.w	r0, #0
 8000bc6:	bd01      	pop	{r0, pc}

08000bc8 <__aeabi_dcmpeq>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff fff4 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2001      	moveq	r0, #1
 8000bd4:	2000      	movne	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmplt>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffea 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000be4:	bf34      	ite	cc
 8000be6:	2001      	movcc	r0, #1
 8000be8:	2000      	movcs	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_dcmple>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffe0 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_dcmpge>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffce 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c0c:	bf94      	ite	ls
 8000c0e:	2001      	movls	r0, #1
 8000c10:	2000      	movhi	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_dcmpgt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffc4 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_dcmpun>:
 8000c2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c34:	d102      	bne.n	8000c3c <__aeabi_dcmpun+0x10>
 8000c36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c3a:	d10a      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c44:	d102      	bne.n	8000c4c <__aeabi_dcmpun+0x20>
 8000c46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c4c:	f04f 0000 	mov.w	r0, #0
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0001 	mov.w	r0, #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2iz>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c60:	d215      	bcs.n	8000c8e <__aeabi_d2iz+0x36>
 8000c62:	d511      	bpl.n	8000c88 <__aeabi_d2iz+0x30>
 8000c64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c6c:	d912      	bls.n	8000c94 <__aeabi_d2iz+0x3c>
 8000c6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	4770      	bx	lr
 8000c88:	f04f 0000 	mov.w	r0, #0
 8000c8c:	4770      	bx	lr
 8000c8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c92:	d105      	bne.n	8000ca0 <__aeabi_d2iz+0x48>
 8000c94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	bf08      	it	eq
 8000c9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c9e:	4770      	bx	lr
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2f>:
 8000ca8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cb0:	bf24      	itt	cs
 8000cb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cba:	d90d      	bls.n	8000cd8 <__aeabi_d2f+0x30>
 8000cbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ccc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cdc:	d121      	bne.n	8000d22 <__aeabi_d2f+0x7a>
 8000cde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ce2:	bfbc      	itt	lt
 8000ce4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ce8:	4770      	bxlt	lr
 8000cea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cf2:	f1c2 0218 	rsb	r2, r2, #24
 8000cf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000d02:	bf18      	it	ne
 8000d04:	f040 0001 	orrne.w	r0, r0, #1
 8000d08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d14:	ea40 000c 	orr.w	r0, r0, ip
 8000d18:	fa23 f302 	lsr.w	r3, r3, r2
 8000d1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d20:	e7cc      	b.n	8000cbc <__aeabi_d2f+0x14>
 8000d22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d26:	d107      	bne.n	8000d38 <__aeabi_d2f+0x90>
 8000d28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d36:	4770      	bxne	lr
 8000d38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <__aeabi_ldivmod>:
 8000d48:	b97b      	cbnz	r3, 8000d6a <__aeabi_ldivmod+0x22>
 8000d4a:	b972      	cbnz	r2, 8000d6a <__aeabi_ldivmod+0x22>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bfbe      	ittt	lt
 8000d50:	2000      	movlt	r0, #0
 8000d52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d56:	e006      	blt.n	8000d66 <__aeabi_ldivmod+0x1e>
 8000d58:	bf08      	it	eq
 8000d5a:	2800      	cmpeq	r0, #0
 8000d5c:	bf1c      	itt	ne
 8000d5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d62:	f04f 30ff 	movne.w	r0, #4294967295
 8000d66:	f000 b9b5 	b.w	80010d4 <__aeabi_idiv0>
 8000d6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d72:	2900      	cmp	r1, #0
 8000d74:	db09      	blt.n	8000d8a <__aeabi_ldivmod+0x42>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	db1a      	blt.n	8000db0 <__aeabi_ldivmod+0x68>
 8000d7a:	f000 f84d 	bl	8000e18 <__udivmoddi4>
 8000d7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d86:	b004      	add	sp, #16
 8000d88:	4770      	bx	lr
 8000d8a:	4240      	negs	r0, r0
 8000d8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	db1b      	blt.n	8000dcc <__aeabi_ldivmod+0x84>
 8000d94:	f000 f840 	bl	8000e18 <__udivmoddi4>
 8000d98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000da0:	b004      	add	sp, #16
 8000da2:	4240      	negs	r0, r0
 8000da4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da8:	4252      	negs	r2, r2
 8000daa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dae:	4770      	bx	lr
 8000db0:	4252      	negs	r2, r2
 8000db2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000db6:	f000 f82f 	bl	8000e18 <__udivmoddi4>
 8000dba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dc2:	b004      	add	sp, #16
 8000dc4:	4240      	negs	r0, r0
 8000dc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dca:	4770      	bx	lr
 8000dcc:	4252      	negs	r2, r2
 8000dce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dd2:	f000 f821 	bl	8000e18 <__udivmoddi4>
 8000dd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dde:	b004      	add	sp, #16
 8000de0:	4252      	negs	r2, r2
 8000de2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000de6:	4770      	bx	lr

08000de8 <__aeabi_uldivmod>:
 8000de8:	b953      	cbnz	r3, 8000e00 <__aeabi_uldivmod+0x18>
 8000dea:	b94a      	cbnz	r2, 8000e00 <__aeabi_uldivmod+0x18>
 8000dec:	2900      	cmp	r1, #0
 8000dee:	bf08      	it	eq
 8000df0:	2800      	cmpeq	r0, #0
 8000df2:	bf1c      	itt	ne
 8000df4:	f04f 31ff 	movne.w	r1, #4294967295
 8000df8:	f04f 30ff 	movne.w	r0, #4294967295
 8000dfc:	f000 b96a 	b.w	80010d4 <__aeabi_idiv0>
 8000e00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e08:	f000 f806 	bl	8000e18 <__udivmoddi4>
 8000e0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e14:	b004      	add	sp, #16
 8000e16:	4770      	bx	lr

08000e18 <__udivmoddi4>:
 8000e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e1c:	9d08      	ldr	r5, [sp, #32]
 8000e1e:	460c      	mov	r4, r1
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d14e      	bne.n	8000ec2 <__udivmoddi4+0xaa>
 8000e24:	4694      	mov	ip, r2
 8000e26:	458c      	cmp	ip, r1
 8000e28:	4686      	mov	lr, r0
 8000e2a:	fab2 f282 	clz	r2, r2
 8000e2e:	d962      	bls.n	8000ef6 <__udivmoddi4+0xde>
 8000e30:	b14a      	cbz	r2, 8000e46 <__udivmoddi4+0x2e>
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	4091      	lsls	r1, r2
 8000e38:	fa20 f303 	lsr.w	r3, r0, r3
 8000e3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e40:	4319      	orrs	r1, r3
 8000e42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4a:	fa1f f68c 	uxth.w	r6, ip
 8000e4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e56:	fb07 1114 	mls	r1, r7, r4, r1
 8000e5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5e:	fb04 f106 	mul.w	r1, r4, r6
 8000e62:	4299      	cmp	r1, r3
 8000e64:	d90a      	bls.n	8000e7c <__udivmoddi4+0x64>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e6e:	f080 8112 	bcs.w	8001096 <__udivmoddi4+0x27e>
 8000e72:	4299      	cmp	r1, r3
 8000e74:	f240 810f 	bls.w	8001096 <__udivmoddi4+0x27e>
 8000e78:	3c02      	subs	r4, #2
 8000e7a:	4463      	add	r3, ip
 8000e7c:	1a59      	subs	r1, r3, r1
 8000e7e:	fa1f f38e 	uxth.w	r3, lr
 8000e82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e86:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e8e:	fb00 f606 	mul.w	r6, r0, r6
 8000e92:	429e      	cmp	r6, r3
 8000e94:	d90a      	bls.n	8000eac <__udivmoddi4+0x94>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e9e:	f080 80fc 	bcs.w	800109a <__udivmoddi4+0x282>
 8000ea2:	429e      	cmp	r6, r3
 8000ea4:	f240 80f9 	bls.w	800109a <__udivmoddi4+0x282>
 8000ea8:	4463      	add	r3, ip
 8000eaa:	3802      	subs	r0, #2
 8000eac:	1b9b      	subs	r3, r3, r6
 8000eae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	b11d      	cbz	r5, 8000ebe <__udivmoddi4+0xa6>
 8000eb6:	40d3      	lsrs	r3, r2
 8000eb8:	2200      	movs	r2, #0
 8000eba:	e9c5 3200 	strd	r3, r2, [r5]
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d905      	bls.n	8000ed2 <__udivmoddi4+0xba>
 8000ec6:	b10d      	cbz	r5, 8000ecc <__udivmoddi4+0xb4>
 8000ec8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e7f5      	b.n	8000ebe <__udivmoddi4+0xa6>
 8000ed2:	fab3 f183 	clz	r1, r3
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d146      	bne.n	8000f68 <__udivmoddi4+0x150>
 8000eda:	42a3      	cmp	r3, r4
 8000edc:	d302      	bcc.n	8000ee4 <__udivmoddi4+0xcc>
 8000ede:	4290      	cmp	r0, r2
 8000ee0:	f0c0 80f0 	bcc.w	80010c4 <__udivmoddi4+0x2ac>
 8000ee4:	1a86      	subs	r6, r0, r2
 8000ee6:	eb64 0303 	sbc.w	r3, r4, r3
 8000eea:	2001      	movs	r0, #1
 8000eec:	2d00      	cmp	r5, #0
 8000eee:	d0e6      	beq.n	8000ebe <__udivmoddi4+0xa6>
 8000ef0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ef4:	e7e3      	b.n	8000ebe <__udivmoddi4+0xa6>
 8000ef6:	2a00      	cmp	r2, #0
 8000ef8:	f040 8090 	bne.w	800101c <__udivmoddi4+0x204>
 8000efc:	eba1 040c 	sub.w	r4, r1, ip
 8000f00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f04:	fa1f f78c 	uxth.w	r7, ip
 8000f08:	2101      	movs	r1, #1
 8000f0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f12:	fb08 4416 	mls	r4, r8, r6, r4
 8000f16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f1a:	fb07 f006 	mul.w	r0, r7, r6
 8000f1e:	4298      	cmp	r0, r3
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x11c>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f2a:	d202      	bcs.n	8000f32 <__udivmoddi4+0x11a>
 8000f2c:	4298      	cmp	r0, r3
 8000f2e:	f200 80cd 	bhi.w	80010cc <__udivmoddi4+0x2b4>
 8000f32:	4626      	mov	r6, r4
 8000f34:	1a1c      	subs	r4, r3, r0
 8000f36:	fa1f f38e 	uxth.w	r3, lr
 8000f3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000f42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f46:	fb00 f707 	mul.w	r7, r0, r7
 8000f4a:	429f      	cmp	r7, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x148>
 8000f4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f56:	d202      	bcs.n	8000f5e <__udivmoddi4+0x146>
 8000f58:	429f      	cmp	r7, r3
 8000f5a:	f200 80b0 	bhi.w	80010be <__udivmoddi4+0x2a6>
 8000f5e:	4620      	mov	r0, r4
 8000f60:	1bdb      	subs	r3, r3, r7
 8000f62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f66:	e7a5      	b.n	8000eb4 <__udivmoddi4+0x9c>
 8000f68:	f1c1 0620 	rsb	r6, r1, #32
 8000f6c:	408b      	lsls	r3, r1
 8000f6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000f72:	431f      	orrs	r7, r3
 8000f74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f78:	fa04 f301 	lsl.w	r3, r4, r1
 8000f7c:	ea43 030c 	orr.w	r3, r3, ip
 8000f80:	40f4      	lsrs	r4, r6
 8000f82:	fa00 f801 	lsl.w	r8, r0, r1
 8000f86:	0c38      	lsrs	r0, r7, #16
 8000f88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000f90:	fa1f fc87 	uxth.w	ip, r7
 8000f94:	fb00 441e 	mls	r4, r0, lr, r4
 8000f98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000fa0:	45a1      	cmp	r9, r4
 8000fa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000fa6:	d90a      	bls.n	8000fbe <__udivmoddi4+0x1a6>
 8000fa8:	193c      	adds	r4, r7, r4
 8000faa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000fae:	f080 8084 	bcs.w	80010ba <__udivmoddi4+0x2a2>
 8000fb2:	45a1      	cmp	r9, r4
 8000fb4:	f240 8081 	bls.w	80010ba <__udivmoddi4+0x2a2>
 8000fb8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fbc:	443c      	add	r4, r7
 8000fbe:	eba4 0409 	sub.w	r4, r4, r9
 8000fc2:	fa1f f983 	uxth.w	r9, r3
 8000fc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fca:	fb00 4413 	mls	r4, r0, r3, r4
 8000fce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fd6:	45a4      	cmp	ip, r4
 8000fd8:	d907      	bls.n	8000fea <__udivmoddi4+0x1d2>
 8000fda:	193c      	adds	r4, r7, r4
 8000fdc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000fe0:	d267      	bcs.n	80010b2 <__udivmoddi4+0x29a>
 8000fe2:	45a4      	cmp	ip, r4
 8000fe4:	d965      	bls.n	80010b2 <__udivmoddi4+0x29a>
 8000fe6:	3b02      	subs	r3, #2
 8000fe8:	443c      	add	r4, r7
 8000fea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000fee:	fba0 9302 	umull	r9, r3, r0, r2
 8000ff2:	eba4 040c 	sub.w	r4, r4, ip
 8000ff6:	429c      	cmp	r4, r3
 8000ff8:	46ce      	mov	lr, r9
 8000ffa:	469c      	mov	ip, r3
 8000ffc:	d351      	bcc.n	80010a2 <__udivmoddi4+0x28a>
 8000ffe:	d04e      	beq.n	800109e <__udivmoddi4+0x286>
 8001000:	b155      	cbz	r5, 8001018 <__udivmoddi4+0x200>
 8001002:	ebb8 030e 	subs.w	r3, r8, lr
 8001006:	eb64 040c 	sbc.w	r4, r4, ip
 800100a:	fa04 f606 	lsl.w	r6, r4, r6
 800100e:	40cb      	lsrs	r3, r1
 8001010:	431e      	orrs	r6, r3
 8001012:	40cc      	lsrs	r4, r1
 8001014:	e9c5 6400 	strd	r6, r4, [r5]
 8001018:	2100      	movs	r1, #0
 800101a:	e750      	b.n	8000ebe <__udivmoddi4+0xa6>
 800101c:	f1c2 0320 	rsb	r3, r2, #32
 8001020:	fa20 f103 	lsr.w	r1, r0, r3
 8001024:	fa0c fc02 	lsl.w	ip, ip, r2
 8001028:	fa24 f303 	lsr.w	r3, r4, r3
 800102c:	4094      	lsls	r4, r2
 800102e:	430c      	orrs	r4, r1
 8001030:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001034:	fa00 fe02 	lsl.w	lr, r0, r2
 8001038:	fa1f f78c 	uxth.w	r7, ip
 800103c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001040:	fb08 3110 	mls	r1, r8, r0, r3
 8001044:	0c23      	lsrs	r3, r4, #16
 8001046:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800104a:	fb00 f107 	mul.w	r1, r0, r7
 800104e:	4299      	cmp	r1, r3
 8001050:	d908      	bls.n	8001064 <__udivmoddi4+0x24c>
 8001052:	eb1c 0303 	adds.w	r3, ip, r3
 8001056:	f100 36ff 	add.w	r6, r0, #4294967295
 800105a:	d22c      	bcs.n	80010b6 <__udivmoddi4+0x29e>
 800105c:	4299      	cmp	r1, r3
 800105e:	d92a      	bls.n	80010b6 <__udivmoddi4+0x29e>
 8001060:	3802      	subs	r0, #2
 8001062:	4463      	add	r3, ip
 8001064:	1a5b      	subs	r3, r3, r1
 8001066:	b2a4      	uxth	r4, r4
 8001068:	fbb3 f1f8 	udiv	r1, r3, r8
 800106c:	fb08 3311 	mls	r3, r8, r1, r3
 8001070:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001074:	fb01 f307 	mul.w	r3, r1, r7
 8001078:	42a3      	cmp	r3, r4
 800107a:	d908      	bls.n	800108e <__udivmoddi4+0x276>
 800107c:	eb1c 0404 	adds.w	r4, ip, r4
 8001080:	f101 36ff 	add.w	r6, r1, #4294967295
 8001084:	d213      	bcs.n	80010ae <__udivmoddi4+0x296>
 8001086:	42a3      	cmp	r3, r4
 8001088:	d911      	bls.n	80010ae <__udivmoddi4+0x296>
 800108a:	3902      	subs	r1, #2
 800108c:	4464      	add	r4, ip
 800108e:	1ae4      	subs	r4, r4, r3
 8001090:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001094:	e739      	b.n	8000f0a <__udivmoddi4+0xf2>
 8001096:	4604      	mov	r4, r0
 8001098:	e6f0      	b.n	8000e7c <__udivmoddi4+0x64>
 800109a:	4608      	mov	r0, r1
 800109c:	e706      	b.n	8000eac <__udivmoddi4+0x94>
 800109e:	45c8      	cmp	r8, r9
 80010a0:	d2ae      	bcs.n	8001000 <__udivmoddi4+0x1e8>
 80010a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80010a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80010aa:	3801      	subs	r0, #1
 80010ac:	e7a8      	b.n	8001000 <__udivmoddi4+0x1e8>
 80010ae:	4631      	mov	r1, r6
 80010b0:	e7ed      	b.n	800108e <__udivmoddi4+0x276>
 80010b2:	4603      	mov	r3, r0
 80010b4:	e799      	b.n	8000fea <__udivmoddi4+0x1d2>
 80010b6:	4630      	mov	r0, r6
 80010b8:	e7d4      	b.n	8001064 <__udivmoddi4+0x24c>
 80010ba:	46d6      	mov	lr, sl
 80010bc:	e77f      	b.n	8000fbe <__udivmoddi4+0x1a6>
 80010be:	4463      	add	r3, ip
 80010c0:	3802      	subs	r0, #2
 80010c2:	e74d      	b.n	8000f60 <__udivmoddi4+0x148>
 80010c4:	4606      	mov	r6, r0
 80010c6:	4623      	mov	r3, r4
 80010c8:	4608      	mov	r0, r1
 80010ca:	e70f      	b.n	8000eec <__udivmoddi4+0xd4>
 80010cc:	3e02      	subs	r6, #2
 80010ce:	4463      	add	r3, ip
 80010d0:	e730      	b.n	8000f34 <__udivmoddi4+0x11c>
 80010d2:	bf00      	nop

080010d4 <__aeabi_idiv0>:
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <toggle_pins>:

#ifndef INC_TOGGLE_PINS_H_
#define INC_TOGGLE_PINS_H_

//przeczanie pomidzy pinami
void toggle_pins(void) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    static uint8_t state = 0;

    switch (state) {
 80010dc:	4b3d      	ldr	r3, [pc, #244]	@ (80011d4 <toggle_pins+0xfc>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b03      	cmp	r3, #3
 80010e2:	d863      	bhi.n	80011ac <toggle_pins+0xd4>
 80010e4:	a201      	add	r2, pc, #4	@ (adr r2, 80010ec <toggle_pins+0x14>)
 80010e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ea:	bf00      	nop
 80010ec:	080010fd 	.word	0x080010fd
 80010f0:	08001129 	.word	0x08001129
 80010f4:	08001155 	.word	0x08001155
 80010f8:	08001181 	.word	0x08001181
        case 0:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  // PB0 HIGH
 80010fc:	2201      	movs	r2, #1
 80010fe:	2101      	movs	r1, #1
 8001100:	4835      	ldr	r0, [pc, #212]	@ (80011d8 <toggle_pins+0x100>)
 8001102:	f003 fa99 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);  // PB1 HIGH
 8001106:	2201      	movs	r2, #1
 8001108:	2102      	movs	r1, #2
 800110a:	4833      	ldr	r0, [pc, #204]	@ (80011d8 <toggle_pins+0x100>)
 800110c:	f003 fa94 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  // PB2 LOW
 8001110:	2200      	movs	r2, #0
 8001112:	2104      	movs	r1, #4
 8001114:	4830      	ldr	r0, [pc, #192]	@ (80011d8 <toggle_pins+0x100>)
 8001116:	f003 fa8f 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // PB10 LOW
 800111a:	2200      	movs	r2, #0
 800111c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001120:	482d      	ldr	r0, [pc, #180]	@ (80011d8 <toggle_pins+0x100>)
 8001122:	f003 fa89 	bl	8004638 <HAL_GPIO_WritePin>

            break;
 8001126:	e041      	b.n	80011ac <toggle_pins+0xd4>
        case 1:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  // PB0 LOW
 8001128:	2200      	movs	r2, #0
 800112a:	2101      	movs	r1, #1
 800112c:	482a      	ldr	r0, [pc, #168]	@ (80011d8 <toggle_pins+0x100>)
 800112e:	f003 fa83 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);    // PB1 HIGH
 8001132:	2201      	movs	r2, #1
 8001134:	2102      	movs	r1, #2
 8001136:	4828      	ldr	r0, [pc, #160]	@ (80011d8 <toggle_pins+0x100>)
 8001138:	f003 fa7e 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);  // PB2 HIGH
 800113c:	2201      	movs	r2, #1
 800113e:	2104      	movs	r1, #4
 8001140:	4825      	ldr	r0, [pc, #148]	@ (80011d8 <toggle_pins+0x100>)
 8001142:	f003 fa79 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // PB10 LOW
 8001146:	2200      	movs	r2, #0
 8001148:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800114c:	4822      	ldr	r0, [pc, #136]	@ (80011d8 <toggle_pins+0x100>)
 800114e:	f003 fa73 	bl	8004638 <HAL_GPIO_WritePin>
            break;
 8001152:	e02b      	b.n	80011ac <toggle_pins+0xd4>
        case 2:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  // PB0 LOW
 8001154:	2200      	movs	r2, #0
 8001156:	2101      	movs	r1, #1
 8001158:	481f      	ldr	r0, [pc, #124]	@ (80011d8 <toggle_pins+0x100>)
 800115a:	f003 fa6d 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);  // PB1 LOW
 800115e:	2200      	movs	r2, #0
 8001160:	2102      	movs	r1, #2
 8001162:	481d      	ldr	r0, [pc, #116]	@ (80011d8 <toggle_pins+0x100>)
 8001164:	f003 fa68 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);    // PB2 HIGH
 8001168:	2201      	movs	r2, #1
 800116a:	2104      	movs	r1, #4
 800116c:	481a      	ldr	r0, [pc, #104]	@ (80011d8 <toggle_pins+0x100>)
 800116e:	f003 fa63 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); // PB10 HIGH
 8001172:	2201      	movs	r2, #1
 8001174:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001178:	4817      	ldr	r0, [pc, #92]	@ (80011d8 <toggle_pins+0x100>)
 800117a:	f003 fa5d 	bl	8004638 <HAL_GPIO_WritePin>
            break;
 800117e:	e015      	b.n	80011ac <toggle_pins+0xd4>
        case 3:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  // PB0 HIGH
 8001180:	2201      	movs	r2, #1
 8001182:	2101      	movs	r1, #1
 8001184:	4814      	ldr	r0, [pc, #80]	@ (80011d8 <toggle_pins+0x100>)
 8001186:	f003 fa57 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);  // PB1 LOW
 800118a:	2200      	movs	r2, #0
 800118c:	2102      	movs	r1, #2
 800118e:	4812      	ldr	r0, [pc, #72]	@ (80011d8 <toggle_pins+0x100>)
 8001190:	f003 fa52 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);  // PB2 LOW
 8001194:	2200      	movs	r2, #0
 8001196:	2104      	movs	r1, #4
 8001198:	480f      	ldr	r0, [pc, #60]	@ (80011d8 <toggle_pins+0x100>)
 800119a:	f003 fa4d 	bl	8004638 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);   // PB10 HIGH
 800119e:	2201      	movs	r2, #1
 80011a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a4:	480c      	ldr	r0, [pc, #48]	@ (80011d8 <toggle_pins+0x100>)
 80011a6:	f003 fa47 	bl	8004638 <HAL_GPIO_WritePin>
            break;
 80011aa:	bf00      	nop
    }

    state = (state + 1) % 4;
 80011ac:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <toggle_pins+0xfc>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	425a      	negs	r2, r3
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	f002 0203 	and.w	r2, r2, #3
 80011bc:	bf58      	it	pl
 80011be:	4253      	negpl	r3, r2
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4b04      	ldr	r3, [pc, #16]	@ (80011d4 <toggle_pins+0xfc>)
 80011c4:	701a      	strb	r2, [r3, #0]

    HAL_Delay(1000);
 80011c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011ca:	f001 fd25 	bl	8002c18 <HAL_Delay>
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20002184 	.word	0x20002184
 80011d8:	40020400 	.word	0x40020400
 80011dc:	00000000 	.word	0x00000000

080011e0 <calculate_angles>:
    float azimuth;
    float elevation;
} AngleResults;

AngleResults calculate_angles(const float cosAlpha[4])
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b092      	sub	sp, #72	@ 0x48
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
    AngleResults results;

    // Tutaj ustalasz, JAK czysz dane z 4 pomiarw
    // np. najprostszy pomys: urednienie
    float sumAlpha = 0.0f;
 80011e8:	f04f 0300 	mov.w	r3, #0
 80011ec:	647b      	str	r3, [r7, #68]	@ 0x44
    float sumBeta  = 0.0f;
 80011ee:	f04f 0300 	mov.w	r3, #0
 80011f2:	643b      	str	r3, [r7, #64]	@ 0x40
    sumAlpha = cosAlpha[0]+ cosAlpha[2];
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	ed93 7a00 	vldr	s14, [r3]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	3308      	adds	r3, #8
 80011fe:	edd3 7a00 	vldr	s15, [r3]
 8001202:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001206:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    sumAlpha = cosAlpha[1]+ cosAlpha[3];
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	3304      	adds	r3, #4
 800120e:	ed93 7a00 	vldr	s14, [r3]
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	330c      	adds	r3, #12
 8001216:	edd3 7a00 	vldr	s15, [r3]
 800121a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800121e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

    float meanAlpha = sumAlpha / 2.0f;
 8001222:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001226:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800122a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800122e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float meanBeta  = sumBeta  / 2.0f;
 8001232:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001236:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800123a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800123e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // Od tego miejsca - identyczna logika, jak w starej calculate_angles(...)
    float cos_alpha_squared = meanAlpha * meanAlpha;
 8001242:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001246:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800124a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float cos_beta_squared  = meanBeta  * meanBeta;
 800124e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001252:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001256:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Warunek sprawdzajcy, czy nie przekraczamy 1 (czy istnieje rozwizanie):
    if (cos_alpha_squared + cos_beta_squared > 1.0f) {
 800125a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800125e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001262:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001266:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800126a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800126e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001272:	dd0e      	ble.n	8001292 <calculate_angles+0xb2>
        // Brak geometrycznego przecicia stokw => bd pomiaru
        results.azimuth = 0.0f;
 8001274:	f04f 0300 	mov.w	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
        results.elevation = 0.0f;
 800127a:	f04f 0300 	mov.w	r3, #0
 800127e:	61bb      	str	r3, [r7, #24]
        return results;
 8001280:	f107 031c 	add.w	r3, r7, #28
 8001284:	f107 0214 	add.w	r2, r7, #20
 8001288:	e892 0003 	ldmia.w	r2, {r0, r1}
 800128c:	e883 0003 	stmia.w	r3, {r0, r1}
 8001290:	e05b      	b.n	800134a <calculate_angles+0x16a>
    }

    // Wyliczenie "x, y, z" wg Twoich wzorw
    float x = meanAlpha;
 8001292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001294:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float y = meanBeta;
 8001296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001298:	62bb      	str	r3, [r7, #40]	@ 0x28
    float z = sqrtf(1.0f - cos_alpha_squared - cos_beta_squared);
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800129e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80012a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012a6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80012aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012ae:	eeb0 0a67 	vmov.f32	s0, s15
 80012b2:	f008 fe01 	bl	8009eb8 <sqrtf>
 80012b6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

    // azimuth = atan2(x, y) => jak w Twoim kodzie
    results.azimuth = atan2f(x, y) * (180.0f / M_PI);
 80012ba:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 80012be:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80012c2:	f008 fdf7 	bl	8009eb4 <atan2f>
 80012c6:	ee10 3a10 	vmov	r3, s0
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff f9bc 	bl	8000648 <__aeabi_f2d>
 80012d0:	a325      	add	r3, pc, #148	@ (adr r3, 8001368 <calculate_angles+0x188>)
 80012d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d6:	f7ff fa0f 	bl	80006f8 <__aeabi_dmul>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4610      	mov	r0, r2
 80012e0:	4619      	mov	r1, r3
 80012e2:	f7ff fce1 	bl	8000ca8 <__aeabi_d2f>
 80012e6:	4603      	mov	r3, r0
 80012e8:	617b      	str	r3, [r7, #20]

    // elevation = atan2(z, sqrt(x^2 + y^2)) lub arcsin(z) => jak w Twoim kodzie
    results.elevation = atan2f(z, sqrtf(x*x + y*y)) * (180.0f / M_PI);
 80012ea:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80012ee:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80012f2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80012f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001302:	f008 fdd9 	bl	8009eb8 <sqrtf>
 8001306:	eef0 7a40 	vmov.f32	s15, s0
 800130a:	eef0 0a67 	vmov.f32	s1, s15
 800130e:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001312:	f008 fdcf 	bl	8009eb4 <atan2f>
 8001316:	ee10 3a10 	vmov	r3, s0
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff f994 	bl	8000648 <__aeabi_f2d>
 8001320:	a311      	add	r3, pc, #68	@ (adr r3, 8001368 <calculate_angles+0x188>)
 8001322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001326:	f7ff f9e7 	bl	80006f8 <__aeabi_dmul>
 800132a:	4602      	mov	r2, r0
 800132c:	460b      	mov	r3, r1
 800132e:	4610      	mov	r0, r2
 8001330:	4619      	mov	r1, r3
 8001332:	f7ff fcb9 	bl	8000ca8 <__aeabi_d2f>
 8001336:	4603      	mov	r3, r0
 8001338:	61bb      	str	r3, [r7, #24]

    return results;
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	f107 0214 	add.w	r2, r7, #20
 8001342:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001346:	e883 0003 	stmia.w	r3, {r0, r1}
}
 800134a:	69fa      	ldr	r2, [r7, #28]
 800134c:	6a3b      	ldr	r3, [r7, #32]
 800134e:	ee07 2a10 	vmov	s14, r2
 8001352:	ee07 3a90 	vmov	s15, r3
 8001356:	eeb0 0a47 	vmov.f32	s0, s14
 800135a:	eef0 0a67 	vmov.f32	s1, s15
 800135e:	3748      	adds	r7, #72	@ 0x48
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	f3af 8000 	nop.w
 8001368:	1a63c1f8 	.word	0x1a63c1f8
 800136c:	404ca5dc 	.word	0x404ca5dc

08001370 <_write>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
    if (HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY) != HAL_OK)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	b29a      	uxth	r2, r3
 8001380:	f04f 33ff 	mov.w	r3, #4294967295
 8001384:	68b9      	ldr	r1, [r7, #8]
 8001386:	4807      	ldr	r0, [pc, #28]	@ (80013a4 <_write+0x34>)
 8001388:	f004 fbe0 	bl	8005b4c <HAL_UART_Transmit>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d002      	beq.n	8001398 <_write+0x28>
    {
        // Optionally handle error, but do *not* call printf here!
        return -1;  // Indicate error
 8001392:	f04f 33ff 	mov.w	r3, #4294967295
 8001396:	e000      	b.n	800139a <_write+0x2a>
    }
    return len;
 8001398:	687b      	ldr	r3, [r7, #4]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	2000213c 	.word	0x2000213c

080013a8 <read_voltage>:
float read_voltage(ADC_HandleTypeDef *hadc, uint32_t channel);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float read_voltage(ADC_HandleTypeDef *hadc, uint32_t channel) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	60bb      	str	r3, [r7, #8]

    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013c4:	2300      	movs	r3, #0
 80013c6:	613b      	str	r3, [r7, #16]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 80013c8:	f107 0308 	add.w	r3, r7, #8
 80013cc:	4619      	mov	r1, r3
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f001 ff56 	bl	8003280 <HAL_ADC_ConfigChannel>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <read_voltage+0x36>
        Error_Handler();
 80013da:	f000 fff7 	bl	80023cc <Error_Handler>
    }


    HAL_ADC_Start(hadc);
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f001 fc82 	bl	8002ce8 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY) == HAL_OK) {
 80013e4:	f04f 31ff 	mov.w	r1, #4294967295
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f001 fd82 	bl	8002ef2 <HAL_ADC_PollForConversion>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d11e      	bne.n	8001432 <read_voltage+0x8a>
        uint32_t adcValue = HAL_ADC_GetValue(hadc);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f001 ff17 	bl	8003228 <HAL_ADC_GetValue>
 80013fa:	61f8      	str	r0, [r7, #28]
        float voltage = (adcValue * 3.3) / 4096;
 80013fc:	69f8      	ldr	r0, [r7, #28]
 80013fe:	f7ff f901 	bl	8000604 <__aeabi_ui2d>
 8001402:	a314      	add	r3, pc, #80	@ (adr r3, 8001454 <read_voltage+0xac>)
 8001404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001408:	f7ff f976 	bl	80006f8 <__aeabi_dmul>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4610      	mov	r0, r2
 8001412:	4619      	mov	r1, r3
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <read_voltage+0xa8>)
 800141a:	f7ff fa97 	bl	800094c <__aeabi_ddiv>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	f7ff fc3f 	bl	8000ca8 <__aeabi_d2f>
 800142a:	4603      	mov	r3, r0
 800142c:	61bb      	str	r3, [r7, #24]
        return voltage;
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	e004      	b.n	800143c <read_voltage+0x94>
    }
    HAL_ADC_Stop(hadc);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f001 fd2a 	bl	8002e8c <HAL_ADC_Stop>

    return 0;
 8001438:	f04f 0300 	mov.w	r3, #0
}
 800143c:	ee07 3a90 	vmov	s15, r3
 8001440:	eeb0 0a67 	vmov.f32	s0, s15
 8001444:	3720      	adds	r7, #32
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	f3af 8000 	nop.w
 8001450:	40b00000 	.word	0x40b00000
 8001454:	66666666 	.word	0x66666666
 8001458:	400a6666 	.word	0x400a6666

0800145c <perform_fft>:
    HAL_ADC_Stop(hadc);

    return results;
}

void perform_fft(void) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b08c      	sub	sp, #48	@ 0x30
 8001460:	af00      	add	r7, sp, #0
    // Initialize RFFT instance
    arm_rfft_fast_instance_f32 S;
    if (arm_rfft_fast_init_f32(&S, FFT_SIZE) != ARM_MATH_SUCCESS) {
 8001462:	1d3b      	adds	r3, r7, #4
 8001464:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001468:	4618      	mov	r0, r3
 800146a:	f004 ff69 	bl	8006340 <arm_rfft_fast_init_f32>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d003      	beq.n	800147c <perform_fft+0x20>
        printf("FFT Initialization Error!\n\r");
 8001474:	4841      	ldr	r0, [pc, #260]	@ (800157c <perform_fft+0x120>)
 8001476:	f006 fd39 	bl	8007eec <iprintf>
 800147a:	e07b      	b.n	8001574 <perform_fft+0x118>
        return;
    }

    for (int i = 3;i<FFT_SIZE -3;i++){
 800147c:	2303      	movs	r3, #3
 800147e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001480:	e036      	b.n	80014f0 <perform_fft+0x94>
    	tab_ADC[i]=(tab_ADC[i-2]+tab_ADC[i-1]+tab_ADC[i]+tab_ADC[i+1]+tab_ADC[i+2])/5;
 8001482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001484:	3b02      	subs	r3, #2
 8001486:	4a3e      	ldr	r2, [pc, #248]	@ (8001580 <perform_fft+0x124>)
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	4413      	add	r3, r2
 800148c:	ed93 7a00 	vldr	s14, [r3]
 8001490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001492:	3b01      	subs	r3, #1
 8001494:	4a3a      	ldr	r2, [pc, #232]	@ (8001580 <perform_fft+0x124>)
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4413      	add	r3, r2
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014a2:	4a37      	ldr	r2, [pc, #220]	@ (8001580 <perform_fft+0x124>)
 80014a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	edd3 7a00 	vldr	s15, [r3]
 80014ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014b4:	3301      	adds	r3, #1
 80014b6:	4a32      	ldr	r2, [pc, #200]	@ (8001580 <perform_fft+0x124>)
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	4413      	add	r3, r2
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c6:	3302      	adds	r3, #2
 80014c8:	4a2d      	ldr	r2, [pc, #180]	@ (8001580 <perform_fft+0x124>)
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	edd3 7a00 	vldr	s15, [r3]
 80014d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014d6:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80014da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014de:	4a28      	ldr	r2, [pc, #160]	@ (8001580 <perform_fft+0x124>)
 80014e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 3;i<FFT_SIZE -3;i++){
 80014ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ec:	3301      	adds	r3, #1
 80014ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014f2:	f5b3 7ffe 	cmp.w	r3, #508	@ 0x1fc
 80014f6:	ddc4      	ble.n	8001482 <perform_fft+0x26>
    }

    arm_rfft_fast_f32(&S, tab_ADC, fft_output, 0);
 80014f8:	1d38      	adds	r0, r7, #4
 80014fa:	2300      	movs	r3, #0
 80014fc:	4a21      	ldr	r2, [pc, #132]	@ (8001584 <perform_fft+0x128>)
 80014fe:	4920      	ldr	r1, [pc, #128]	@ (8001580 <perform_fft+0x124>)
 8001500:	f004 ffa2 	bl	8006448 <arm_rfft_fast_f32>


    arm_cmplx_mag_f32(fft_output, fft_amplitude, FFT_SIZE / 2);
 8001504:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001508:	491f      	ldr	r1, [pc, #124]	@ (8001588 <perform_fft+0x12c>)
 800150a:	481e      	ldr	r0, [pc, #120]	@ (8001584 <perform_fft+0x128>)
 800150c:	f005 fc0a 	bl	8006d24 <arm_cmplx_mag_f32>

    // Find the dominant frequency
    float max_amplitude = 0.0f;
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t max_index = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 2; i < FFT_SIZE / 2; i++) {
 800151a:	2302      	movs	r3, #2
 800151c:	623b      	str	r3, [r7, #32]
 800151e:	e017      	b.n	8001550 <perform_fft+0xf4>
        if (fft_amplitude[i] > max_amplitude) {
 8001520:	4a19      	ldr	r2, [pc, #100]	@ (8001588 <perform_fft+0x12c>)
 8001522:	6a3b      	ldr	r3, [r7, #32]
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4413      	add	r3, r2
 8001528:	edd3 7a00 	vldr	s15, [r3]
 800152c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001538:	d507      	bpl.n	800154a <perform_fft+0xee>
            max_amplitude = fft_amplitude[i];
 800153a:	4a13      	ldr	r2, [pc, #76]	@ (8001588 <perform_fft+0x12c>)
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	62bb      	str	r3, [r7, #40]	@ 0x28
            max_index = i;
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 2; i < FFT_SIZE / 2; i++) {
 800154a:	6a3b      	ldr	r3, [r7, #32]
 800154c:	3301      	adds	r3, #1
 800154e:	623b      	str	r3, [r7, #32]
 8001550:	6a3b      	ldr	r3, [r7, #32]
 8001552:	2bff      	cmp	r3, #255	@ 0xff
 8001554:	dde4      	ble.n	8001520 <perform_fft+0xc4>
        }
    }

    // Compute the dominant frequency
    float dominant_frequency = (float)max_index * SAMPLE_RATE / FFT_SIZE;
 8001556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001558:	ee07 3a90 	vmov	s15, r3
 800155c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001560:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800158c <perform_fft+0x130>
 8001564:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001568:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001590 <perform_fft+0x134>
 800156c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001570:	edc7 7a07 	vstr	s15, [r7, #28]

    // Print results
    //printf("Dominant Frequency: %.2f Hz, Amplitude: %.3f\n\r", dominant_frequency, max_amplitude);
}
 8001574:	3730      	adds	r7, #48	@ 0x30
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	0800a768 	.word	0x0800a768
 8001580:	20000af8 	.word	0x20000af8
 8001584:	200012f8 	.word	0x200012f8
 8001588:	20001af8 	.word	0x20001af8
 800158c:	47fa0000 	.word	0x47fa0000
 8001590:	44000000 	.word	0x44000000

08001594 <analyze_fft_results>:


void analyze_fft_results(void) {
 8001594:	b590      	push	{r4, r7, lr}
 8001596:	b08b      	sub	sp, #44	@ 0x2c
 8001598:	af00      	add	r7, sp, #0
    int idx_1khz = (1000 * FFT_SIZE) / SAMPLE_RATE;  // Indeks skadowej 1 kHz
 800159a:	2304      	movs	r3, #4
 800159c:	60fb      	str	r3, [r7, #12]

    // Oblicz redni amplitud skadowych
    float mean_amp = 0.0f;
 800159e:	f04f 0300 	mov.w	r3, #0
 80015a2:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i = 1; i < FFT_SIZE / 2; i++) {  // Pomijamy DC (i=0)
 80015a4:	2301      	movs	r3, #1
 80015a6:	623b      	str	r3, [r7, #32]
 80015a8:	e00e      	b.n	80015c8 <analyze_fft_results+0x34>
        mean_amp += fft_amplitude[i];
 80015aa:	4a92      	ldr	r2, [pc, #584]	@ (80017f4 <analyze_fft_results+0x260>)
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	edd3 7a00 	vldr	s15, [r3]
 80015b6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80015ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    for (int i = 1; i < FFT_SIZE / 2; i++) {  // Pomijamy DC (i=0)
 80015c2:	6a3b      	ldr	r3, [r7, #32]
 80015c4:	3301      	adds	r3, #1
 80015c6:	623b      	str	r3, [r7, #32]
 80015c8:	6a3b      	ldr	r3, [r7, #32]
 80015ca:	2bff      	cmp	r3, #255	@ 0xff
 80015cc:	dded      	ble.n	80015aa <analyze_fft_results+0x16>
    }
    mean_amp /= (FFT_SIZE / 2 - 1);  // rednia amplitud skadowych
 80015ce:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80015d2:	eddf 6a89 	vldr	s13, [pc, #548]	@ 80017f8 <analyze_fft_results+0x264>
 80015d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    float amp_1khz = fft_amplitude[idx_1khz];  // Pobierz amplitud 1 kHz
 80015de:	4a85      	ldr	r2, [pc, #532]	@ (80017f4 <analyze_fft_results+0x260>)
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	60bb      	str	r3, [r7, #8]
    float ratio = amp_1khz / mean_amp;  // Oblicz stosunek amplitudy 1 kHz do redniej
 80015ea:	edd7 6a02 	vldr	s13, [r7, #8]
 80015ee:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80015f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015f6:	edc7 7a01 	vstr	s15, [r7, #4]

    // Sprawd, czy mamy mniej ni 10 kandydatw
    if (candidate_count < MAX_CANDIDATES) {
 80015fa:	4b80      	ldr	r3, [pc, #512]	@ (80017fc <analyze_fft_results+0x268>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b09      	cmp	r3, #9
 8001600:	dc5f      	bgt.n	80016c2 <analyze_fft_results+0x12e>
        // Dodaj nowego kandydata
        candidate_list[candidate_count].freq_est = (float) idx_1khz * SAMPLE_RATE / FFT_SIZE;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	ee07 3a90 	vmov	s15, r3
 8001608:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800160c:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8001800 <analyze_fft_results+0x26c>
 8001610:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001614:	4b79      	ldr	r3, [pc, #484]	@ (80017fc <analyze_fft_results+0x268>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8001804 <analyze_fft_results+0x270>
 800161c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001620:	4979      	ldr	r1, [pc, #484]	@ (8001808 <analyze_fft_results+0x274>)
 8001622:	4613      	mov	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	4413      	add	r3, r2
 8001628:	00db      	lsls	r3, r3, #3
 800162a:	440b      	add	r3, r1
 800162c:	edc3 7a00 	vstr	s15, [r3]
        candidate_list[candidate_count].dac_setting = HAL_DAC_GetValue(&hdac, DAC_CHANNEL_1);
 8001630:	2100      	movs	r1, #0
 8001632:	4876      	ldr	r0, [pc, #472]	@ (800180c <analyze_fft_results+0x278>)
 8001634:	f002 fa88 	bl	8003b48 <HAL_DAC_GetValue>
 8001638:	4601      	mov	r1, r0
 800163a:	4b70      	ldr	r3, [pc, #448]	@ (80017fc <analyze_fft_results+0x268>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	b288      	uxth	r0, r1
 8001640:	4971      	ldr	r1, [pc, #452]	@ (8001808 <analyze_fft_results+0x274>)
 8001642:	4613      	mov	r3, r2
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	4413      	add	r3, r2
 8001648:	00db      	lsls	r3, r3, #3
 800164a:	440b      	add	r3, r1
 800164c:	3304      	adds	r3, #4
 800164e:	4602      	mov	r2, r0
 8001650:	801a      	strh	r2, [r3, #0]
        candidate_list[candidate_count].vco_temp = read_voltage(&hadc3, ADC_CHANNEL_1);
 8001652:	4b6a      	ldr	r3, [pc, #424]	@ (80017fc <analyze_fft_results+0x268>)
 8001654:	681c      	ldr	r4, [r3, #0]
 8001656:	2101      	movs	r1, #1
 8001658:	486d      	ldr	r0, [pc, #436]	@ (8001810 <analyze_fft_results+0x27c>)
 800165a:	f7ff fea5 	bl	80013a8 <read_voltage>
 800165e:	eef0 7a40 	vmov.f32	s15, s0
 8001662:	4a69      	ldr	r2, [pc, #420]	@ (8001808 <analyze_fft_results+0x274>)
 8001664:	4623      	mov	r3, r4
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	4423      	add	r3, r4
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	4413      	add	r3, r2
 800166e:	3308      	adds	r3, #8
 8001670:	edc3 7a00 	vstr	s15, [r3]
        candidate_list[candidate_count].amp_1khz = amp_1khz;
 8001674:	4b61      	ldr	r3, [pc, #388]	@ (80017fc <analyze_fft_results+0x268>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4963      	ldr	r1, [pc, #396]	@ (8001808 <analyze_fft_results+0x274>)
 800167a:	4613      	mov	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	440b      	add	r3, r1
 8001684:	330c      	adds	r3, #12
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	601a      	str	r2, [r3, #0]
        candidate_list[candidate_count].mean_amp = mean_amp;
 800168a:	4b5c      	ldr	r3, [pc, #368]	@ (80017fc <analyze_fft_results+0x268>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	495e      	ldr	r1, [pc, #376]	@ (8001808 <analyze_fft_results+0x274>)
 8001690:	4613      	mov	r3, r2
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	4413      	add	r3, r2
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	440b      	add	r3, r1
 800169a:	3310      	adds	r3, #16
 800169c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800169e:	601a      	str	r2, [r3, #0]
        candidate_list[candidate_count].ratio = ratio;
 80016a0:	4b56      	ldr	r3, [pc, #344]	@ (80017fc <analyze_fft_results+0x268>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4958      	ldr	r1, [pc, #352]	@ (8001808 <analyze_fft_results+0x274>)
 80016a6:	4613      	mov	r3, r2
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	4413      	add	r3, r2
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	440b      	add	r3, r1
 80016b0:	3314      	adds	r3, #20
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	601a      	str	r2, [r3, #0]
        candidate_count++;
 80016b6:	4b51      	ldr	r3, [pc, #324]	@ (80017fc <analyze_fft_results+0x268>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	3301      	adds	r3, #1
 80016bc:	4a4f      	ldr	r2, [pc, #316]	@ (80017fc <analyze_fft_results+0x268>)
 80016be:	6013      	str	r3, [r2, #0]
 80016c0:	e087      	b.n	80017d2 <analyze_fft_results+0x23e>
    } else {
        // Szukamy najsabszego kandydata (najmniejszy stosunek R)
        int worst_index = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61fb      	str	r3, [r7, #28]
        float min_ratio = candidate_list[0].ratio;
 80016c6:	4b50      	ldr	r3, [pc, #320]	@ (8001808 <analyze_fft_results+0x274>)
 80016c8:	695b      	ldr	r3, [r3, #20]
 80016ca:	61bb      	str	r3, [r7, #24]
        for (int i = 1; i < MAX_CANDIDATES; i++) {
 80016cc:	2301      	movs	r3, #1
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	e01f      	b.n	8001712 <analyze_fft_results+0x17e>
            if (candidate_list[i].ratio < min_ratio) {
 80016d2:	494d      	ldr	r1, [pc, #308]	@ (8001808 <analyze_fft_results+0x274>)
 80016d4:	697a      	ldr	r2, [r7, #20]
 80016d6:	4613      	mov	r3, r2
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	4413      	add	r3, r2
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	440b      	add	r3, r1
 80016e0:	3314      	adds	r3, #20
 80016e2:	edd3 7a00 	vldr	s15, [r3]
 80016e6:	ed97 7a06 	vldr	s14, [r7, #24]
 80016ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f2:	dd0b      	ble.n	800170c <analyze_fft_results+0x178>
                min_ratio = candidate_list[i].ratio;
 80016f4:	4944      	ldr	r1, [pc, #272]	@ (8001808 <analyze_fft_results+0x274>)
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	4613      	mov	r3, r2
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	4413      	add	r3, r2
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	440b      	add	r3, r1
 8001702:	3314      	adds	r3, #20
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	61bb      	str	r3, [r7, #24]
                worst_index = i;
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	61fb      	str	r3, [r7, #28]
        for (int i = 1; i < MAX_CANDIDATES; i++) {
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	3301      	adds	r3, #1
 8001710:	617b      	str	r3, [r7, #20]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	2b09      	cmp	r3, #9
 8001716:	dddc      	ble.n	80016d2 <analyze_fft_results+0x13e>
            }
        }

        // Jeli nowy kandydat ma lepszy stosunek R, zastpujemy najgorszy
        if (ratio > min_ratio) {
 8001718:	ed97 7a01 	vldr	s14, [r7, #4]
 800171c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001720:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001728:	dd53      	ble.n	80017d2 <analyze_fft_results+0x23e>
            candidate_list[worst_index].freq_est = (float) idx_1khz * SAMPLE_RATE / FFT_SIZE;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	ee07 3a90 	vmov	s15, r3
 8001730:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001734:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001800 <analyze_fft_results+0x26c>
 8001738:	ee27 7a87 	vmul.f32	s14, s15, s14
 800173c:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8001804 <analyze_fft_results+0x270>
 8001740:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001744:	4930      	ldr	r1, [pc, #192]	@ (8001808 <analyze_fft_results+0x274>)
 8001746:	69fa      	ldr	r2, [r7, #28]
 8001748:	4613      	mov	r3, r2
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	4413      	add	r3, r2
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	440b      	add	r3, r1
 8001752:	edc3 7a00 	vstr	s15, [r3]
            candidate_list[worst_index].dac_setting = HAL_DAC_GetValue(&hdac, DAC_CHANNEL_1);
 8001756:	2100      	movs	r1, #0
 8001758:	482c      	ldr	r0, [pc, #176]	@ (800180c <analyze_fft_results+0x278>)
 800175a:	f002 f9f5 	bl	8003b48 <HAL_DAC_GetValue>
 800175e:	4603      	mov	r3, r0
 8001760:	b298      	uxth	r0, r3
 8001762:	4929      	ldr	r1, [pc, #164]	@ (8001808 <analyze_fft_results+0x274>)
 8001764:	69fa      	ldr	r2, [r7, #28]
 8001766:	4613      	mov	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	4413      	add	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	440b      	add	r3, r1
 8001770:	3304      	adds	r3, #4
 8001772:	4602      	mov	r2, r0
 8001774:	801a      	strh	r2, [r3, #0]
            candidate_list[worst_index].vco_temp = read_voltage(&hadc3, ADC_CHANNEL_1);
 8001776:	2101      	movs	r1, #1
 8001778:	4825      	ldr	r0, [pc, #148]	@ (8001810 <analyze_fft_results+0x27c>)
 800177a:	f7ff fe15 	bl	80013a8 <read_voltage>
 800177e:	eef0 7a40 	vmov.f32	s15, s0
 8001782:	4921      	ldr	r1, [pc, #132]	@ (8001808 <analyze_fft_results+0x274>)
 8001784:	69fa      	ldr	r2, [r7, #28]
 8001786:	4613      	mov	r3, r2
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	4413      	add	r3, r2
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	440b      	add	r3, r1
 8001790:	3308      	adds	r3, #8
 8001792:	edc3 7a00 	vstr	s15, [r3]
            candidate_list[worst_index].amp_1khz = amp_1khz;
 8001796:	491c      	ldr	r1, [pc, #112]	@ (8001808 <analyze_fft_results+0x274>)
 8001798:	69fa      	ldr	r2, [r7, #28]
 800179a:	4613      	mov	r3, r2
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	4413      	add	r3, r2
 80017a0:	00db      	lsls	r3, r3, #3
 80017a2:	440b      	add	r3, r1
 80017a4:	330c      	adds	r3, #12
 80017a6:	68ba      	ldr	r2, [r7, #8]
 80017a8:	601a      	str	r2, [r3, #0]
            candidate_list[worst_index].mean_amp = mean_amp;
 80017aa:	4917      	ldr	r1, [pc, #92]	@ (8001808 <analyze_fft_results+0x274>)
 80017ac:	69fa      	ldr	r2, [r7, #28]
 80017ae:	4613      	mov	r3, r2
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	4413      	add	r3, r2
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	440b      	add	r3, r1
 80017b8:	3310      	adds	r3, #16
 80017ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017bc:	601a      	str	r2, [r3, #0]
            candidate_list[worst_index].ratio = ratio;
 80017be:	4912      	ldr	r1, [pc, #72]	@ (8001808 <analyze_fft_results+0x274>)
 80017c0:	69fa      	ldr	r2, [r7, #28]
 80017c2:	4613      	mov	r3, r2
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	4413      	add	r3, r2
 80017c8:	00db      	lsls	r3, r3, #3
 80017ca:	440b      	add	r3, r1
 80017cc:	3314      	adds	r3, #20
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	601a      	str	r2, [r3, #0]
        }
    }

    // Debug: wypisz list kandydatw
    //printf("Lista najlepszych kandydatw:\n\r");
    for (int i = 0; i < candidate_count; i++) {
 80017d2:	2300      	movs	r3, #0
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	e002      	b.n	80017de <analyze_fft_results+0x24a>
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	3301      	adds	r3, #1
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b07      	ldr	r3, [pc, #28]	@ (80017fc <analyze_fft_results+0x268>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	dbf7      	blt.n	80017d8 <analyze_fft_results+0x244>
               candidate_list[i].vco_temp,
               candidate_list[i].amp_1khz,
               candidate_list[i].mean_amp,
               candidate_list[i].ratio);*/
    }
}
 80017e8:	bf00      	nop
 80017ea:	bf00      	nop
 80017ec:	372c      	adds	r7, #44	@ 0x2c
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd90      	pop	{r4, r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20001af8 	.word	0x20001af8
 80017f8:	437f0000 	.word	0x437f0000
 80017fc:	200002e0 	.word	0x200002e0
 8001800:	47fa0000 	.word	0x47fa0000
 8001804:	44000000 	.word	0x44000000
 8001808:	200001f0 	.word	0x200001f0
 800180c:	20002098 	.word	0x20002098
 8001810:	20001f90 	.word	0x20001f90

08001814 <Read_CPU_Temperature_DMA>:
void Read_CPU_Temperature_DMA(void) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
    uint32_t rawValue = AD_RES_BUFFER[3];
 800181a:	4b1f      	ldr	r3, [pc, #124]	@ (8001898 <Read_CPU_Temperature_DMA+0x84>)
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	60fb      	str	r3, [r7, #12]
    printf("%lu\n\r",AD_RES_BUFFER[3]);
 8001820:	4b1d      	ldr	r3, [pc, #116]	@ (8001898 <Read_CPU_Temperature_DMA+0x84>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	4619      	mov	r1, r3
 8001826:	481d      	ldr	r0, [pc, #116]	@ (800189c <Read_CPU_Temperature_DMA+0x88>)
 8001828:	f006 fb60 	bl	8007eec <iprintf>
    float v_sense = ((float)rawValue * 3.3f) / 4095.0f;  // Przeliczenie ADC na napicie
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	ee07 3a90 	vmov	s15, r3
 8001832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001836:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80018a0 <Read_CPU_Temperature_DMA+0x8c>
 800183a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800183e:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80018a4 <Read_CPU_Temperature_DMA+0x90>
 8001842:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001846:	edc7 7a02 	vstr	s15, [r7, #8]
    printf("v_sense %f.......",v_sense);
 800184a:	68b8      	ldr	r0, [r7, #8]
 800184c:	f7fe fefc 	bl	8000648 <__aeabi_f2d>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4814      	ldr	r0, [pc, #80]	@ (80018a8 <Read_CPU_Temperature_DMA+0x94>)
 8001856:	f006 fb49 	bl	8007eec <iprintf>
    float temperature = ((v_sense - V25) / AVG_SLOPE) + 25.0f;
 800185a:	edd7 7a02 	vldr	s15, [r7, #8]
 800185e:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80018ac <Read_CPU_Temperature_DMA+0x98>
 8001862:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001866:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80018b0 <Read_CPU_Temperature_DMA+0x9c>
 800186a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800186e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001872:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001876:	edc7 7a01 	vstr	s15, [r7, #4]

    printf("CPU Temp: %.2fC\n\r", temperature);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7fe fee4 	bl	8000648 <__aeabi_f2d>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
 8001884:	480b      	ldr	r0, [pc, #44]	@ (80018b4 <Read_CPU_Temperature_DMA+0xa0>)
 8001886:	f006 fb31 	bl	8007eec <iprintf>
    temper=temperature;
 800188a:	4a0b      	ldr	r2, [pc, #44]	@ (80018b8 <Read_CPU_Temperature_DMA+0xa4>)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6013      	str	r3, [r2, #0]
}
 8001890:	bf00      	nop
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200002e4 	.word	0x200002e4
 800189c:	0800a784 	.word	0x0800a784
 80018a0:	40533333 	.word	0x40533333
 80018a4:	457ff000 	.word	0x457ff000
 80018a8:	0800a78c 	.word	0x0800a78c
 80018ac:	3f428f5c 	.word	0x3f428f5c
 80018b0:	3b23d70a 	.word	0x3b23d70a
 80018b4:	0800a7a0 	.word	0x0800a7a0
 80018b8:	20001ef8 	.word	0x20001ef8

080018bc <Get_Thermistor_Resistance>:
void Heater_Off(void) {
    printf("Grzaka OFF\n\r");
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);  // Wycz grzak
}

float Get_Thermistor_Resistance(float v_out) {
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	ed87 0a01 	vstr	s0, [r7, #4]
    return R_FIXED * (v_out / (VCC - v_out));
 80018c6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80018f0 <Get_Thermistor_Resistance+0x34>
 80018ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018d2:	edd7 6a01 	vldr	s13, [r7, #4]
 80018d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018da:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80018f4 <Get_Thermistor_Resistance+0x38>
 80018de:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80018e2:	eeb0 0a67 	vmov.f32	s0, s15
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	40533333 	.word	0x40533333
 80018f4:	461c4000 	.word	0x461c4000

080018f8 <Convert_Resistance_To_Temperature>:

float Convert_Resistance_To_Temperature(float r_therm) {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	ed87 0a01 	vstr	s0, [r7, #4]
    float temperature_kelvin = B_COEFFICIENT /
        (log(r_therm / R25) + (B_COEFFICIENT / T25));
 8001902:	edd7 7a01 	vldr	s15, [r7, #4]
 8001906:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001978 <Convert_Resistance_To_Temperature+0x80>
 800190a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800190e:	ee16 0a90 	vmov	r0, s13
 8001912:	f7fe fe99 	bl	8000648 <__aeabi_f2d>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	ec43 2b10 	vmov	d0, r2, r3
 800191e:	f008 fa5f 	bl	8009de0 <log>
 8001922:	ec51 0b10 	vmov	r0, r1, d0
 8001926:	a310      	add	r3, pc, #64	@ (adr r3, 8001968 <Convert_Resistance_To_Temperature+0x70>)
 8001928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192c:	f7fe fd2e 	bl	800038c <__adddf3>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
    float temperature_kelvin = B_COEFFICIENT /
 8001934:	a10e      	add	r1, pc, #56	@ (adr r1, 8001970 <Convert_Resistance_To_Temperature+0x78>)
 8001936:	e9d1 0100 	ldrd	r0, r1, [r1]
 800193a:	f7ff f807 	bl	800094c <__aeabi_ddiv>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4610      	mov	r0, r2
 8001944:	4619      	mov	r1, r3
 8001946:	f7ff f9af 	bl	8000ca8 <__aeabi_d2f>
 800194a:	4603      	mov	r3, r0
 800194c:	60fb      	str	r3, [r7, #12]
    return temperature_kelvin - 273.15f;  // Konwersja do C
 800194e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001952:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800197c <Convert_Resistance_To_Temperature+0x84>
 8001956:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 800195a:	eeb0 0a67 	vmov.f32	s0, s15
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	f3af 8000 	nop.w
 8001968:	c0000000 	.word	0xc0000000
 800196c:	402aa339 	.word	0x402aa339
 8001970:	00000000 	.word	0x00000000
 8001974:	40af0600 	.word	0x40af0600
 8001978:	461c4000 	.word	0x461c4000
 800197c:	43889333 	.word	0x43889333

08001980 <Read_Thermistor_Temperature>:

float Read_Thermistor_Temperature(void) {
 8001980:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001984:	b088      	sub	sp, #32
 8001986:	af04      	add	r7, sp, #16
    float v_out = AD_RES_BUFFER[1] ;
 8001988:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <Read_Thermistor_Temperature+0x9c>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001994:	edc7 7a03 	vstr	s15, [r7, #12]
    float v_out1 = 0.9416f*((AD_RES_BUFFER[1] * 3.3f) / 4095.0f);
 8001998:	4b20      	ldr	r3, [pc, #128]	@ (8001a1c <Read_Thermistor_Temperature+0x9c>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019a4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001a20 <Read_Thermistor_Temperature+0xa0>
 80019a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019ac:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001a24 <Read_Thermistor_Temperature+0xa4>
 80019b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019b4:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001a28 <Read_Thermistor_Temperature+0xa8>
 80019b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019bc:	edc7 7a02 	vstr	s15, [r7, #8]
    float r_therm = Get_Thermistor_Resistance(v_out1);
 80019c0:	ed97 0a02 	vldr	s0, [r7, #8]
 80019c4:	f7ff ff7a 	bl	80018bc <Get_Thermistor_Resistance>
 80019c8:	ed87 0a01 	vstr	s0, [r7, #4]
    float temp_celsius = Convert_Resistance_To_Temperature(r_therm);  // Oblicz temperatur
 80019cc:	ed97 0a01 	vldr	s0, [r7, #4]
 80019d0:	f7ff ff92 	bl	80018f8 <Convert_Resistance_To_Temperature>
 80019d4:	ed87 0a00 	vstr	s0, [r7]

    printf("Vout: %.3fV, Rtherm: %.1f, Temp: %.2fC\n\r", v_out, r_therm, temp_celsius);
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f7fe fe35 	bl	8000648 <__aeabi_f2d>
 80019de:	4680      	mov	r8, r0
 80019e0:	4689      	mov	r9, r1
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7fe fe30 	bl	8000648 <__aeabi_f2d>
 80019e8:	4604      	mov	r4, r0
 80019ea:	460d      	mov	r5, r1
 80019ec:	6838      	ldr	r0, [r7, #0]
 80019ee:	f7fe fe2b 	bl	8000648 <__aeabi_f2d>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019fa:	e9cd 4500 	strd	r4, r5, [sp]
 80019fe:	4642      	mov	r2, r8
 8001a00:	464b      	mov	r3, r9
 8001a02:	480a      	ldr	r0, [pc, #40]	@ (8001a2c <Read_Thermistor_Temperature+0xac>)
 8001a04:	f006 fa72 	bl	8007eec <iprintf>

    return temp_celsius;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	ee07 3a90 	vmov	s15, r3
}
 8001a0e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a1a:	bf00      	nop
 8001a1c:	200002e4 	.word	0x200002e4
 8001a20:	40533333 	.word	0x40533333
 8001a24:	457ff000 	.word	0x457ff000
 8001a28:	3f710cb3 	.word	0x3f710cb3
 8001a2c:	0800a7d4 	.word	0x0800a7d4

08001a30 <Control_Heater>:



void Control_Heater(void) {
 8001a30:	b5b0      	push	{r4, r5, r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af02      	add	r7, sp, #8
    float current_temp = Read_Thermistor_Temperature();
 8001a36:	f7ff ffa3 	bl	8001980 <Read_Thermistor_Temperature>
 8001a3a:	ed87 0a01 	vstr	s0, [r7, #4]
    float target_temp = temper+2.0f;
 8001a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <Control_Heater+0x4c>)
 8001a40:	edd3 7a00 	vldr	s15, [r3]
 8001a44:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001a48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a4c:	edc7 7a00 	vstr	s15, [r7]
    printf("Current temp: %.2fC, Target: %.2fC\n\r", current_temp, target_temp);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7fe fdf9 	bl	8000648 <__aeabi_f2d>
 8001a56:	4604      	mov	r4, r0
 8001a58:	460d      	mov	r5, r1
 8001a5a:	6838      	ldr	r0, [r7, #0]
 8001a5c:	f7fe fdf4 	bl	8000648 <__aeabi_f2d>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	e9cd 2300 	strd	r2, r3, [sp]
 8001a68:	4622      	mov	r2, r4
 8001a6a:	462b      	mov	r3, r5
 8001a6c:	4804      	ldr	r0, [pc, #16]	@ (8001a80 <Control_Heater+0x50>)
 8001a6e:	f006 fa3d 	bl	8007eec <iprintf>
    } else {
        //Heater_Off();
    }
    //dac_value++;
    //HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bdb0      	pop	{r4, r5, r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20001ef8 	.word	0x20001ef8
 8001a80:	0800a804 	.word	0x0800a804

08001a84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a88:	b09e      	sub	sp, #120	@ 0x78
 8001a8a:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a8c:	f001 f852 	bl	8002b34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a90:	f000 f952 	bl	8001d38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a94:	f000 fc2c 	bl	80022f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a98:	f000 fc02 	bl	80022a0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a9c:	f000 fbd6 	bl	800224c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001aa0:	f000 f9b8 	bl	8001e14 <MX_ADC1_Init>
  MX_DAC_Init();
 8001aa4:	f000 faec 	bl	8002080 <MX_DAC_Init>
  MX_TIM2_Init();
 8001aa8:	f000 fb14 	bl	80020d4 <MX_TIM2_Init>
  MX_ADC2_Init();
 8001aac:	f000 fa44 	bl	8001f38 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001ab0:	f000 fa94 	bl	8001fdc <MX_ADC3_Init>
  MX_TIM13_Init();
 8001ab4:	f000 fb7c 	bl	80021b0 <MX_TIM13_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int32_t test_array[10] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
 8001ab8:	4b90      	ldr	r3, [pc, #576]	@ (8001cfc <main+0x278>)
 8001aba:	f107 0420 	add.w	r4, r7, #32
 8001abe:	461d      	mov	r5, r3
 8001ac0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ac2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ac4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ac6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ac8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001acc:	e884 0003 	stmia.w	r4, {r0, r1}
  int32_t result = 0.0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61fb      	str	r3, [r7, #28]
  arm_mean_q31(test_array, 10, &result);
 8001ad4:	f107 021c 	add.w	r2, r7, #28
 8001ad8:	f107 0320 	add.w	r3, r7, #32
 8001adc:	210a      	movs	r1, #10
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f004 fbf0 	bl	80062c4 <arm_mean_q31>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
*/
  //HAL_TIM_PWM_START(&htim13,TIM_CHANNEL_1);

  dac_value = 1;
 8001ae4:	4b86      	ldr	r3, [pc, #536]	@ (8001d00 <main+0x27c>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	601a      	str	r2, [r3, #0]

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);  // Wczenie DAC
 8001aea:	2100      	movs	r1, #0
 8001aec:	4885      	ldr	r0, [pc, #532]	@ (8001d04 <main+0x280>)
 8001aee:	f001 ffaa 	bl	8003a46 <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241);  // Ustawienie 1V
 8001af2:	f240 43d9 	movw	r3, #1241	@ 0x4d9
 8001af6:	2200      	movs	r2, #0
 8001af8:	2100      	movs	r1, #0
 8001afa:	4882      	ldr	r0, [pc, #520]	@ (8001d04 <main+0x280>)
 8001afc:	f001 fffa 	bl	8003af4 <HAL_DAC_SetValue>
  HAL_ADC_Start(&hadc1);
 8001b00:	4881      	ldr	r0, [pc, #516]	@ (8001d08 <main+0x284>)
 8001b02:	f001 f8f1 	bl	8002ce8 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc2, tab, 512);
 8001b06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b0a:	4980      	ldr	r1, [pc, #512]	@ (8001d0c <main+0x288>)
 8001b0c:	4880      	ldr	r0, [pc, #512]	@ (8001d10 <main+0x28c>)
 8001b0e:	f001 fa7b 	bl	8003008 <HAL_ADC_Start_DMA>
  if (HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5) != HAL_OK) {
 8001b12:	2205      	movs	r2, #5
 8001b14:	497f      	ldr	r1, [pc, #508]	@ (8001d14 <main+0x290>)
 8001b16:	487c      	ldr	r0, [pc, #496]	@ (8001d08 <main+0x284>)
 8001b18:	f001 fa76 	bl	8003008 <HAL_ADC_Start_DMA>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d002      	beq.n	8001b28 <main+0xa4>
      printf("Bd startu ADC z DMA!\n\r");
 8001b22:	487d      	ldr	r0, [pc, #500]	@ (8001d18 <main+0x294>)
 8001b24:	f006 f9e2 	bl	8007eec <iprintf>
  }
  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5);
 8001b28:	2205      	movs	r2, #5
 8001b2a:	497a      	ldr	r1, [pc, #488]	@ (8001d14 <main+0x290>)
 8001b2c:	4876      	ldr	r0, [pc, #472]	@ (8001d08 <main+0x284>)
 8001b2e:	f001 fa6b 	bl	8003008 <HAL_ADC_Start_DMA>
  Read_CPU_Temperature_DMA();
 8001b32:	f7ff fe6f 	bl	8001814 <Read_CPU_Temperature_DMA>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  float cos_alpha[4];

	  for (int i =1;i<4;i++){
 8001b36:	2301      	movs	r3, #1
 8001b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001b3a:	e0bd      	b.n	8001cb8 <main+0x234>
		  toggle_pins();
 8001b3c:	f7ff facc 	bl	80010d8 <toggle_pins>
		  HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER, 5);
 8001b40:	2205      	movs	r2, #5
 8001b42:	4974      	ldr	r1, [pc, #464]	@ (8001d14 <main+0x290>)
 8001b44:	4870      	ldr	r0, [pc, #448]	@ (8001d08 <main+0x284>)
 8001b46:	f001 fa5f 	bl	8003008 <HAL_ADC_Start_DMA>
		  Read_CPU_Temperature_DMA();
 8001b4a:	f7ff fe63 	bl	8001814 <Read_CPU_Temperature_DMA>
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
		  	  	  	                           (AD_RES_BUFFER[0] * 3.3f) / 4095.0f,
 8001b4e:	4b71      	ldr	r3, [pc, #452]	@ (8001d14 <main+0x290>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	ee07 3a90 	vmov	s15, r3
 8001b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b5a:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8001d1c <main+0x298>
 8001b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b62:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8001d20 <main+0x29c>
 8001b66:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
 8001b6a:	ee16 0a90 	vmov	r0, s13
 8001b6e:	f7fe fd6b 	bl	8000648 <__aeabi_f2d>
 8001b72:	4682      	mov	sl, r0
 8001b74:	468b      	mov	fp, r1
		  	  	  	                           0.9416f*((AD_RES_BUFFER[1] * 3.3f) / 4095.0f),
 8001b76:	4b67      	ldr	r3, [pc, #412]	@ (8001d14 <main+0x290>)
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	ee07 3a90 	vmov	s15, r3
 8001b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b82:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001d1c <main+0x298>
 8001b86:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b8a:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8001d20 <main+0x29c>
 8001b8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b92:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8001d24 <main+0x2a0>
 8001b96:	ee67 7a87 	vmul.f32	s15, s15, s14
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
 8001b9a:	ee17 0a90 	vmov	r0, s15
 8001b9e:	f7fe fd53 	bl	8000648 <__aeabi_f2d>
 8001ba2:	4604      	mov	r4, r0
 8001ba4:	460d      	mov	r5, r1
		  	  	  	                           (AD_RES_BUFFER[2] * 3.3f) / 4095.0f,
 8001ba6:	4b5b      	ldr	r3, [pc, #364]	@ (8001d14 <main+0x290>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	ee07 3a90 	vmov	s15, r3
 8001bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bb2:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001d1c <main+0x298>
 8001bb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bba:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001d20 <main+0x29c>
 8001bbe:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
 8001bc2:	ee16 0a90 	vmov	r0, s13
 8001bc6:	f7fe fd3f 	bl	8000648 <__aeabi_f2d>
 8001bca:	4680      	mov	r8, r0
 8001bcc:	4689      	mov	r9, r1
		  	  	  	                           (AD_RES_BUFFER[4] * 3.3f) / 4095.0f);
 8001bce:	4b51      	ldr	r3, [pc, #324]	@ (8001d14 <main+0x290>)
 8001bd0:	691b      	ldr	r3, [r3, #16]
 8001bd2:	ee07 3a90 	vmov	s15, r3
 8001bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bda:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001d1c <main+0x298>
 8001bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be2:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001d20 <main+0x29c>
 8001be6:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  printf("ADC CH10: %.2fV, CH11: %.2fV, CH12: %.2fV, CH13: %fV\n\r",
 8001bea:	ee16 0a90 	vmov	r0, s13
 8001bee:	f7fe fd2b 	bl	8000648 <__aeabi_f2d>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001bfa:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001bfe:	e9cd 4500 	strd	r4, r5, [sp]
 8001c02:	4652      	mov	r2, sl
 8001c04:	465b      	mov	r3, fp
 8001c06:	4848      	ldr	r0, [pc, #288]	@ (8001d28 <main+0x2a4>)
 8001c08:	f006 f970 	bl	8007eec <iprintf>

		  float detector_out = (AD_RES_BUFFER[2] * 3.3f) / 4095.0f;
 8001c0c:	4b41      	ldr	r3, [pc, #260]	@ (8001d14 <main+0x290>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	ee07 3a90 	vmov	s15, r3
 8001c14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c18:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001d1c <main+0x298>
 8001c1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c20:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 8001d20 <main+0x29c>
 8001c24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c28:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		  float input = 2.0f * (1.0f - (detector_out / Uoh)) + delta_err;
 8001c2c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001c30:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001d2c <main+0x2a8>
 8001c34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c40:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c44:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001d30 <main+0x2ac>
 8001c48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c4c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		  float value = asinf(input);
 8001c50:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8001c54:	f008 f902 	bl	8009e5c <asinf>
 8001c58:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
		  cos_alpha[i]= value;
 8001c5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	3360      	adds	r3, #96	@ 0x60
 8001c62:	443b      	add	r3, r7
 8001c64:	3b54      	subs	r3, #84	@ 0x54
 8001c66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001c68:	601a      	str	r2, [r3, #0]



		  for (int i = 0;i<512;i++){
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001c6e:	e018      	b.n	8001ca2 <main+0x21e>
		  	  		tab_ADC[i]=((tab[i] * 3.3f) / 4095.0f);
 8001c70:	4a26      	ldr	r2, [pc, #152]	@ (8001d0c <main+0x288>)
 8001c72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c80:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001d1c <main+0x298>
 8001c84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c88:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8001d20 <main+0x29c>
 8001c8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c90:	4a28      	ldr	r2, [pc, #160]	@ (8001d34 <main+0x2b0>)
 8001c92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	edc3 7a00 	vstr	s15, [r3]
		  for (int i = 0;i<512;i++){
 8001c9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001ca2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ca8:	dbe2      	blt.n	8001c70 <main+0x1ec>
		  	  		//printf("%.2f  %.2f\n\r",tab_ADC[i], (tab[1] * 3.3f) / 4095.0f);
		  	  	}

		  perform_fft();
 8001caa:	f7ff fbd7 	bl	800145c <perform_fft>
		  analyze_fft_results();
 8001cae:	f7ff fc71 	bl	8001594 <analyze_fft_results>
	  for (int i =1;i<4;i++){
 8001cb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001cb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cba:	2b03      	cmp	r3, #3
 8001cbc:	f77f af3e 	ble.w	8001b3c <main+0xb8>

	  }
	  AngleResults angle = calculate_angles(cos_alpha);
 8001cc0:	f107 030c 	add.w	r3, r7, #12
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff fa8b 	bl	80011e0 <calculate_angles>
 8001cca:	eeb0 7a40 	vmov.f32	s14, s0
 8001cce:	eef0 7a60 	vmov.f32	s15, s1
 8001cd2:	ed87 7a01 	vstr	s14, [r7, #4]
 8001cd6:	edc7 7a02 	vstr	s15, [r7, #8]
	  //_HAL_TIM_SET_COMPARE(&htim13,TIM_CHANNEL_1,1000);

	  	for (int i = 0;i<512	;i++){
 8001cda:	2300      	movs	r3, #0
 8001cdc:	657b      	str	r3, [r7, #84]	@ 0x54
 8001cde:	e002      	b.n	8001ce6 <main+0x262>
 8001ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	657b      	str	r3, [r7, #84]	@ 0x54
 8001ce6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cec:	dbf8      	blt.n	8001ce0 <main+0x25c>
	  		//tab_ADC[i]=((tab[1] * 3.3f) / 4095.0f);
	  		//printf("%.2f  \n\r",tab_ADC[i]);
	  	}


	  	Control_Heater();
 8001cee:	f7ff fe9f 	bl	8001a30 <Control_Heater>
	  	HAL_Delay(1000);
 8001cf2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cf6:	f000 ff8f 	bl	8002c18 <HAL_Delay>
  {
 8001cfa:	e71c      	b.n	8001b36 <main+0xb2>
 8001cfc:	0800a884 	.word	0x0800a884
 8001d00:	20001efc 	.word	0x20001efc
 8001d04:	20002098 	.word	0x20002098
 8001d08:	20001f00 	.word	0x20001f00
 8001d0c:	200002f8 	.word	0x200002f8
 8001d10:	20001f48 	.word	0x20001f48
 8001d14:	200002e4 	.word	0x200002e4
 8001d18:	0800a830 	.word	0x0800a830
 8001d1c:	40533333 	.word	0x40533333
 8001d20:	457ff000 	.word	0x457ff000
 8001d24:	3f710cb3 	.word	0x3f710cb3
 8001d28:	0800a84c 	.word	0x0800a84c
 8001d2c:	4039999a 	.word	0x4039999a
 8001d30:	00000000 	.word	0x00000000
 8001d34:	20000af8 	.word	0x20000af8

08001d38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b094      	sub	sp, #80	@ 0x50
 8001d3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d3e:	f107 031c 	add.w	r3, r7, #28
 8001d42:	2234      	movs	r2, #52	@ 0x34
 8001d44:	2100      	movs	r1, #0
 8001d46:	4618      	mov	r0, r3
 8001d48:	f006 f925 	bl	8007f96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d4c:	f107 0308 	add.w	r3, r7, #8
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	607b      	str	r3, [r7, #4]
 8001d60:	4b2a      	ldr	r3, [pc, #168]	@ (8001e0c <SystemClock_Config+0xd4>)
 8001d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d64:	4a29      	ldr	r2, [pc, #164]	@ (8001e0c <SystemClock_Config+0xd4>)
 8001d66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6c:	4b27      	ldr	r3, [pc, #156]	@ (8001e0c <SystemClock_Config+0xd4>)
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d74:	607b      	str	r3, [r7, #4]
 8001d76:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d78:	2300      	movs	r3, #0
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	4b24      	ldr	r3, [pc, #144]	@ (8001e10 <SystemClock_Config+0xd8>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001d84:	4a22      	ldr	r2, [pc, #136]	@ (8001e10 <SystemClock_Config+0xd8>)
 8001d86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d8a:	6013      	str	r3, [r2, #0]
 8001d8c:	4b20      	ldr	r3, [pc, #128]	@ (8001e10 <SystemClock_Config+0xd8>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d94:	603b      	str	r3, [r7, #0]
 8001d96:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001da0:	2310      	movs	r3, #16
 8001da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001da4:	2302      	movs	r3, #2
 8001da6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001da8:	2300      	movs	r3, #0
 8001daa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001dac:	2310      	movs	r3, #16
 8001dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001db0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001db4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001db6:	2304      	movs	r3, #4
 8001db8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dc2:	f107 031c 	add.w	r3, r7, #28
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f002 ff9a 	bl	8004d00 <HAL_RCC_OscConfig>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001dd2:	f000 fafb 	bl	80023cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dd6:	230f      	movs	r3, #15
 8001dd8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001de2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001de6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001de8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001dec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001dee:	f107 0308 	add.w	r3, r7, #8
 8001df2:	2102      	movs	r1, #2
 8001df4:	4618      	mov	r0, r3
 8001df6:	f002 fc39 	bl	800466c <HAL_RCC_ClockConfig>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001e00:	f000 fae4 	bl	80023cc <Error_Handler>
  }
}
 8001e04:	bf00      	nop
 8001e06:	3750      	adds	r7, #80	@ 0x50
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40007000 	.word	0x40007000

08001e14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e1a:	463b      	mov	r3, r7
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e26:	4b40      	ldr	r3, [pc, #256]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e28:	4a40      	ldr	r2, [pc, #256]	@ (8001f2c <MX_ADC1_Init+0x118>)
 8001e2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001e2c:	4b3e      	ldr	r3, [pc, #248]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e32:	4b3d      	ldr	r3, [pc, #244]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001e38:	4b3b      	ldr	r3, [pc, #236]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e3e:	4b3a      	ldr	r3, [pc, #232]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001e44:	4b38      	ldr	r3, [pc, #224]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8001e4c:	4b36      	ldr	r3, [pc, #216]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e52:	4b35      	ldr	r3, [pc, #212]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e58:	4b33      	ldr	r3, [pc, #204]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e5a:	4a35      	ldr	r2, [pc, #212]	@ (8001f30 <MX_ADC1_Init+0x11c>)
 8001e5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e5e:	4b32      	ldr	r3, [pc, #200]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8001e64:	4b30      	ldr	r3, [pc, #192]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e66:	2205      	movs	r2, #5
 8001e68:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e72:	4b2d      	ldr	r3, [pc, #180]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e78:	482b      	ldr	r0, [pc, #172]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e7a:	f000 fef1 	bl	8002c60 <HAL_ADC_Init>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001e84:	f000 faa2 	bl	80023cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001e88:	230a      	movs	r3, #10
 8001e8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001e90:	2306      	movs	r3, #6
 8001e92:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e94:	463b      	mov	r3, r7
 8001e96:	4619      	mov	r1, r3
 8001e98:	4823      	ldr	r0, [pc, #140]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001e9a:	f001 f9f1 	bl	8003280 <HAL_ADC_ConfigChannel>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001ea4:	f000 fa92 	bl	80023cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001ea8:	230b      	movs	r3, #11
 8001eaa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001eac:	2302      	movs	r3, #2
 8001eae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	481c      	ldr	r0, [pc, #112]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001eb6:	f001 f9e3 	bl	8003280 <HAL_ADC_ConfigChannel>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001ec0:	f000 fa84 	bl	80023cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001ec4:	230c      	movs	r3, #12
 8001ec6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ed0:	463b      	mov	r3, r7
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4814      	ldr	r0, [pc, #80]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001ed6:	f001 f9d3 	bl	8003280 <HAL_ADC_ConfigChannel>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001ee0:	f000 fa74 	bl	80023cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001ee4:	230d      	movs	r3, #13
 8001ee6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001ee8:	2304      	movs	r3, #4
 8001eea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eec:	463b      	mov	r3, r7
 8001eee:	4619      	mov	r1, r3
 8001ef0:	480d      	ldr	r0, [pc, #52]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001ef2:	f001 f9c5 	bl	8003280 <HAL_ADC_ConfigChannel>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8001efc:	f000 fa66 	bl	80023cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001f00:	4b0c      	ldr	r3, [pc, #48]	@ (8001f34 <MX_ADC1_Init+0x120>)
 8001f02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001f04:	2305      	movs	r3, #5
 8001f06:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001f08:	2307      	movs	r3, #7
 8001f0a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f0c:	463b      	mov	r3, r7
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4805      	ldr	r0, [pc, #20]	@ (8001f28 <MX_ADC1_Init+0x114>)
 8001f12:	f001 f9b5 	bl	8003280 <HAL_ADC_ConfigChannel>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001f1c:	f000 fa56 	bl	80023cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f20:	bf00      	nop
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20001f00 	.word	0x20001f00
 8001f2c:	40012000 	.word	0x40012000
 8001f30:	0f000001 	.word	0x0f000001
 8001f34:	10000012 	.word	0x10000012

08001f38 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f3e:	463b      	mov	r3, r7
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001f4a:	4b21      	ldr	r3, [pc, #132]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f4c:	4a21      	ldr	r2, [pc, #132]	@ (8001fd4 <MX_ADC2_Init+0x9c>)
 8001f4e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f50:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001f56:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001f5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001f62:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001f68:	4b19      	ldr	r3, [pc, #100]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f70:	4b17      	ldr	r3, [pc, #92]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f76:	4b16      	ldr	r3, [pc, #88]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f78:	4a17      	ldr	r2, [pc, #92]	@ (8001fd8 <MX_ADC2_Init+0xa0>)
 8001f7a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f7c:	4b14      	ldr	r3, [pc, #80]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001f82:	4b13      	ldr	r3, [pc, #76]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001f88:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f90:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001f96:	480e      	ldr	r0, [pc, #56]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001f98:	f000 fe62 	bl	8002c60 <HAL_ADC_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001fa2:	f000 fa13 	bl	80023cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001faa:	2301      	movs	r3, #1
 8001fac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4806      	ldr	r0, [pc, #24]	@ (8001fd0 <MX_ADC2_Init+0x98>)
 8001fb8:	f001 f962 	bl	8003280 <HAL_ADC_ConfigChannel>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001fc2:	f000 fa03 	bl	80023cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001fc6:	bf00      	nop
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20001f48 	.word	0x20001f48
 8001fd4:	40012100 	.word	0x40012100
 8001fd8:	0f000001 	.word	0x0f000001

08001fdc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001fe2:	463b      	mov	r3, r7
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001fee:	4b21      	ldr	r3, [pc, #132]	@ (8002074 <MX_ADC3_Init+0x98>)
 8001ff0:	4a21      	ldr	r2, [pc, #132]	@ (8002078 <MX_ADC3_Init+0x9c>)
 8001ff2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ff4:	4b1f      	ldr	r3, [pc, #124]	@ (8002074 <MX_ADC3_Init+0x98>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8002074 <MX_ADC3_Init+0x98>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8002000:	4b1c      	ldr	r3, [pc, #112]	@ (8002074 <MX_ADC3_Init+0x98>)
 8002002:	2200      	movs	r2, #0
 8002004:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002006:	4b1b      	ldr	r3, [pc, #108]	@ (8002074 <MX_ADC3_Init+0x98>)
 8002008:	2200      	movs	r2, #0
 800200a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800200c:	4b19      	ldr	r3, [pc, #100]	@ (8002074 <MX_ADC3_Init+0x98>)
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002014:	4b17      	ldr	r3, [pc, #92]	@ (8002074 <MX_ADC3_Init+0x98>)
 8002016:	2200      	movs	r2, #0
 8002018:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800201a:	4b16      	ldr	r3, [pc, #88]	@ (8002074 <MX_ADC3_Init+0x98>)
 800201c:	4a17      	ldr	r2, [pc, #92]	@ (800207c <MX_ADC3_Init+0xa0>)
 800201e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002020:	4b14      	ldr	r3, [pc, #80]	@ (8002074 <MX_ADC3_Init+0x98>)
 8002022:	2200      	movs	r2, #0
 8002024:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002026:	4b13      	ldr	r3, [pc, #76]	@ (8002074 <MX_ADC3_Init+0x98>)
 8002028:	2201      	movs	r2, #1
 800202a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800202c:	4b11      	ldr	r3, [pc, #68]	@ (8002074 <MX_ADC3_Init+0x98>)
 800202e:	2200      	movs	r2, #0
 8002030:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002034:	4b0f      	ldr	r3, [pc, #60]	@ (8002074 <MX_ADC3_Init+0x98>)
 8002036:	2201      	movs	r2, #1
 8002038:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800203a:	480e      	ldr	r0, [pc, #56]	@ (8002074 <MX_ADC3_Init+0x98>)
 800203c:	f000 fe10 	bl	8002c60 <HAL_ADC_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 8002046:	f000 f9c1 	bl	80023cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800204a:	2301      	movs	r3, #1
 800204c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800204e:	2301      	movs	r3, #1
 8002050:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002052:	2300      	movs	r3, #0
 8002054:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002056:	463b      	mov	r3, r7
 8002058:	4619      	mov	r1, r3
 800205a:	4806      	ldr	r0, [pc, #24]	@ (8002074 <MX_ADC3_Init+0x98>)
 800205c:	f001 f910 	bl	8003280 <HAL_ADC_ConfigChannel>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8002066:	f000 f9b1 	bl	80023cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20001f90 	.word	0x20001f90
 8002078:	40012200 	.word	0x40012200
 800207c:	0f000001 	.word	0x0f000001

08002080 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002086:	463b      	mov	r3, r7
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800208e:	4b0f      	ldr	r3, [pc, #60]	@ (80020cc <MX_DAC_Init+0x4c>)
 8002090:	4a0f      	ldr	r2, [pc, #60]	@ (80020d0 <MX_DAC_Init+0x50>)
 8002092:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002094:	480d      	ldr	r0, [pc, #52]	@ (80020cc <MX_DAC_Init+0x4c>)
 8002096:	f001 fcb4 	bl	8003a02 <HAL_DAC_Init>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80020a0:	f000 f994 	bl	80023cc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80020ac:	463b      	mov	r3, r7
 80020ae:	2200      	movs	r2, #0
 80020b0:	4619      	mov	r1, r3
 80020b2:	4806      	ldr	r0, [pc, #24]	@ (80020cc <MX_DAC_Init+0x4c>)
 80020b4:	f001 fd62 	bl	8003b7c <HAL_DAC_ConfigChannel>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80020be:	f000 f985 	bl	80023cc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20002098 	.word	0x20002098
 80020d0:	40007400 	.word	0x40007400

080020d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08a      	sub	sp, #40	@ 0x28
 80020d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020da:	f107 0320 	add.w	r3, r7, #32
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020e4:	1d3b      	adds	r3, r7, #4
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	605a      	str	r2, [r3, #4]
 80020ec:	609a      	str	r2, [r3, #8]
 80020ee:	60da      	str	r2, [r3, #12]
 80020f0:	611a      	str	r2, [r3, #16]
 80020f2:	615a      	str	r2, [r3, #20]
 80020f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020f6:	4b2d      	ldr	r3, [pc, #180]	@ (80021ac <MX_TIM2_Init+0xd8>)
 80020f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020fe:	4b2b      	ldr	r3, [pc, #172]	@ (80021ac <MX_TIM2_Init+0xd8>)
 8002100:	2200      	movs	r2, #0
 8002102:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002104:	4b29      	ldr	r3, [pc, #164]	@ (80021ac <MX_TIM2_Init+0xd8>)
 8002106:	2200      	movs	r2, #0
 8002108:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800210a:	4b28      	ldr	r3, [pc, #160]	@ (80021ac <MX_TIM2_Init+0xd8>)
 800210c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002110:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002112:	4b26      	ldr	r3, [pc, #152]	@ (80021ac <MX_TIM2_Init+0xd8>)
 8002114:	2200      	movs	r2, #0
 8002116:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002118:	4b24      	ldr	r3, [pc, #144]	@ (80021ac <MX_TIM2_Init+0xd8>)
 800211a:	2280      	movs	r2, #128	@ 0x80
 800211c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800211e:	4823      	ldr	r0, [pc, #140]	@ (80021ac <MX_TIM2_Init+0xd8>)
 8002120:	f003 f8db 	bl	80052da <HAL_TIM_PWM_Init>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800212a:	f000 f94f 	bl	80023cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002132:	2300      	movs	r3, #0
 8002134:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002136:	f107 0320 	add.w	r3, r7, #32
 800213a:	4619      	mov	r1, r3
 800213c:	481b      	ldr	r0, [pc, #108]	@ (80021ac <MX_TIM2_Init+0xd8>)
 800213e:	f003 fc39 	bl	80059b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002148:	f000 f940 	bl	80023cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800214c:	2360      	movs	r3, #96	@ 0x60
 800214e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	2200      	movs	r2, #0
 8002160:	4619      	mov	r1, r3
 8002162:	4812      	ldr	r0, [pc, #72]	@ (80021ac <MX_TIM2_Init+0xd8>)
 8002164:	f003 f908 	bl	8005378 <HAL_TIM_PWM_ConfigChannel>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800216e:	f000 f92d 	bl	80023cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002172:	1d3b      	adds	r3, r7, #4
 8002174:	2208      	movs	r2, #8
 8002176:	4619      	mov	r1, r3
 8002178:	480c      	ldr	r0, [pc, #48]	@ (80021ac <MX_TIM2_Init+0xd8>)
 800217a:	f003 f8fd 	bl	8005378 <HAL_TIM_PWM_ConfigChannel>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002184:	f000 f922 	bl	80023cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002188:	1d3b      	adds	r3, r7, #4
 800218a:	220c      	movs	r2, #12
 800218c:	4619      	mov	r1, r3
 800218e:	4807      	ldr	r0, [pc, #28]	@ (80021ac <MX_TIM2_Init+0xd8>)
 8002190:	f003 f8f2 	bl	8005378 <HAL_TIM_PWM_ConfigChannel>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 800219a:	f000 f917 	bl	80023cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800219e:	4803      	ldr	r0, [pc, #12]	@ (80021ac <MX_TIM2_Init+0xd8>)
 80021a0:	f000 fad6 	bl	8002750 <HAL_TIM_MspPostInit>

}
 80021a4:	bf00      	nop
 80021a6:	3728      	adds	r7, #40	@ 0x28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	200020ac 	.word	0x200020ac

080021b0 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b088      	sub	sp, #32
 80021b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80021b6:	1d3b      	adds	r3, r7, #4
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
 80021c4:	615a      	str	r2, [r3, #20]
 80021c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80021c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002244 <MX_TIM13_Init+0x94>)
 80021ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002248 <MX_TIM13_Init+0x98>)
 80021cc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 71;
 80021ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002244 <MX_TIM13_Init+0x94>)
 80021d0:	2247      	movs	r2, #71	@ 0x47
 80021d2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002244 <MX_TIM13_Init+0x94>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 80021da:	4b1a      	ldr	r3, [pc, #104]	@ (8002244 <MX_TIM13_Init+0x94>)
 80021dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021e0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021e2:	4b18      	ldr	r3, [pc, #96]	@ (8002244 <MX_TIM13_Init+0x94>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021e8:	4b16      	ldr	r3, [pc, #88]	@ (8002244 <MX_TIM13_Init+0x94>)
 80021ea:	2280      	movs	r2, #128	@ 0x80
 80021ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80021ee:	4815      	ldr	r0, [pc, #84]	@ (8002244 <MX_TIM13_Init+0x94>)
 80021f0:	f003 f824 	bl	800523c <HAL_TIM_Base_Init>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80021fa:	f000 f8e7 	bl	80023cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80021fe:	4811      	ldr	r0, [pc, #68]	@ (8002244 <MX_TIM13_Init+0x94>)
 8002200:	f003 f86b 	bl	80052da <HAL_TIM_PWM_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800220a:	f000 f8df 	bl	80023cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800220e:	2360      	movs	r3, #96	@ 0x60
 8002210:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002212:	2300      	movs	r3, #0
 8002214:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800221e:	1d3b      	adds	r3, r7, #4
 8002220:	2200      	movs	r2, #0
 8002222:	4619      	mov	r1, r3
 8002224:	4807      	ldr	r0, [pc, #28]	@ (8002244 <MX_TIM13_Init+0x94>)
 8002226:	f003 f8a7 	bl	8005378 <HAL_TIM_PWM_ConfigChannel>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002230:	f000 f8cc 	bl	80023cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002234:	4803      	ldr	r0, [pc, #12]	@ (8002244 <MX_TIM13_Init+0x94>)
 8002236:	f000 fa8b 	bl	8002750 <HAL_TIM_MspPostInit>

}
 800223a:	bf00      	nop
 800223c:	3720      	adds	r7, #32
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	200020f4 	.word	0x200020f4
 8002248:	40001c00 	.word	0x40001c00

0800224c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002250:	4b11      	ldr	r3, [pc, #68]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002252:	4a12      	ldr	r2, [pc, #72]	@ (800229c <MX_USART2_UART_Init+0x50>)
 8002254:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002256:	4b10      	ldr	r3, [pc, #64]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002258:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800225c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800225e:	4b0e      	ldr	r3, [pc, #56]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002260:	2200      	movs	r2, #0
 8002262:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002264:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002266:	2200      	movs	r2, #0
 8002268:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800226a:	4b0b      	ldr	r3, [pc, #44]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 800226c:	2200      	movs	r2, #0
 800226e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002270:	4b09      	ldr	r3, [pc, #36]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002272:	220c      	movs	r2, #12
 8002274:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002276:	4b08      	ldr	r3, [pc, #32]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800227c:	4b06      	ldr	r3, [pc, #24]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 800227e:	2200      	movs	r2, #0
 8002280:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002282:	4805      	ldr	r0, [pc, #20]	@ (8002298 <MX_USART2_UART_Init+0x4c>)
 8002284:	f003 fc12 	bl	8005aac <HAL_UART_Init>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800228e:	f000 f89d 	bl	80023cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	2000213c 	.word	0x2000213c
 800229c:	40004400 	.word	0x40004400

080022a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	4b10      	ldr	r3, [pc, #64]	@ (80022ec <MX_DMA_Init+0x4c>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	4a0f      	ldr	r2, [pc, #60]	@ (80022ec <MX_DMA_Init+0x4c>)
 80022b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80022b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b6:	4b0d      	ldr	r3, [pc, #52]	@ (80022ec <MX_DMA_Init+0x4c>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022be:	607b      	str	r3, [r7, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80022c2:	2200      	movs	r2, #0
 80022c4:	2100      	movs	r1, #0
 80022c6:	2038      	movs	r0, #56	@ 0x38
 80022c8:	f001 fb65 	bl	8003996 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80022cc:	2038      	movs	r0, #56	@ 0x38
 80022ce:	f001 fb7e 	bl	80039ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80022d2:	2200      	movs	r2, #0
 80022d4:	2100      	movs	r1, #0
 80022d6:	203a      	movs	r0, #58	@ 0x3a
 80022d8:	f001 fb5d 	bl	8003996 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80022dc:	203a      	movs	r0, #58	@ 0x3a
 80022de:	f001 fb76 	bl	80039ce <HAL_NVIC_EnableIRQ>

}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40023800 	.word	0x40023800

080022f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08a      	sub	sp, #40	@ 0x28
 80022f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f6:	f107 0314 	add.w	r3, r7, #20
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]
 8002304:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]
 800230a:	4b2d      	ldr	r3, [pc, #180]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a2c      	ldr	r2, [pc, #176]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002310:	f043 0304 	orr.w	r3, r3, #4
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b2a      	ldr	r3, [pc, #168]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0304 	and.w	r3, r3, #4
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	4b26      	ldr	r3, [pc, #152]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	4a25      	ldr	r2, [pc, #148]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 800232c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002330:	6313      	str	r3, [r2, #48]	@ 0x30
 8002332:	4b23      	ldr	r3, [pc, #140]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	60bb      	str	r3, [r7, #8]
 8002342:	4b1f      	ldr	r3, [pc, #124]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002346:	4a1e      	ldr	r2, [pc, #120]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	6313      	str	r3, [r2, #48]	@ 0x30
 800234e:	4b1c      	ldr	r3, [pc, #112]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	60bb      	str	r3, [r7, #8]
 8002358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	607b      	str	r3, [r7, #4]
 800235e:	4b18      	ldr	r3, [pc, #96]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	4a17      	ldr	r2, [pc, #92]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 8002364:	f043 0302 	orr.w	r3, r3, #2
 8002368:	6313      	str	r3, [r2, #48]	@ 0x30
 800236a:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <MX_GPIO_Init+0xd0>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	607b      	str	r3, [r7, #4]
 8002374:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002376:	2200      	movs	r2, #0
 8002378:	2120      	movs	r1, #32
 800237a:	4812      	ldr	r0, [pc, #72]	@ (80023c4 <MX_GPIO_Init+0xd4>)
 800237c:	f002 f95c 	bl	8004638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002380:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002386:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800238a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	4619      	mov	r1, r3
 8002396:	480c      	ldr	r0, [pc, #48]	@ (80023c8 <MX_GPIO_Init+0xd8>)
 8002398:	f001 ffba 	bl	8004310 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800239c:	2320      	movs	r3, #32
 800239e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a0:	2301      	movs	r3, #1
 80023a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a8:	2300      	movs	r3, #0
 80023aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80023ac:	f107 0314 	add.w	r3, r7, #20
 80023b0:	4619      	mov	r1, r3
 80023b2:	4804      	ldr	r0, [pc, #16]	@ (80023c4 <MX_GPIO_Init+0xd4>)
 80023b4:	f001 ffac 	bl	8004310 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023b8:	bf00      	nop
 80023ba:	3728      	adds	r7, #40	@ 0x28
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40023800 	.word	0x40023800
 80023c4:	40020000 	.word	0x40020000
 80023c8:	40020800 	.word	0x40020800

080023cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023d0:	b672      	cpsid	i
}
 80023d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <Error_Handler+0x8>

080023d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
 80023e2:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <HAL_MspInit+0x4c>)
 80023e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002424 <HAL_MspInit+0x4c>)
 80023e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80023ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002424 <HAL_MspInit+0x4c>)
 80023f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023f6:	607b      	str	r3, [r7, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	603b      	str	r3, [r7, #0]
 80023fe:	4b09      	ldr	r3, [pc, #36]	@ (8002424 <HAL_MspInit+0x4c>)
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	4a08      	ldr	r2, [pc, #32]	@ (8002424 <HAL_MspInit+0x4c>)
 8002404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002408:	6413      	str	r3, [r2, #64]	@ 0x40
 800240a:	4b06      	ldr	r3, [pc, #24]	@ (8002424 <HAL_MspInit+0x4c>)
 800240c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002412:	603b      	str	r3, [r7, #0]
 8002414:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002416:	2007      	movs	r0, #7
 8002418:	f001 fab2 	bl	8003980 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40023800 	.word	0x40023800

08002428 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08e      	sub	sp, #56	@ 0x38
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002430:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
 8002438:	605a      	str	r2, [r3, #4]
 800243a:	609a      	str	r2, [r3, #8]
 800243c:	60da      	str	r2, [r3, #12]
 800243e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a75      	ldr	r2, [pc, #468]	@ (800261c <HAL_ADC_MspInit+0x1f4>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d158      	bne.n	80024fc <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	623b      	str	r3, [r7, #32]
 800244e:	4b74      	ldr	r3, [pc, #464]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	4a73      	ldr	r2, [pc, #460]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 8002454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002458:	6453      	str	r3, [r2, #68]	@ 0x44
 800245a:	4b71      	ldr	r3, [pc, #452]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002462:	623b      	str	r3, [r7, #32]
 8002464:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	61fb      	str	r3, [r7, #28]
 800246a:	4b6d      	ldr	r3, [pc, #436]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	4a6c      	ldr	r2, [pc, #432]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 8002470:	f043 0304 	orr.w	r3, r3, #4
 8002474:	6313      	str	r3, [r2, #48]	@ 0x30
 8002476:	4b6a      	ldr	r3, [pc, #424]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	61fb      	str	r3, [r7, #28]
 8002480:	69fb      	ldr	r3, [r7, #28]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002482:	230f      	movs	r3, #15
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002486:	2303      	movs	r3, #3
 8002488:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800248e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002492:	4619      	mov	r1, r3
 8002494:	4863      	ldr	r0, [pc, #396]	@ (8002624 <HAL_ADC_MspInit+0x1fc>)
 8002496:	f001 ff3b 	bl	8004310 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800249a:	4b63      	ldr	r3, [pc, #396]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 800249c:	4a63      	ldr	r2, [pc, #396]	@ (800262c <HAL_ADC_MspInit+0x204>)
 800249e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80024a0:	4b61      	ldr	r3, [pc, #388]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024a6:	4b60      	ldr	r3, [pc, #384]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024ac:	4b5e      	ldr	r3, [pc, #376]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80024b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024b8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024ba:	4b5b      	ldr	r3, [pc, #364]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024c0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024c2:	4b59      	ldr	r3, [pc, #356]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024c4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024c8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80024ca:	4b57      	ldr	r3, [pc, #348]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80024d2:	4b55      	ldr	r3, [pc, #340]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024d8:	4b53      	ldr	r3, [pc, #332]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024da:	2200      	movs	r2, #0
 80024dc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80024de:	4852      	ldr	r0, [pc, #328]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024e0:	f001 fba6 	bl	8003c30 <HAL_DMA_Init>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80024ea:	f7ff ff6f 	bl	80023cc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80024f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002628 <HAL_ADC_MspInit+0x200>)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80024fa:	e08b      	b.n	8002614 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC2)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a4b      	ldr	r2, [pc, #300]	@ (8002630 <HAL_ADC_MspInit+0x208>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d159      	bne.n	80025ba <HAL_ADC_MspInit+0x192>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
 800250a:	4b45      	ldr	r3, [pc, #276]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 800250c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250e:	4a44      	ldr	r2, [pc, #272]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 8002510:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002514:	6453      	str	r3, [r2, #68]	@ 0x44
 8002516:	4b42      	ldr	r3, [pc, #264]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 8002518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800251e:	61bb      	str	r3, [r7, #24]
 8002520:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	4b3e      	ldr	r3, [pc, #248]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	4a3d      	ldr	r2, [pc, #244]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6313      	str	r3, [r2, #48]	@ 0x30
 8002532:	4b3b      	ldr	r3, [pc, #236]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800253e:	2301      	movs	r3, #1
 8002540:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002542:	2303      	movs	r3, #3
 8002544:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002546:	2300      	movs	r3, #0
 8002548:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800254e:	4619      	mov	r1, r3
 8002550:	4838      	ldr	r0, [pc, #224]	@ (8002634 <HAL_ADC_MspInit+0x20c>)
 8002552:	f001 fedd 	bl	8004310 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8002556:	4b38      	ldr	r3, [pc, #224]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 8002558:	4a38      	ldr	r2, [pc, #224]	@ (800263c <HAL_ADC_MspInit+0x214>)
 800255a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800255c:	4b36      	ldr	r3, [pc, #216]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 800255e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002562:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002564:	4b34      	ldr	r3, [pc, #208]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800256a:	4b33      	ldr	r3, [pc, #204]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 800256c:	2200      	movs	r2, #0
 800256e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002570:	4b31      	ldr	r3, [pc, #196]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 8002572:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002576:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002578:	4b2f      	ldr	r3, [pc, #188]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 800257a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800257e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002580:	4b2d      	ldr	r3, [pc, #180]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 8002582:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002586:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002588:	4b2b      	ldr	r3, [pc, #172]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 800258a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800258e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002590:	4b29      	ldr	r3, [pc, #164]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 8002592:	2200      	movs	r2, #0
 8002594:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002596:	4b28      	ldr	r3, [pc, #160]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 8002598:	2200      	movs	r2, #0
 800259a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800259c:	4826      	ldr	r0, [pc, #152]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 800259e:	f001 fb47 	bl	8003c30 <HAL_DMA_Init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <HAL_ADC_MspInit+0x184>
      Error_Handler();
 80025a8:	f7ff ff10 	bl	80023cc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	4a22      	ldr	r2, [pc, #136]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 80025b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80025b2:	4a21      	ldr	r2, [pc, #132]	@ (8002638 <HAL_ADC_MspInit+0x210>)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80025b8:	e02c      	b.n	8002614 <HAL_ADC_MspInit+0x1ec>
  else if(hadc->Instance==ADC3)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a20      	ldr	r2, [pc, #128]	@ (8002640 <HAL_ADC_MspInit+0x218>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d127      	bne.n	8002614 <HAL_ADC_MspInit+0x1ec>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80025c4:	2300      	movs	r3, #0
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	4b15      	ldr	r3, [pc, #84]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 80025ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025cc:	4a14      	ldr	r2, [pc, #80]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 80025ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025d2:	6453      	str	r3, [r2, #68]	@ 0x44
 80025d4:	4b12      	ldr	r3, [pc, #72]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 80025d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 80025e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 80025ea:	f043 0301 	orr.w	r3, r3, #1
 80025ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80025f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002620 <HAL_ADC_MspInit+0x1f8>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80025fc:	2302      	movs	r3, #2
 80025fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002600:	2303      	movs	r3, #3
 8002602:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002608:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800260c:	4619      	mov	r1, r3
 800260e:	4809      	ldr	r0, [pc, #36]	@ (8002634 <HAL_ADC_MspInit+0x20c>)
 8002610:	f001 fe7e 	bl	8004310 <HAL_GPIO_Init>
}
 8002614:	bf00      	nop
 8002616:	3738      	adds	r7, #56	@ 0x38
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40012000 	.word	0x40012000
 8002620:	40023800 	.word	0x40023800
 8002624:	40020800 	.word	0x40020800
 8002628:	20001fd8 	.word	0x20001fd8
 800262c:	40026410 	.word	0x40026410
 8002630:	40012100 	.word	0x40012100
 8002634:	40020000 	.word	0x40020000
 8002638:	20002038 	.word	0x20002038
 800263c:	40026440 	.word	0x40026440
 8002640:	40012200 	.word	0x40012200

08002644 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	@ 0x28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 0314 	add.w	r3, r7, #20
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a17      	ldr	r2, [pc, #92]	@ (80026c0 <HAL_DAC_MspInit+0x7c>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d127      	bne.n	80026b6 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	4b16      	ldr	r3, [pc, #88]	@ (80026c4 <HAL_DAC_MspInit+0x80>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266e:	4a15      	ldr	r2, [pc, #84]	@ (80026c4 <HAL_DAC_MspInit+0x80>)
 8002670:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002674:	6413      	str	r3, [r2, #64]	@ 0x40
 8002676:	4b13      	ldr	r3, [pc, #76]	@ (80026c4 <HAL_DAC_MspInit+0x80>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	4b0f      	ldr	r3, [pc, #60]	@ (80026c4 <HAL_DAC_MspInit+0x80>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268a:	4a0e      	ldr	r2, [pc, #56]	@ (80026c4 <HAL_DAC_MspInit+0x80>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6313      	str	r3, [r2, #48]	@ 0x30
 8002692:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <HAL_DAC_MspInit+0x80>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800269e:	2310      	movs	r3, #16
 80026a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026a2:	2303      	movs	r3, #3
 80026a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026aa:	f107 0314 	add.w	r3, r7, #20
 80026ae:	4619      	mov	r1, r3
 80026b0:	4805      	ldr	r0, [pc, #20]	@ (80026c8 <HAL_DAC_MspInit+0x84>)
 80026b2:	f001 fe2d 	bl	8004310 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 80026b6:	bf00      	nop
 80026b8:	3728      	adds	r7, #40	@ 0x28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40007400 	.word	0x40007400
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40020000 	.word	0x40020000

080026cc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026dc:	d10d      	bne.n	80026fa <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	4b09      	ldr	r3, [pc, #36]	@ (8002708 <HAL_TIM_PWM_MspInit+0x3c>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	4a08      	ldr	r2, [pc, #32]	@ (8002708 <HAL_TIM_PWM_MspInit+0x3c>)
 80026e8:	f043 0301 	orr.w	r3, r3, #1
 80026ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ee:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <HAL_TIM_PWM_MspInit+0x3c>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80026fa:	bf00      	nop
 80026fc:	3714      	adds	r7, #20
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	40023800 	.word	0x40023800

0800270c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a0b      	ldr	r2, [pc, #44]	@ (8002748 <HAL_TIM_Base_MspInit+0x3c>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10d      	bne.n	800273a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <HAL_TIM_Base_MspInit+0x40>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	4a09      	ldr	r2, [pc, #36]	@ (800274c <HAL_TIM_Base_MspInit+0x40>)
 8002728:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800272c:	6413      	str	r3, [r2, #64]	@ 0x40
 800272e:	4b07      	ldr	r3, [pc, #28]	@ (800274c <HAL_TIM_Base_MspInit+0x40>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM13_MspInit 1 */

  }

}
 800273a:	bf00      	nop
 800273c:	3714      	adds	r7, #20
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40001c00 	.word	0x40001c00
 800274c:	40023800 	.word	0x40023800

08002750 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b08a      	sub	sp, #40	@ 0x28
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002758:	f107 0314 	add.w	r3, r7, #20
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
 8002766:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002770:	d13e      	bne.n	80027f0 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	613b      	str	r3, [r7, #16]
 8002776:	4b32      	ldr	r3, [pc, #200]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277a:	4a31      	ldr	r2, [pc, #196]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 800277c:	f043 0302 	orr.w	r3, r3, #2
 8002780:	6313      	str	r3, [r2, #48]	@ 0x30
 8002782:	4b2f      	ldr	r3, [pc, #188]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	613b      	str	r3, [r7, #16]
 800278c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	4b2b      	ldr	r3, [pc, #172]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	4a2a      	ldr	r2, [pc, #168]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6313      	str	r3, [r2, #48]	@ 0x30
 800279e:	4b28      	ldr	r3, [pc, #160]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB2     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 80027aa:	f240 4304 	movw	r3, #1028	@ 0x404
 80027ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b0:	2302      	movs	r3, #2
 80027b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b8:	2300      	movs	r3, #0
 80027ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027bc:	2301      	movs	r3, #1
 80027be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027c0:	f107 0314 	add.w	r3, r7, #20
 80027c4:	4619      	mov	r1, r3
 80027c6:	481f      	ldr	r0, [pc, #124]	@ (8002844 <HAL_TIM_MspPostInit+0xf4>)
 80027c8:	f001 fda2 	bl	8004310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80027cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d2:	2302      	movs	r3, #2
 80027d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027da:	2300      	movs	r3, #0
 80027dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027de:	2301      	movs	r3, #1
 80027e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e2:	f107 0314 	add.w	r3, r7, #20
 80027e6:	4619      	mov	r1, r3
 80027e8:	4817      	ldr	r0, [pc, #92]	@ (8002848 <HAL_TIM_MspPostInit+0xf8>)
 80027ea:	f001 fd91 	bl	8004310 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80027ee:	e022      	b.n	8002836 <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM13)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a15      	ldr	r2, [pc, #84]	@ (800284c <HAL_TIM_MspPostInit+0xfc>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d11d      	bne.n	8002836 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	60bb      	str	r3, [r7, #8]
 80027fe:	4b10      	ldr	r3, [pc, #64]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a0f      	ldr	r2, [pc, #60]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	6313      	str	r3, [r2, #48]	@ 0x30
 800280a:	4b0d      	ldr	r3, [pc, #52]	@ (8002840 <HAL_TIM_MspPostInit+0xf0>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	60bb      	str	r3, [r7, #8]
 8002814:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002816:	2340      	movs	r3, #64	@ 0x40
 8002818:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281a:	2302      	movs	r3, #2
 800281c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002822:	2300      	movs	r3, #0
 8002824:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002826:	2309      	movs	r3, #9
 8002828:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282a:	f107 0314 	add.w	r3, r7, #20
 800282e:	4619      	mov	r1, r3
 8002830:	4805      	ldr	r0, [pc, #20]	@ (8002848 <HAL_TIM_MspPostInit+0xf8>)
 8002832:	f001 fd6d 	bl	8004310 <HAL_GPIO_Init>
}
 8002836:	bf00      	nop
 8002838:	3728      	adds	r7, #40	@ 0x28
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40023800 	.word	0x40023800
 8002844:	40020400 	.word	0x40020400
 8002848:	40020000 	.word	0x40020000
 800284c:	40001c00 	.word	0x40001c00

08002850 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b08a      	sub	sp, #40	@ 0x28
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002858:	f107 0314 	add.w	r3, r7, #20
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	609a      	str	r2, [r3, #8]
 8002864:	60da      	str	r2, [r3, #12]
 8002866:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a19      	ldr	r2, [pc, #100]	@ (80028d4 <HAL_UART_MspInit+0x84>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d12b      	bne.n	80028ca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	4b18      	ldr	r3, [pc, #96]	@ (80028d8 <HAL_UART_MspInit+0x88>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	4a17      	ldr	r2, [pc, #92]	@ (80028d8 <HAL_UART_MspInit+0x88>)
 800287c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002880:	6413      	str	r3, [r2, #64]	@ 0x40
 8002882:	4b15      	ldr	r3, [pc, #84]	@ (80028d8 <HAL_UART_MspInit+0x88>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b11      	ldr	r3, [pc, #68]	@ (80028d8 <HAL_UART_MspInit+0x88>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4a10      	ldr	r2, [pc, #64]	@ (80028d8 <HAL_UART_MspInit+0x88>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6313      	str	r3, [r2, #48]	@ 0x30
 800289e:	4b0e      	ldr	r3, [pc, #56]	@ (80028d8 <HAL_UART_MspInit+0x88>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028aa:	230c      	movs	r3, #12
 80028ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ae:	2302      	movs	r3, #2
 80028b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b6:	2303      	movs	r3, #3
 80028b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028ba:	2307      	movs	r3, #7
 80028bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	f107 0314 	add.w	r3, r7, #20
 80028c2:	4619      	mov	r1, r3
 80028c4:	4805      	ldr	r0, [pc, #20]	@ (80028dc <HAL_UART_MspInit+0x8c>)
 80028c6:	f001 fd23 	bl	8004310 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80028ca:	bf00      	nop
 80028cc:	3728      	adds	r7, #40	@ 0x28
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40004400 	.word	0x40004400
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020000 	.word	0x40020000

080028e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028e4:	bf00      	nop
 80028e6:	e7fd      	b.n	80028e4 <NMI_Handler+0x4>

080028e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028ec:	bf00      	nop
 80028ee:	e7fd      	b.n	80028ec <HardFault_Handler+0x4>

080028f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028f4:	bf00      	nop
 80028f6:	e7fd      	b.n	80028f4 <MemManage_Handler+0x4>

080028f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <BusFault_Handler+0x4>

08002900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002904:	bf00      	nop
 8002906:	e7fd      	b.n	8002904 <UsageFault_Handler+0x4>

08002908 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800290c:	bf00      	nop
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002916:	b480      	push	{r7}
 8002918:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002928:	bf00      	nop
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002936:	f000 f94f 	bl	8002bd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800293a:	bf00      	nop
 800293c:	bd80      	pop	{r7, pc}
	...

08002940 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002944:	4802      	ldr	r0, [pc, #8]	@ (8002950 <DMA2_Stream0_IRQHandler+0x10>)
 8002946:	f001 fa79 	bl	8003e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20001fd8 	.word	0x20001fd8

08002954 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002958:	4802      	ldr	r0, [pc, #8]	@ (8002964 <DMA2_Stream2_IRQHandler+0x10>)
 800295a:	f001 fa6f 	bl	8003e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20002038 	.word	0x20002038

08002968 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  return 1;
 800296c:	2301      	movs	r3, #1
}
 800296e:	4618      	mov	r0, r3
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <_kill>:

int _kill(int pid, int sig)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002982:	f005 fb5b 	bl	800803c <__errno>
 8002986:	4603      	mov	r3, r0
 8002988:	2216      	movs	r2, #22
 800298a:	601a      	str	r2, [r3, #0]
  return -1;
 800298c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002990:	4618      	mov	r0, r3
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <_exit>:

void _exit (int status)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029a0:	f04f 31ff 	mov.w	r1, #4294967295
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ffe7 	bl	8002978 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029aa:	bf00      	nop
 80029ac:	e7fd      	b.n	80029aa <_exit+0x12>

080029ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b086      	sub	sp, #24
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	60f8      	str	r0, [r7, #12]
 80029b6:	60b9      	str	r1, [r7, #8]
 80029b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	e00a      	b.n	80029d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80029c0:	f3af 8000 	nop.w
 80029c4:	4601      	mov	r1, r0
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	1c5a      	adds	r2, r3, #1
 80029ca:	60ba      	str	r2, [r7, #8]
 80029cc:	b2ca      	uxtb	r2, r1
 80029ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	3301      	adds	r3, #1
 80029d4:	617b      	str	r3, [r7, #20]
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	429a      	cmp	r2, r3
 80029dc:	dbf0      	blt.n	80029c0 <_read+0x12>
  }

  return len;
 80029de:	687b      	ldr	r3, [r7, #4]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3718      	adds	r7, #24
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a10:	605a      	str	r2, [r3, #4]
  return 0;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <_isatty>:

int _isatty(int file)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a28:	2301      	movs	r3, #1
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b085      	sub	sp, #20
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	60f8      	str	r0, [r7, #12]
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a58:	4a14      	ldr	r2, [pc, #80]	@ (8002aac <_sbrk+0x5c>)
 8002a5a:	4b15      	ldr	r3, [pc, #84]	@ (8002ab0 <_sbrk+0x60>)
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a64:	4b13      	ldr	r3, [pc, #76]	@ (8002ab4 <_sbrk+0x64>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d102      	bne.n	8002a72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a6c:	4b11      	ldr	r3, [pc, #68]	@ (8002ab4 <_sbrk+0x64>)
 8002a6e:	4a12      	ldr	r2, [pc, #72]	@ (8002ab8 <_sbrk+0x68>)
 8002a70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a72:	4b10      	ldr	r3, [pc, #64]	@ (8002ab4 <_sbrk+0x64>)
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4413      	add	r3, r2
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d207      	bcs.n	8002a90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a80:	f005 fadc 	bl	800803c <__errno>
 8002a84:	4603      	mov	r3, r0
 8002a86:	220c      	movs	r2, #12
 8002a88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a8e:	e009      	b.n	8002aa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a90:	4b08      	ldr	r3, [pc, #32]	@ (8002ab4 <_sbrk+0x64>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a96:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <_sbrk+0x64>)
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	4a05      	ldr	r2, [pc, #20]	@ (8002ab4 <_sbrk+0x64>)
 8002aa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3718      	adds	r7, #24
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20020000 	.word	0x20020000
 8002ab0:	00000400 	.word	0x00000400
 8002ab4:	20002188 	.word	0x20002188
 8002ab8:	200022e0 	.word	0x200022e0

08002abc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ac0:	4b06      	ldr	r3, [pc, #24]	@ (8002adc <SystemInit+0x20>)
 8002ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac6:	4a05      	ldr	r2, [pc, #20]	@ (8002adc <SystemInit+0x20>)
 8002ac8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002acc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ad0:	bf00      	nop
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	e000ed00 	.word	0xe000ed00

08002ae0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ae0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b18 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002ae4:	f7ff ffea 	bl	8002abc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ae8:	480c      	ldr	r0, [pc, #48]	@ (8002b1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002aea:	490d      	ldr	r1, [pc, #52]	@ (8002b20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002aec:	4a0d      	ldr	r2, [pc, #52]	@ (8002b24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002aee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002af0:	e002      	b.n	8002af8 <LoopCopyDataInit>

08002af2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002af2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002af4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002af6:	3304      	adds	r3, #4

08002af8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002af8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002afa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002afc:	d3f9      	bcc.n	8002af2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002afe:	4a0a      	ldr	r2, [pc, #40]	@ (8002b28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b00:	4c0a      	ldr	r4, [pc, #40]	@ (8002b2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b04:	e001      	b.n	8002b0a <LoopFillZerobss>

08002b06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b08:	3204      	adds	r2, #4

08002b0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b0c:	d3fb      	bcc.n	8002b06 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002b0e:	f005 fa9b 	bl	8008048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b12:	f7fe ffb7 	bl	8001a84 <main>
  bx  lr    
 8002b16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b20:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002b24:	0801e0e0 	.word	0x0801e0e0
  ldr r2, =_sbss
 8002b28:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002b2c:	200022dc 	.word	0x200022dc

08002b30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b30:	e7fe      	b.n	8002b30 <ADC_IRQHandler>
	...

08002b34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b38:	4b0e      	ldr	r3, [pc, #56]	@ (8002b74 <HAL_Init+0x40>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b74 <HAL_Init+0x40>)
 8002b3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b44:	4b0b      	ldr	r3, [pc, #44]	@ (8002b74 <HAL_Init+0x40>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <HAL_Init+0x40>)
 8002b4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b50:	4b08      	ldr	r3, [pc, #32]	@ (8002b74 <HAL_Init+0x40>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a07      	ldr	r2, [pc, #28]	@ (8002b74 <HAL_Init+0x40>)
 8002b56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b5c:	2003      	movs	r0, #3
 8002b5e:	f000 ff0f 	bl	8003980 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b62:	2000      	movs	r0, #0
 8002b64:	f000 f808 	bl	8002b78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b68:	f7ff fc36 	bl	80023d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40023c00 	.word	0x40023c00

08002b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b80:	4b12      	ldr	r3, [pc, #72]	@ (8002bcc <HAL_InitTick+0x54>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	4b12      	ldr	r3, [pc, #72]	@ (8002bd0 <HAL_InitTick+0x58>)
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	4619      	mov	r1, r3
 8002b8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b96:	4618      	mov	r0, r3
 8002b98:	f000 ff27 	bl	80039ea <HAL_SYSTICK_Config>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e00e      	b.n	8002bc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b0f      	cmp	r3, #15
 8002baa:	d80a      	bhi.n	8002bc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bac:	2200      	movs	r2, #0
 8002bae:	6879      	ldr	r1, [r7, #4]
 8002bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb4:	f000 feef 	bl	8003996 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bb8:	4a06      	ldr	r2, [pc, #24]	@ (8002bd4 <HAL_InitTick+0x5c>)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	e000      	b.n	8002bc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20000000 	.word	0x20000000
 8002bd0:	20000008 	.word	0x20000008
 8002bd4:	20000004 	.word	0x20000004

08002bd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bdc:	4b06      	ldr	r3, [pc, #24]	@ (8002bf8 <HAL_IncTick+0x20>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	461a      	mov	r2, r3
 8002be2:	4b06      	ldr	r3, [pc, #24]	@ (8002bfc <HAL_IncTick+0x24>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4413      	add	r3, r2
 8002be8:	4a04      	ldr	r2, [pc, #16]	@ (8002bfc <HAL_IncTick+0x24>)
 8002bea:	6013      	str	r3, [r2, #0]
}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	20000008 	.word	0x20000008
 8002bfc:	2000218c 	.word	0x2000218c

08002c00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return uwTick;
 8002c04:	4b03      	ldr	r3, [pc, #12]	@ (8002c14 <HAL_GetTick+0x14>)
 8002c06:	681b      	ldr	r3, [r3, #0]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	2000218c 	.word	0x2000218c

08002c18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c20:	f7ff ffee 	bl	8002c00 <HAL_GetTick>
 8002c24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c30:	d005      	beq.n	8002c3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c32:	4b0a      	ldr	r3, [pc, #40]	@ (8002c5c <HAL_Delay+0x44>)
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c3e:	bf00      	nop
 8002c40:	f7ff ffde 	bl	8002c00 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d8f7      	bhi.n	8002c40 <HAL_Delay+0x28>
  {
  }
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20000008 	.word	0x20000008

08002c60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e033      	b.n	8002cde <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d109      	bne.n	8002c92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7ff fbd2 	bl	8002428 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c96:	f003 0310 	and.w	r3, r3, #16
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d118      	bne.n	8002cd0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ca6:	f023 0302 	bic.w	r3, r3, #2
 8002caa:	f043 0202 	orr.w	r2, r3, #2
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 fc16 	bl	80034e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	f023 0303 	bic.w	r3, r3, #3
 8002cc6:	f043 0201 	orr.w	r2, r3, #1
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	641a      	str	r2, [r3, #64]	@ 0x40
 8002cce:	e001      	b.n	8002cd4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_Start+0x1a>
 8002cfe:	2302      	movs	r3, #2
 8002d00:	e0b2      	b.n	8002e68 <HAL_ADC_Start+0x180>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 0301 	and.w	r3, r3, #1
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d018      	beq.n	8002d4a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0201 	orr.w	r2, r2, #1
 8002d26:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d28:	4b52      	ldr	r3, [pc, #328]	@ (8002e74 <HAL_ADC_Start+0x18c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a52      	ldr	r2, [pc, #328]	@ (8002e78 <HAL_ADC_Start+0x190>)
 8002d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d32:	0c9a      	lsrs	r2, r3, #18
 8002d34:	4613      	mov	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4413      	add	r3, r2
 8002d3a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d3c:	e002      	b.n	8002d44 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	3b01      	subs	r3, #1
 8002d42:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1f9      	bne.n	8002d3e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d17a      	bne.n	8002e4e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002d60:	f023 0301 	bic.w	r3, r3, #1
 8002d64:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d007      	beq.n	8002d8a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d82:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d96:	d106      	bne.n	8002da6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9c:	f023 0206 	bic.w	r2, r3, #6
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	645a      	str	r2, [r3, #68]	@ 0x44
 8002da4:	e002      	b.n	8002dac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002db4:	4b31      	ldr	r3, [pc, #196]	@ (8002e7c <HAL_ADC_Start+0x194>)
 8002db6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002dc0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f003 031f 	and.w	r3, r3, #31
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d12a      	bne.n	8002e24 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a2b      	ldr	r2, [pc, #172]	@ (8002e80 <HAL_ADC_Start+0x198>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d015      	beq.n	8002e04 <HAL_ADC_Start+0x11c>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a29      	ldr	r2, [pc, #164]	@ (8002e84 <HAL_ADC_Start+0x19c>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d105      	bne.n	8002dee <HAL_ADC_Start+0x106>
 8002de2:	4b26      	ldr	r3, [pc, #152]	@ (8002e7c <HAL_ADC_Start+0x194>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 031f 	and.w	r3, r3, #31
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00a      	beq.n	8002e04 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a25      	ldr	r2, [pc, #148]	@ (8002e88 <HAL_ADC_Start+0x1a0>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d136      	bne.n	8002e66 <HAL_ADC_Start+0x17e>
 8002df8:	4b20      	ldr	r3, [pc, #128]	@ (8002e7c <HAL_ADC_Start+0x194>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 0310 	and.w	r3, r3, #16
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d130      	bne.n	8002e66 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d129      	bne.n	8002e66 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e20:	609a      	str	r2, [r3, #8]
 8002e22:	e020      	b.n	8002e66 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a15      	ldr	r2, [pc, #84]	@ (8002e80 <HAL_ADC_Start+0x198>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d11b      	bne.n	8002e66 <HAL_ADC_Start+0x17e>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d114      	bne.n	8002e66 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689a      	ldr	r2, [r3, #8]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002e4a:	609a      	str	r2, [r3, #8]
 8002e4c:	e00b      	b.n	8002e66 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	f043 0210 	orr.w	r2, r3, #16
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5e:	f043 0201 	orr.w	r2, r3, #1
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3714      	adds	r7, #20
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr
 8002e74:	20000000 	.word	0x20000000
 8002e78:	431bde83 	.word	0x431bde83
 8002e7c:	40012300 	.word	0x40012300
 8002e80:	40012000 	.word	0x40012000
 8002e84:	40012100 	.word	0x40012100
 8002e88:	40012200 	.word	0x40012200

08002e8c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_ADC_Stop+0x16>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e021      	b.n	8002ee6 <HAL_ADC_Stop+0x5a>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f022 0201 	bic.w	r2, r2, #1
 8002eb8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 0301 	and.w	r3, r3, #1
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d109      	bne.n	8002edc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ecc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ed0:	f023 0301 	bic.w	r3, r3, #1
 8002ed4:	f043 0201 	orr.w	r2, r3, #1
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr

08002ef2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b084      	sub	sp, #16
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f0e:	d113      	bne.n	8002f38 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f1e:	d10b      	bne.n	8002f38 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f24:	f043 0220 	orr.w	r2, r3, #32
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e063      	b.n	8003000 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f38:	f7ff fe62 	bl	8002c00 <HAL_GetTick>
 8002f3c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f3e:	e021      	b.n	8002f84 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f46:	d01d      	beq.n	8002f84 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d007      	beq.n	8002f5e <HAL_ADC_PollForConversion+0x6c>
 8002f4e:	f7ff fe57 	bl	8002c00 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d212      	bcs.n	8002f84 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d00b      	beq.n	8002f84 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f70:	f043 0204 	orr.w	r2, r3, #4
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e03d      	b.n	8003000 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d1d6      	bne.n	8002f40 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f06f 0212 	mvn.w	r2, #18
 8002f9a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d123      	bne.n	8002ffe <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d11f      	bne.n	8002ffe <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d006      	beq.n	8002fda <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d111      	bne.n	8002ffe <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fde:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d105      	bne.n	8002ffe <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff6:	f043 0201 	orr.w	r2, r3, #1
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b086      	sub	sp, #24
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800301e:	2b01      	cmp	r3, #1
 8003020:	d101      	bne.n	8003026 <HAL_ADC_Start_DMA+0x1e>
 8003022:	2302      	movs	r3, #2
 8003024:	e0e9      	b.n	80031fa <HAL_ADC_Start_DMA+0x1f2>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b01      	cmp	r3, #1
 800303a:	d018      	beq.n	800306e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800304c:	4b6d      	ldr	r3, [pc, #436]	@ (8003204 <HAL_ADC_Start_DMA+0x1fc>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a6d      	ldr	r2, [pc, #436]	@ (8003208 <HAL_ADC_Start_DMA+0x200>)
 8003052:	fba2 2303 	umull	r2, r3, r2, r3
 8003056:	0c9a      	lsrs	r2, r3, #18
 8003058:	4613      	mov	r3, r2
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4413      	add	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003060:	e002      	b.n	8003068 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	3b01      	subs	r3, #1
 8003066:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f9      	bne.n	8003062 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800307c:	d107      	bne.n	800308e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800308c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b01      	cmp	r3, #1
 800309a:	f040 80a1 	bne.w	80031e0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80030a6:	f023 0301 	bic.w	r3, r3, #1
 80030aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d007      	beq.n	80030d0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030dc:	d106      	bne.n	80030ec <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e2:	f023 0206 	bic.w	r2, r3, #6
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	645a      	str	r2, [r3, #68]	@ 0x44
 80030ea:	e002      	b.n	80030f2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030fa:	4b44      	ldr	r3, [pc, #272]	@ (800320c <HAL_ADC_Start_DMA+0x204>)
 80030fc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003102:	4a43      	ldr	r2, [pc, #268]	@ (8003210 <HAL_ADC_Start_DMA+0x208>)
 8003104:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310a:	4a42      	ldr	r2, [pc, #264]	@ (8003214 <HAL_ADC_Start_DMA+0x20c>)
 800310c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003112:	4a41      	ldr	r2, [pc, #260]	@ (8003218 <HAL_ADC_Start_DMA+0x210>)
 8003114:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800311e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800312e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689a      	ldr	r2, [r3, #8]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800313e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	334c      	adds	r3, #76	@ 0x4c
 800314a:	4619      	mov	r1, r3
 800314c:	68ba      	ldr	r2, [r7, #8]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f000 fe1c 	bl	8003d8c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 031f 	and.w	r3, r3, #31
 800315c:	2b00      	cmp	r3, #0
 800315e:	d12a      	bne.n	80031b6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a2d      	ldr	r2, [pc, #180]	@ (800321c <HAL_ADC_Start_DMA+0x214>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d015      	beq.n	8003196 <HAL_ADC_Start_DMA+0x18e>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a2c      	ldr	r2, [pc, #176]	@ (8003220 <HAL_ADC_Start_DMA+0x218>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d105      	bne.n	8003180 <HAL_ADC_Start_DMA+0x178>
 8003174:	4b25      	ldr	r3, [pc, #148]	@ (800320c <HAL_ADC_Start_DMA+0x204>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 031f 	and.w	r3, r3, #31
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00a      	beq.n	8003196 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a27      	ldr	r2, [pc, #156]	@ (8003224 <HAL_ADC_Start_DMA+0x21c>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d136      	bne.n	80031f8 <HAL_ADC_Start_DMA+0x1f0>
 800318a:	4b20      	ldr	r3, [pc, #128]	@ (800320c <HAL_ADC_Start_DMA+0x204>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f003 0310 	and.w	r3, r3, #16
 8003192:	2b00      	cmp	r3, #0
 8003194:	d130      	bne.n	80031f8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d129      	bne.n	80031f8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80031b2:	609a      	str	r2, [r3, #8]
 80031b4:	e020      	b.n	80031f8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a18      	ldr	r2, [pc, #96]	@ (800321c <HAL_ADC_Start_DMA+0x214>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d11b      	bne.n	80031f8 <HAL_ADC_Start_DMA+0x1f0>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d114      	bne.n	80031f8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80031dc:	609a      	str	r2, [r3, #8]
 80031de:	e00b      	b.n	80031f8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e4:	f043 0210 	orr.w	r2, r3, #16
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f0:	f043 0201 	orr.w	r2, r3, #1
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3718      	adds	r7, #24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	20000000 	.word	0x20000000
 8003208:	431bde83 	.word	0x431bde83
 800320c:	40012300 	.word	0x40012300
 8003210:	080036dd 	.word	0x080036dd
 8003214:	08003797 	.word	0x08003797
 8003218:	080037b3 	.word	0x080037b3
 800321c:	40012000 	.word	0x40012000
 8003220:	40012100 	.word	0x40012100
 8003224:	40012200 	.word	0x40012200

08003228 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003236:	4618      	mov	r0, r3
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr

08003242 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003242:	b480      	push	{r7}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003272:	bf00      	nop
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
	...

08003280 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800328a:	2300      	movs	r3, #0
 800328c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003294:	2b01      	cmp	r3, #1
 8003296:	d101      	bne.n	800329c <HAL_ADC_ConfigChannel+0x1c>
 8003298:	2302      	movs	r3, #2
 800329a:	e113      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x244>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b09      	cmp	r3, #9
 80032aa:	d925      	bls.n	80032f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68d9      	ldr	r1, [r3, #12]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	461a      	mov	r2, r3
 80032ba:	4613      	mov	r3, r2
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	4413      	add	r3, r2
 80032c0:	3b1e      	subs	r3, #30
 80032c2:	2207      	movs	r2, #7
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43da      	mvns	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	400a      	ands	r2, r1
 80032d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68d9      	ldr	r1, [r3, #12]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	4618      	mov	r0, r3
 80032e4:	4603      	mov	r3, r0
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	4403      	add	r3, r0
 80032ea:	3b1e      	subs	r3, #30
 80032ec:	409a      	lsls	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	430a      	orrs	r2, r1
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	e022      	b.n	800333e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6919      	ldr	r1, [r3, #16]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	b29b      	uxth	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	4613      	mov	r3, r2
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	4413      	add	r3, r2
 800330c:	2207      	movs	r2, #7
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43da      	mvns	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	400a      	ands	r2, r1
 800331a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6919      	ldr	r1, [r3, #16]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	689a      	ldr	r2, [r3, #8]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	b29b      	uxth	r3, r3
 800332c:	4618      	mov	r0, r3
 800332e:	4603      	mov	r3, r0
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	4403      	add	r3, r0
 8003334:	409a      	lsls	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b06      	cmp	r3, #6
 8003344:	d824      	bhi.n	8003390 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685a      	ldr	r2, [r3, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	4413      	add	r3, r2
 8003356:	3b05      	subs	r3, #5
 8003358:	221f      	movs	r2, #31
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	43da      	mvns	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	400a      	ands	r2, r1
 8003366:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	b29b      	uxth	r3, r3
 8003374:	4618      	mov	r0, r3
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	3b05      	subs	r3, #5
 8003382:	fa00 f203 	lsl.w	r2, r0, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	635a      	str	r2, [r3, #52]	@ 0x34
 800338e:	e04c      	b.n	800342a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	2b0c      	cmp	r3, #12
 8003396:	d824      	bhi.n	80033e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	3b23      	subs	r3, #35	@ 0x23
 80033aa:	221f      	movs	r2, #31
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43da      	mvns	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	400a      	ands	r2, r1
 80033b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	4618      	mov	r0, r3
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	4613      	mov	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	4413      	add	r3, r2
 80033d2:	3b23      	subs	r3, #35	@ 0x23
 80033d4:	fa00 f203 	lsl.w	r2, r0, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	631a      	str	r2, [r3, #48]	@ 0x30
 80033e0:	e023      	b.n	800342a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	4613      	mov	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	4413      	add	r3, r2
 80033f2:	3b41      	subs	r3, #65	@ 0x41
 80033f4:	221f      	movs	r2, #31
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	43da      	mvns	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	400a      	ands	r2, r1
 8003402:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	b29b      	uxth	r3, r3
 8003410:	4618      	mov	r0, r3
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	4613      	mov	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	3b41      	subs	r3, #65	@ 0x41
 800341e:	fa00 f203 	lsl.w	r2, r0, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	430a      	orrs	r2, r1
 8003428:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800342a:	4b29      	ldr	r3, [pc, #164]	@ (80034d0 <HAL_ADC_ConfigChannel+0x250>)
 800342c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a28      	ldr	r2, [pc, #160]	@ (80034d4 <HAL_ADC_ConfigChannel+0x254>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d10f      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x1d8>
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2b12      	cmp	r3, #18
 800343e:	d10b      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a1d      	ldr	r2, [pc, #116]	@ (80034d4 <HAL_ADC_ConfigChannel+0x254>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d12b      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x23a>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a1c      	ldr	r2, [pc, #112]	@ (80034d8 <HAL_ADC_ConfigChannel+0x258>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d003      	beq.n	8003474 <HAL_ADC_ConfigChannel+0x1f4>
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b11      	cmp	r3, #17
 8003472:	d122      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a11      	ldr	r2, [pc, #68]	@ (80034d8 <HAL_ADC_ConfigChannel+0x258>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d111      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003496:	4b11      	ldr	r3, [pc, #68]	@ (80034dc <HAL_ADC_ConfigChannel+0x25c>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a11      	ldr	r2, [pc, #68]	@ (80034e0 <HAL_ADC_ConfigChannel+0x260>)
 800349c:	fba2 2303 	umull	r2, r3, r2, r3
 80034a0:	0c9a      	lsrs	r2, r3, #18
 80034a2:	4613      	mov	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034ac:	e002      	b.n	80034b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	3b01      	subs	r3, #1
 80034b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1f9      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	40012300 	.word	0x40012300
 80034d4:	40012000 	.word	0x40012000
 80034d8:	10000012 	.word	0x10000012
 80034dc:	20000000 	.word	0x20000000
 80034e0:	431bde83 	.word	0x431bde83

080034e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034ec:	4b79      	ldr	r3, [pc, #484]	@ (80036d4 <ADC_Init+0x1f0>)
 80034ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	431a      	orrs	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003518:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6859      	ldr	r1, [r3, #4]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	021a      	lsls	r2, r3, #8
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800353c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6859      	ldr	r1, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800355e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6899      	ldr	r1, [r3, #8]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68da      	ldr	r2, [r3, #12]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003576:	4a58      	ldr	r2, [pc, #352]	@ (80036d8 <ADC_Init+0x1f4>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d022      	beq.n	80035c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689a      	ldr	r2, [r3, #8]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800358a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6899      	ldr	r1, [r3, #8]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80035ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	6899      	ldr	r1, [r3, #8]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	609a      	str	r2, [r3, #8]
 80035c0:	e00f      	b.n	80035e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80035e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0202 	bic.w	r2, r2, #2
 80035f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	6899      	ldr	r1, [r3, #8]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	7e1b      	ldrb	r3, [r3, #24]
 80035fc:	005a      	lsls	r2, r3, #1
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 3020 	ldrb.w	r3, [r3, #32]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d01b      	beq.n	8003648 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800361e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800362e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6859      	ldr	r1, [r3, #4]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363a:	3b01      	subs	r3, #1
 800363c:	035a      	lsls	r2, r3, #13
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	605a      	str	r2, [r3, #4]
 8003646:	e007      	b.n	8003658 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003656:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003666:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	3b01      	subs	r3, #1
 8003674:	051a      	lsls	r2, r3, #20
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	430a      	orrs	r2, r1
 800367c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800368c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	6899      	ldr	r1, [r3, #8]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800369a:	025a      	lsls	r2, r3, #9
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6899      	ldr	r1, [r3, #8]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	029a      	lsls	r2, r3, #10
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	430a      	orrs	r2, r1
 80036c6:	609a      	str	r2, [r3, #8]
}
 80036c8:	bf00      	nop
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	40012300 	.word	0x40012300
 80036d8:	0f000001 	.word	0x0f000001

080036dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d13c      	bne.n	8003770 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d12b      	bne.n	8003768 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003714:	2b00      	cmp	r3, #0
 8003716:	d127      	bne.n	8003768 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003722:	2b00      	cmp	r3, #0
 8003724:	d006      	beq.n	8003734 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003730:	2b00      	cmp	r3, #0
 8003732:	d119      	bne.n	8003768 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0220 	bic.w	r2, r2, #32
 8003742:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003748:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003754:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d105      	bne.n	8003768 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	f043 0201 	orr.w	r2, r3, #1
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f7ff fd6a 	bl	8003242 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800376e:	e00e      	b.n	800378e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003774:	f003 0310 	and.w	r3, r3, #16
 8003778:	2b00      	cmp	r3, #0
 800377a:	d003      	beq.n	8003784 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f7ff fd74 	bl	800326a <HAL_ADC_ErrorCallback>
}
 8003782:	e004      	b.n	800378e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	4798      	blx	r3
}
 800378e:	bf00      	nop
 8003790:	3710      	adds	r7, #16
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b084      	sub	sp, #16
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f7ff fd56 	bl	8003256 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037aa:	bf00      	nop
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b084      	sub	sp, #16
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037be:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2240      	movs	r2, #64	@ 0x40
 80037c4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ca:	f043 0204 	orr.w	r2, r3, #4
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f7ff fd49 	bl	800326a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037d8:	bf00      	nop
 80037da:	3710      	adds	r7, #16
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003824 <__NVIC_SetPriorityGrouping+0x44>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037fc:	4013      	ands	r3, r2
 80037fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003808:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800380c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003812:	4a04      	ldr	r2, [pc, #16]	@ (8003824 <__NVIC_SetPriorityGrouping+0x44>)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	60d3      	str	r3, [r2, #12]
}
 8003818:	bf00      	nop
 800381a:	3714      	adds	r7, #20
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr
 8003824:	e000ed00 	.word	0xe000ed00

08003828 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800382c:	4b04      	ldr	r3, [pc, #16]	@ (8003840 <__NVIC_GetPriorityGrouping+0x18>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	0a1b      	lsrs	r3, r3, #8
 8003832:	f003 0307 	and.w	r3, r3, #7
}
 8003836:	4618      	mov	r0, r3
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr
 8003840:	e000ed00 	.word	0xe000ed00

08003844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	4603      	mov	r3, r0
 800384c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800384e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003852:	2b00      	cmp	r3, #0
 8003854:	db0b      	blt.n	800386e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003856:	79fb      	ldrb	r3, [r7, #7]
 8003858:	f003 021f 	and.w	r2, r3, #31
 800385c:	4907      	ldr	r1, [pc, #28]	@ (800387c <__NVIC_EnableIRQ+0x38>)
 800385e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003862:	095b      	lsrs	r3, r3, #5
 8003864:	2001      	movs	r0, #1
 8003866:	fa00 f202 	lsl.w	r2, r0, r2
 800386a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800386e:	bf00      	nop
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	e000e100 	.word	0xe000e100

08003880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	4603      	mov	r3, r0
 8003888:	6039      	str	r1, [r7, #0]
 800388a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800388c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003890:	2b00      	cmp	r3, #0
 8003892:	db0a      	blt.n	80038aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	b2da      	uxtb	r2, r3
 8003898:	490c      	ldr	r1, [pc, #48]	@ (80038cc <__NVIC_SetPriority+0x4c>)
 800389a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389e:	0112      	lsls	r2, r2, #4
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	440b      	add	r3, r1
 80038a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038a8:	e00a      	b.n	80038c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	4908      	ldr	r1, [pc, #32]	@ (80038d0 <__NVIC_SetPriority+0x50>)
 80038b0:	79fb      	ldrb	r3, [r7, #7]
 80038b2:	f003 030f 	and.w	r3, r3, #15
 80038b6:	3b04      	subs	r3, #4
 80038b8:	0112      	lsls	r2, r2, #4
 80038ba:	b2d2      	uxtb	r2, r2
 80038bc:	440b      	add	r3, r1
 80038be:	761a      	strb	r2, [r3, #24]
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr
 80038cc:	e000e100 	.word	0xe000e100
 80038d0:	e000ed00 	.word	0xe000ed00

080038d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b089      	sub	sp, #36	@ 0x24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	f1c3 0307 	rsb	r3, r3, #7
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	bf28      	it	cs
 80038f2:	2304      	movcs	r3, #4
 80038f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	3304      	adds	r3, #4
 80038fa:	2b06      	cmp	r3, #6
 80038fc:	d902      	bls.n	8003904 <NVIC_EncodePriority+0x30>
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	3b03      	subs	r3, #3
 8003902:	e000      	b.n	8003906 <NVIC_EncodePriority+0x32>
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003908:	f04f 32ff 	mov.w	r2, #4294967295
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43da      	mvns	r2, r3
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	401a      	ands	r2, r3
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800391c:	f04f 31ff 	mov.w	r1, #4294967295
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	fa01 f303 	lsl.w	r3, r1, r3
 8003926:	43d9      	mvns	r1, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800392c:	4313      	orrs	r3, r2
         );
}
 800392e:	4618      	mov	r0, r3
 8003930:	3724      	adds	r7, #36	@ 0x24
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
	...

0800393c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3b01      	subs	r3, #1
 8003948:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800394c:	d301      	bcc.n	8003952 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800394e:	2301      	movs	r3, #1
 8003950:	e00f      	b.n	8003972 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003952:	4a0a      	ldr	r2, [pc, #40]	@ (800397c <SysTick_Config+0x40>)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3b01      	subs	r3, #1
 8003958:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800395a:	210f      	movs	r1, #15
 800395c:	f04f 30ff 	mov.w	r0, #4294967295
 8003960:	f7ff ff8e 	bl	8003880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003964:	4b05      	ldr	r3, [pc, #20]	@ (800397c <SysTick_Config+0x40>)
 8003966:	2200      	movs	r2, #0
 8003968:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800396a:	4b04      	ldr	r3, [pc, #16]	@ (800397c <SysTick_Config+0x40>)
 800396c:	2207      	movs	r2, #7
 800396e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3708      	adds	r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	e000e010 	.word	0xe000e010

08003980 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f7ff ff29 	bl	80037e0 <__NVIC_SetPriorityGrouping>
}
 800398e:	bf00      	nop
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003996:	b580      	push	{r7, lr}
 8003998:	b086      	sub	sp, #24
 800399a:	af00      	add	r7, sp, #0
 800399c:	4603      	mov	r3, r0
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	607a      	str	r2, [r7, #4]
 80039a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039a4:	2300      	movs	r3, #0
 80039a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039a8:	f7ff ff3e 	bl	8003828 <__NVIC_GetPriorityGrouping>
 80039ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	68b9      	ldr	r1, [r7, #8]
 80039b2:	6978      	ldr	r0, [r7, #20]
 80039b4:	f7ff ff8e 	bl	80038d4 <NVIC_EncodePriority>
 80039b8:	4602      	mov	r2, r0
 80039ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039be:	4611      	mov	r1, r2
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7ff ff5d 	bl	8003880 <__NVIC_SetPriority>
}
 80039c6:	bf00      	nop
 80039c8:	3718      	adds	r7, #24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b082      	sub	sp, #8
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	4603      	mov	r3, r0
 80039d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039dc:	4618      	mov	r0, r3
 80039de:	f7ff ff31 	bl	8003844 <__NVIC_EnableIRQ>
}
 80039e2:	bf00      	nop
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b082      	sub	sp, #8
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f7ff ffa2 	bl	800393c <SysTick_Config>
 80039f8:	4603      	mov	r3, r0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b082      	sub	sp, #8
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e014      	b.n	8003a3e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	791b      	ldrb	r3, [r3, #4]
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d105      	bne.n	8003a2a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f7fe fe0d 	bl	8002644 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
 8003a4e:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e046      	b.n	8003ae8 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	795b      	ldrb	r3, [r3, #5]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d101      	bne.n	8003a66 <HAL_DAC_Start+0x20>
 8003a62:	2302      	movs	r3, #2
 8003a64:	e040      	b.n	8003ae8 <HAL_DAC_Start+0xa2>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6819      	ldr	r1, [r3, #0]
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	f003 0310 	and.w	r3, r3, #16
 8003a7e:	2201      	movs	r2, #1
 8003a80:	409a      	lsls	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	430a      	orrs	r2, r1
 8003a88:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d10f      	bne.n	8003ab0 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8003a9a:	2b3c      	cmp	r3, #60	@ 0x3c
 8003a9c:	d11d      	bne.n	8003ada <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f042 0201 	orr.w	r2, r2, #1
 8003aac:	605a      	str	r2, [r3, #4]
 8003aae:	e014      	b.n	8003ada <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	213c      	movs	r1, #60	@ 0x3c
 8003ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d107      	bne.n	8003ada <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	685a      	ldr	r2, [r3, #4]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f042 0202 	orr.w	r2, r2, #2
 8003ad8:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b087      	sub	sp, #28
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
 8003b00:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e015      	b.n	8003b3c <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d105      	bne.n	8003b28 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003b1c:	697a      	ldr	r2, [r7, #20]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4413      	add	r3, r2
 8003b22:	3308      	adds	r3, #8
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	e004      	b.n	8003b32 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	3314      	adds	r3, #20
 8003b30:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	461a      	mov	r2, r3
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	371c      	adds	r7, #28
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <HAL_DAC_GetValue>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(const DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t result = 0;
 8003b52:	2300      	movs	r3, #0
 8003b54:	60fb      	str	r3, [r7, #12]
  assert_param(hdac != NULL);

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  if (Channel == DAC_CHANNEL_1)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d104      	bne.n	8003b66 <HAL_DAC_GetValue+0x1e>
  {
    result = hdac->Instance->DOR1;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	e003      	b.n	8003b6e <HAL_DAC_GetValue+0x26>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    result = hdac->Instance->DOR2;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6c:	60fb      	str	r3, [r7, #12]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  /* Returns the DAC channel data output register value */
  return result;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3714      	adds	r7, #20
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b089      	sub	sp, #36	@ 0x24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d002      	beq.n	8003b98 <HAL_DAC_ConfigChannel+0x1c>
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e042      	b.n	8003c22 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	795b      	ldrb	r3, [r3, #5]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_DAC_ConfigChannel+0x2c>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e03c      	b.n	8003c22 <HAL_DAC_ConfigChannel+0xa6>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2201      	movs	r2, #1
 8003bac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f003 0310 	and.w	r3, r3, #16
 8003bc2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003bc6:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003bca:	43db      	mvns	r3, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4013      	ands	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f003 0310 	and.w	r3, r3, #16
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6819      	ldr	r1, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f003 0310 	and.w	r3, r3, #16
 8003c04:	22c0      	movs	r2, #192	@ 0xc0
 8003c06:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0a:	43da      	mvns	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	400a      	ands	r2, r1
 8003c12:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2201      	movs	r2, #1
 8003c18:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003c20:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3724      	adds	r7, #36	@ 0x24
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
	...

08003c30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c3c:	f7fe ffe0 	bl	8002c00 <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e099      	b.n	8003d80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0201 	bic.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c6c:	e00f      	b.n	8003c8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c6e:	f7fe ffc7 	bl	8002c00 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b05      	cmp	r3, #5
 8003c7a:	d908      	bls.n	8003c8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2203      	movs	r2, #3
 8003c86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e078      	b.n	8003d80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1e8      	bne.n	8003c6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	4b38      	ldr	r3, [pc, #224]	@ (8003d88 <HAL_DMA_Init+0x158>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d107      	bne.n	8003cf8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f023 0307 	bic.w	r3, r3, #7
 8003d0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d117      	bne.n	8003d52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00e      	beq.n	8003d52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 fa6f 	bl	8004218 <DMA_CheckFifoParam>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d008      	beq.n	8003d52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2240      	movs	r2, #64	@ 0x40
 8003d44:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e016      	b.n	8003d80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 fa26 	bl	80041ac <DMA_CalcBaseAndBitshift>
 8003d60:	4603      	mov	r3, r0
 8003d62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d68:	223f      	movs	r2, #63	@ 0x3f
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	f010803f 	.word	0xf010803f

08003d8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
 8003d98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d101      	bne.n	8003db2 <HAL_DMA_Start_IT+0x26>
 8003dae:	2302      	movs	r3, #2
 8003db0:	e040      	b.n	8003e34 <HAL_DMA_Start_IT+0xa8>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d12f      	bne.n	8003e26 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2202      	movs	r2, #2
 8003dca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	68b9      	ldr	r1, [r7, #8]
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 f9b8 	bl	8004150 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003de4:	223f      	movs	r2, #63	@ 0x3f
 8003de6:	409a      	lsls	r2, r3
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0216 	orr.w	r2, r2, #22
 8003dfa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d007      	beq.n	8003e14 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0208 	orr.w	r2, r2, #8
 8003e12:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0201 	orr.w	r2, r2, #1
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	e005      	b.n	8003e32 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003e2e:	2302      	movs	r3, #2
 8003e30:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3718      	adds	r7, #24
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b086      	sub	sp, #24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e48:	4b8e      	ldr	r3, [pc, #568]	@ (8004084 <HAL_DMA_IRQHandler+0x248>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a8e      	ldr	r2, [pc, #568]	@ (8004088 <HAL_DMA_IRQHandler+0x24c>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	0a9b      	lsrs	r3, r3, #10
 8003e54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e66:	2208      	movs	r2, #8
 8003e68:	409a      	lsls	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d01a      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d013      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0204 	bic.w	r2, r2, #4
 8003e8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e94:	2208      	movs	r2, #8
 8003e96:	409a      	lsls	r2, r3
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea0:	f043 0201 	orr.w	r2, r3, #1
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eac:	2201      	movs	r2, #1
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d012      	beq.n	8003ede <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00b      	beq.n	8003ede <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eca:	2201      	movs	r2, #1
 8003ecc:	409a      	lsls	r2, r3
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ed6:	f043 0202 	orr.w	r2, r3, #2
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee2:	2204      	movs	r2, #4
 8003ee4:	409a      	lsls	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d012      	beq.n	8003f14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00b      	beq.n	8003f14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f00:	2204      	movs	r2, #4
 8003f02:	409a      	lsls	r2, r3
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0c:	f043 0204 	orr.w	r2, r3, #4
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f18:	2210      	movs	r2, #16
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d043      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d03c      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f36:	2210      	movs	r2, #16
 8003f38:	409a      	lsls	r2, r3
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d018      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d108      	bne.n	8003f6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d024      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	4798      	blx	r3
 8003f6a:	e01f      	b.n	8003fac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d01b      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	4798      	blx	r3
 8003f7c:	e016      	b.n	8003fac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d107      	bne.n	8003f9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0208 	bic.w	r2, r2, #8
 8003f9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	409a      	lsls	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 808f 	beq.w	80040dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8087 	beq.w	80040dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	409a      	lsls	r2, r3
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b05      	cmp	r3, #5
 8003fe4:	d136      	bne.n	8004054 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0216 	bic.w	r2, r2, #22
 8003ff4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	695a      	ldr	r2, [r3, #20]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004004:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400a:	2b00      	cmp	r3, #0
 800400c:	d103      	bne.n	8004016 <HAL_DMA_IRQHandler+0x1da>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004012:	2b00      	cmp	r3, #0
 8004014:	d007      	beq.n	8004026 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0208 	bic.w	r2, r2, #8
 8004024:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800402a:	223f      	movs	r2, #63	@ 0x3f
 800402c:	409a      	lsls	r2, r3
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004046:	2b00      	cmp	r3, #0
 8004048:	d07e      	beq.n	8004148 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	4798      	blx	r3
        }
        return;
 8004052:	e079      	b.n	8004148 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d01d      	beq.n	800409e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10d      	bne.n	800408c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004074:	2b00      	cmp	r3, #0
 8004076:	d031      	beq.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	4798      	blx	r3
 8004080:	e02c      	b.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
 8004082:	bf00      	nop
 8004084:	20000000 	.word	0x20000000
 8004088:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004090:	2b00      	cmp	r3, #0
 8004092:	d023      	beq.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	4798      	blx	r3
 800409c:	e01e      	b.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10f      	bne.n	80040cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0210 	bic.w	r2, r2, #16
 80040ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d032      	beq.n	800414a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d022      	beq.n	8004136 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2205      	movs	r2, #5
 80040f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f022 0201 	bic.w	r2, r2, #1
 8004106:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	3301      	adds	r3, #1
 800410c:	60bb      	str	r3, [r7, #8]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	429a      	cmp	r2, r3
 8004112:	d307      	bcc.n	8004124 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1f2      	bne.n	8004108 <HAL_DMA_IRQHandler+0x2cc>
 8004122:	e000      	b.n	8004126 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004124:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	4798      	blx	r3
 8004146:	e000      	b.n	800414a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004148:	bf00      	nop
    }
  }
}
 800414a:	3718      	adds	r7, #24
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]
 800415c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800416c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	2b40      	cmp	r3, #64	@ 0x40
 800417c:	d108      	bne.n	8004190 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68ba      	ldr	r2, [r7, #8]
 800418c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800418e:	e007      	b.n	80041a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68ba      	ldr	r2, [r7, #8]
 8004196:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	60da      	str	r2, [r3, #12]
}
 80041a0:	bf00      	nop
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	3b10      	subs	r3, #16
 80041bc:	4a14      	ldr	r2, [pc, #80]	@ (8004210 <DMA_CalcBaseAndBitshift+0x64>)
 80041be:	fba2 2303 	umull	r2, r3, r2, r3
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041c6:	4a13      	ldr	r2, [pc, #76]	@ (8004214 <DMA_CalcBaseAndBitshift+0x68>)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4413      	add	r3, r2
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	461a      	mov	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	d909      	bls.n	80041ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041e2:	f023 0303 	bic.w	r3, r3, #3
 80041e6:	1d1a      	adds	r2, r3, #4
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80041ec:	e007      	b.n	80041fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041f6:	f023 0303 	bic.w	r3, r3, #3
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004202:	4618      	mov	r0, r3
 8004204:	3714      	adds	r7, #20
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	aaaaaaab 	.word	0xaaaaaaab
 8004214:	0800a8c4 	.word	0x0800a8c4

08004218 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004220:	2300      	movs	r3, #0
 8004222:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004228:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d11f      	bne.n	8004272 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b03      	cmp	r3, #3
 8004236:	d856      	bhi.n	80042e6 <DMA_CheckFifoParam+0xce>
 8004238:	a201      	add	r2, pc, #4	@ (adr r2, 8004240 <DMA_CheckFifoParam+0x28>)
 800423a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800423e:	bf00      	nop
 8004240:	08004251 	.word	0x08004251
 8004244:	08004263 	.word	0x08004263
 8004248:	08004251 	.word	0x08004251
 800424c:	080042e7 	.word	0x080042e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004254:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d046      	beq.n	80042ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004260:	e043      	b.n	80042ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004266:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800426a:	d140      	bne.n	80042ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004270:	e03d      	b.n	80042ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800427a:	d121      	bne.n	80042c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2b03      	cmp	r3, #3
 8004280:	d837      	bhi.n	80042f2 <DMA_CheckFifoParam+0xda>
 8004282:	a201      	add	r2, pc, #4	@ (adr r2, 8004288 <DMA_CheckFifoParam+0x70>)
 8004284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004288:	08004299 	.word	0x08004299
 800428c:	0800429f 	.word	0x0800429f
 8004290:	08004299 	.word	0x08004299
 8004294:	080042b1 	.word	0x080042b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	73fb      	strb	r3, [r7, #15]
      break;
 800429c:	e030      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d025      	beq.n	80042f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042ae:	e022      	b.n	80042f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042b8:	d11f      	bne.n	80042fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042be:	e01c      	b.n	80042fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d903      	bls.n	80042ce <DMA_CheckFifoParam+0xb6>
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b03      	cmp	r3, #3
 80042ca:	d003      	beq.n	80042d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042cc:	e018      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	73fb      	strb	r3, [r7, #15]
      break;
 80042d2:	e015      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00e      	beq.n	80042fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	73fb      	strb	r3, [r7, #15]
      break;
 80042e4:	e00b      	b.n	80042fe <DMA_CheckFifoParam+0xe6>
      break;
 80042e6:	bf00      	nop
 80042e8:	e00a      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042ea:	bf00      	nop
 80042ec:	e008      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042ee:	bf00      	nop
 80042f0:	e006      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042f2:	bf00      	nop
 80042f4:	e004      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042f6:	bf00      	nop
 80042f8:	e002      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;   
 80042fa:	bf00      	nop
 80042fc:	e000      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042fe:	bf00      	nop
    }
  } 
  
  return status; 
 8004300:	7bfb      	ldrb	r3, [r7, #15]
}
 8004302:	4618      	mov	r0, r3
 8004304:	3714      	adds	r7, #20
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop

08004310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004310:	b480      	push	{r7}
 8004312:	b089      	sub	sp, #36	@ 0x24
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800431a:	2300      	movs	r3, #0
 800431c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800431e:	2300      	movs	r3, #0
 8004320:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004322:	2300      	movs	r3, #0
 8004324:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004326:	2300      	movs	r3, #0
 8004328:	61fb      	str	r3, [r7, #28]
 800432a:	e165      	b.n	80045f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800432c:	2201      	movs	r2, #1
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4013      	ands	r3, r2
 800433e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	429a      	cmp	r2, r3
 8004346:	f040 8154 	bne.w	80045f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	2b01      	cmp	r3, #1
 8004354:	d005      	beq.n	8004362 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800435e:	2b02      	cmp	r3, #2
 8004360:	d130      	bne.n	80043c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	2203      	movs	r2, #3
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	4013      	ands	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	68da      	ldr	r2, [r3, #12]
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	4313      	orrs	r3, r2
 800438a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004398:	2201      	movs	r2, #1
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	fa02 f303 	lsl.w	r3, r2, r3
 80043a0:	43db      	mvns	r3, r3
 80043a2:	69ba      	ldr	r2, [r7, #24]
 80043a4:	4013      	ands	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	091b      	lsrs	r3, r3, #4
 80043ae:	f003 0201 	and.w	r2, r3, #1
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f003 0303 	and.w	r3, r3, #3
 80043cc:	2b03      	cmp	r3, #3
 80043ce:	d017      	beq.n	8004400 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	2203      	movs	r2, #3
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	43db      	mvns	r3, r3
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	4013      	ands	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f003 0303 	and.w	r3, r3, #3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d123      	bne.n	8004454 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	08da      	lsrs	r2, r3, #3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	3208      	adds	r2, #8
 8004414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004418:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	220f      	movs	r2, #15
 8004424:	fa02 f303 	lsl.w	r3, r2, r3
 8004428:	43db      	mvns	r3, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4013      	ands	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	691a      	ldr	r2, [r3, #16]
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4313      	orrs	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	08da      	lsrs	r2, r3, #3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	3208      	adds	r2, #8
 800444e:	69b9      	ldr	r1, [r7, #24]
 8004450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	2203      	movs	r2, #3
 8004460:	fa02 f303 	lsl.w	r3, r2, r3
 8004464:	43db      	mvns	r3, r3
 8004466:	69ba      	ldr	r2, [r7, #24]
 8004468:	4013      	ands	r3, r2
 800446a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f003 0203 	and.w	r2, r3, #3
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	005b      	lsls	r3, r3, #1
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	4313      	orrs	r3, r2
 8004480:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004490:	2b00      	cmp	r3, #0
 8004492:	f000 80ae 	beq.w	80045f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004496:	2300      	movs	r3, #0
 8004498:	60fb      	str	r3, [r7, #12]
 800449a:	4b5d      	ldr	r3, [pc, #372]	@ (8004610 <HAL_GPIO_Init+0x300>)
 800449c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449e:	4a5c      	ldr	r2, [pc, #368]	@ (8004610 <HAL_GPIO_Init+0x300>)
 80044a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80044a6:	4b5a      	ldr	r3, [pc, #360]	@ (8004610 <HAL_GPIO_Init+0x300>)
 80044a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044ae:	60fb      	str	r3, [r7, #12]
 80044b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044b2:	4a58      	ldr	r2, [pc, #352]	@ (8004614 <HAL_GPIO_Init+0x304>)
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	089b      	lsrs	r3, r3, #2
 80044b8:	3302      	adds	r3, #2
 80044ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	220f      	movs	r2, #15
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	43db      	mvns	r3, r3
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	4013      	ands	r3, r2
 80044d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a4f      	ldr	r2, [pc, #316]	@ (8004618 <HAL_GPIO_Init+0x308>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d025      	beq.n	800452a <HAL_GPIO_Init+0x21a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a4e      	ldr	r2, [pc, #312]	@ (800461c <HAL_GPIO_Init+0x30c>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d01f      	beq.n	8004526 <HAL_GPIO_Init+0x216>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a4d      	ldr	r2, [pc, #308]	@ (8004620 <HAL_GPIO_Init+0x310>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d019      	beq.n	8004522 <HAL_GPIO_Init+0x212>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a4c      	ldr	r2, [pc, #304]	@ (8004624 <HAL_GPIO_Init+0x314>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d013      	beq.n	800451e <HAL_GPIO_Init+0x20e>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a4b      	ldr	r2, [pc, #300]	@ (8004628 <HAL_GPIO_Init+0x318>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d00d      	beq.n	800451a <HAL_GPIO_Init+0x20a>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a4a      	ldr	r2, [pc, #296]	@ (800462c <HAL_GPIO_Init+0x31c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d007      	beq.n	8004516 <HAL_GPIO_Init+0x206>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a49      	ldr	r2, [pc, #292]	@ (8004630 <HAL_GPIO_Init+0x320>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d101      	bne.n	8004512 <HAL_GPIO_Init+0x202>
 800450e:	2306      	movs	r3, #6
 8004510:	e00c      	b.n	800452c <HAL_GPIO_Init+0x21c>
 8004512:	2307      	movs	r3, #7
 8004514:	e00a      	b.n	800452c <HAL_GPIO_Init+0x21c>
 8004516:	2305      	movs	r3, #5
 8004518:	e008      	b.n	800452c <HAL_GPIO_Init+0x21c>
 800451a:	2304      	movs	r3, #4
 800451c:	e006      	b.n	800452c <HAL_GPIO_Init+0x21c>
 800451e:	2303      	movs	r3, #3
 8004520:	e004      	b.n	800452c <HAL_GPIO_Init+0x21c>
 8004522:	2302      	movs	r3, #2
 8004524:	e002      	b.n	800452c <HAL_GPIO_Init+0x21c>
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <HAL_GPIO_Init+0x21c>
 800452a:	2300      	movs	r3, #0
 800452c:	69fa      	ldr	r2, [r7, #28]
 800452e:	f002 0203 	and.w	r2, r2, #3
 8004532:	0092      	lsls	r2, r2, #2
 8004534:	4093      	lsls	r3, r2
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	4313      	orrs	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800453c:	4935      	ldr	r1, [pc, #212]	@ (8004614 <HAL_GPIO_Init+0x304>)
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	089b      	lsrs	r3, r3, #2
 8004542:	3302      	adds	r3, #2
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800454a:	4b3a      	ldr	r3, [pc, #232]	@ (8004634 <HAL_GPIO_Init+0x324>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	43db      	mvns	r3, r3
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	4013      	ands	r3, r2
 8004558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	4313      	orrs	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800456e:	4a31      	ldr	r2, [pc, #196]	@ (8004634 <HAL_GPIO_Init+0x324>)
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004574:	4b2f      	ldr	r3, [pc, #188]	@ (8004634 <HAL_GPIO_Init+0x324>)
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	43db      	mvns	r3, r3
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	4013      	ands	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	4313      	orrs	r3, r2
 8004596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004598:	4a26      	ldr	r2, [pc, #152]	@ (8004634 <HAL_GPIO_Init+0x324>)
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800459e:	4b25      	ldr	r3, [pc, #148]	@ (8004634 <HAL_GPIO_Init+0x324>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	43db      	mvns	r3, r3
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	4013      	ands	r3, r2
 80045ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	4313      	orrs	r3, r2
 80045c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004634 <HAL_GPIO_Init+0x324>)
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004634 <HAL_GPIO_Init+0x324>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	43db      	mvns	r3, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4013      	ands	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80045e4:	69ba      	ldr	r2, [r7, #24]
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045ec:	4a11      	ldr	r2, [pc, #68]	@ (8004634 <HAL_GPIO_Init+0x324>)
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3301      	adds	r3, #1
 80045f6:	61fb      	str	r3, [r7, #28]
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	2b0f      	cmp	r3, #15
 80045fc:	f67f ae96 	bls.w	800432c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004600:	bf00      	nop
 8004602:	bf00      	nop
 8004604:	3724      	adds	r7, #36	@ 0x24
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	40023800 	.word	0x40023800
 8004614:	40013800 	.word	0x40013800
 8004618:	40020000 	.word	0x40020000
 800461c:	40020400 	.word	0x40020400
 8004620:	40020800 	.word	0x40020800
 8004624:	40020c00 	.word	0x40020c00
 8004628:	40021000 	.word	0x40021000
 800462c:	40021400 	.word	0x40021400
 8004630:	40021800 	.word	0x40021800
 8004634:	40013c00 	.word	0x40013c00

08004638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	460b      	mov	r3, r1
 8004642:	807b      	strh	r3, [r7, #2]
 8004644:	4613      	mov	r3, r2
 8004646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004648:	787b      	ldrb	r3, [r7, #1]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d003      	beq.n	8004656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800464e:	887a      	ldrh	r2, [r7, #2]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004654:	e003      	b.n	800465e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004656:	887b      	ldrh	r3, [r7, #2]
 8004658:	041a      	lsls	r2, r3, #16
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	619a      	str	r2, [r3, #24]
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
	...

0800466c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e0cc      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004680:	4b68      	ldr	r3, [pc, #416]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 030f 	and.w	r3, r3, #15
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	429a      	cmp	r2, r3
 800468c:	d90c      	bls.n	80046a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800468e:	4b65      	ldr	r3, [pc, #404]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004696:	4b63      	ldr	r3, [pc, #396]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d001      	beq.n	80046a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e0b8      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d020      	beq.n	80046f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d005      	beq.n	80046cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046c0:	4b59      	ldr	r3, [pc, #356]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	4a58      	ldr	r2, [pc, #352]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046d8:	4b53      	ldr	r3, [pc, #332]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	4a52      	ldr	r2, [pc, #328]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046e4:	4b50      	ldr	r3, [pc, #320]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	494d      	ldr	r1, [pc, #308]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d044      	beq.n	800478c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d107      	bne.n	800471a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800470a:	4b47      	ldr	r3, [pc, #284]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d119      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e07f      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b02      	cmp	r3, #2
 8004720:	d003      	beq.n	800472a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004726:	2b03      	cmp	r3, #3
 8004728:	d107      	bne.n	800473a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472a:	4b3f      	ldr	r3, [pc, #252]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d109      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e06f      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800473a:	4b3b      	ldr	r3, [pc, #236]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e067      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800474a:	4b37      	ldr	r3, [pc, #220]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f023 0203 	bic.w	r2, r3, #3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	4934      	ldr	r1, [pc, #208]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 8004758:	4313      	orrs	r3, r2
 800475a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800475c:	f7fe fa50 	bl	8002c00 <HAL_GetTick>
 8004760:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004762:	e00a      	b.n	800477a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004764:	f7fe fa4c 	bl	8002c00 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004772:	4293      	cmp	r3, r2
 8004774:	d901      	bls.n	800477a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e04f      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477a:	4b2b      	ldr	r3, [pc, #172]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f003 020c 	and.w	r2, r3, #12
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	429a      	cmp	r2, r3
 800478a:	d1eb      	bne.n	8004764 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800478c:	4b25      	ldr	r3, [pc, #148]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 030f 	and.w	r3, r3, #15
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d20c      	bcs.n	80047b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479a:	4b22      	ldr	r3, [pc, #136]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047a2:	4b20      	ldr	r3, [pc, #128]	@ (8004824 <HAL_RCC_ClockConfig+0x1b8>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 030f 	and.w	r3, r3, #15
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d001      	beq.n	80047b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e032      	b.n	800481a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d008      	beq.n	80047d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047c0:	4b19      	ldr	r3, [pc, #100]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	4916      	ldr	r1, [pc, #88]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0308 	and.w	r3, r3, #8
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d009      	beq.n	80047f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047de:	4b12      	ldr	r3, [pc, #72]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	490e      	ldr	r1, [pc, #56]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047f2:	f000 f855 	bl	80048a0 <HAL_RCC_GetSysClockFreq>
 80047f6:	4602      	mov	r2, r0
 80047f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004828 <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	091b      	lsrs	r3, r3, #4
 80047fe:	f003 030f 	and.w	r3, r3, #15
 8004802:	490a      	ldr	r1, [pc, #40]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 8004804:	5ccb      	ldrb	r3, [r1, r3]
 8004806:	fa22 f303 	lsr.w	r3, r2, r3
 800480a:	4a09      	ldr	r2, [pc, #36]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 800480c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800480e:	4b09      	ldr	r3, [pc, #36]	@ (8004834 <HAL_RCC_ClockConfig+0x1c8>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4618      	mov	r0, r3
 8004814:	f7fe f9b0 	bl	8002b78 <HAL_InitTick>

  return HAL_OK;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	40023c00 	.word	0x40023c00
 8004828:	40023800 	.word	0x40023800
 800482c:	0800a8ac 	.word	0x0800a8ac
 8004830:	20000000 	.word	0x20000000
 8004834:	20000004 	.word	0x20000004

08004838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800483c:	4b03      	ldr	r3, [pc, #12]	@ (800484c <HAL_RCC_GetHCLKFreq+0x14>)
 800483e:	681b      	ldr	r3, [r3, #0]
}
 8004840:	4618      	mov	r0, r3
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	20000000 	.word	0x20000000

08004850 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004854:	f7ff fff0 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 8004858:	4602      	mov	r2, r0
 800485a:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <HAL_RCC_GetPCLK1Freq+0x20>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	0a9b      	lsrs	r3, r3, #10
 8004860:	f003 0307 	and.w	r3, r3, #7
 8004864:	4903      	ldr	r1, [pc, #12]	@ (8004874 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004866:	5ccb      	ldrb	r3, [r1, r3]
 8004868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800486c:	4618      	mov	r0, r3
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40023800 	.word	0x40023800
 8004874:	0800a8bc 	.word	0x0800a8bc

08004878 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800487c:	f7ff ffdc 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 8004880:	4602      	mov	r2, r0
 8004882:	4b05      	ldr	r3, [pc, #20]	@ (8004898 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	0b5b      	lsrs	r3, r3, #13
 8004888:	f003 0307 	and.w	r3, r3, #7
 800488c:	4903      	ldr	r1, [pc, #12]	@ (800489c <HAL_RCC_GetPCLK2Freq+0x24>)
 800488e:	5ccb      	ldrb	r3, [r1, r3]
 8004890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004894:	4618      	mov	r0, r3
 8004896:	bd80      	pop	{r7, pc}
 8004898:	40023800 	.word	0x40023800
 800489c:	0800a8bc 	.word	0x0800a8bc

080048a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048a4:	b0ae      	sub	sp, #184	@ 0xb8
 80048a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048a8:	2300      	movs	r3, #0
 80048aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80048ae:	2300      	movs	r3, #0
 80048b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80048b4:	2300      	movs	r3, #0
 80048b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80048ba:	2300      	movs	r3, #0
 80048bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048c6:	4bcb      	ldr	r3, [pc, #812]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 030c 	and.w	r3, r3, #12
 80048ce:	2b0c      	cmp	r3, #12
 80048d0:	f200 8206 	bhi.w	8004ce0 <HAL_RCC_GetSysClockFreq+0x440>
 80048d4:	a201      	add	r2, pc, #4	@ (adr r2, 80048dc <HAL_RCC_GetSysClockFreq+0x3c>)
 80048d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048da:	bf00      	nop
 80048dc:	08004911 	.word	0x08004911
 80048e0:	08004ce1 	.word	0x08004ce1
 80048e4:	08004ce1 	.word	0x08004ce1
 80048e8:	08004ce1 	.word	0x08004ce1
 80048ec:	08004919 	.word	0x08004919
 80048f0:	08004ce1 	.word	0x08004ce1
 80048f4:	08004ce1 	.word	0x08004ce1
 80048f8:	08004ce1 	.word	0x08004ce1
 80048fc:	08004921 	.word	0x08004921
 8004900:	08004ce1 	.word	0x08004ce1
 8004904:	08004ce1 	.word	0x08004ce1
 8004908:	08004ce1 	.word	0x08004ce1
 800490c:	08004b11 	.word	0x08004b11
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004910:	4bb9      	ldr	r3, [pc, #740]	@ (8004bf8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004912:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004916:	e1e7      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004918:	4bb8      	ldr	r3, [pc, #736]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0x35c>)
 800491a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800491e:	e1e3      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004920:	4bb4      	ldr	r3, [pc, #720]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004928:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800492c:	4bb1      	ldr	r3, [pc, #708]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d071      	beq.n	8004a1c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004938:	4bae      	ldr	r3, [pc, #696]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	099b      	lsrs	r3, r3, #6
 800493e:	2200      	movs	r2, #0
 8004940:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004944:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004948:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800494c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004950:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004954:	2300      	movs	r3, #0
 8004956:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800495a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800495e:	4622      	mov	r2, r4
 8004960:	462b      	mov	r3, r5
 8004962:	f04f 0000 	mov.w	r0, #0
 8004966:	f04f 0100 	mov.w	r1, #0
 800496a:	0159      	lsls	r1, r3, #5
 800496c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004970:	0150      	lsls	r0, r2, #5
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	4621      	mov	r1, r4
 8004978:	1a51      	subs	r1, r2, r1
 800497a:	6439      	str	r1, [r7, #64]	@ 0x40
 800497c:	4629      	mov	r1, r5
 800497e:	eb63 0301 	sbc.w	r3, r3, r1
 8004982:	647b      	str	r3, [r7, #68]	@ 0x44
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	f04f 0300 	mov.w	r3, #0
 800498c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004990:	4649      	mov	r1, r9
 8004992:	018b      	lsls	r3, r1, #6
 8004994:	4641      	mov	r1, r8
 8004996:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800499a:	4641      	mov	r1, r8
 800499c:	018a      	lsls	r2, r1, #6
 800499e:	4641      	mov	r1, r8
 80049a0:	1a51      	subs	r1, r2, r1
 80049a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80049a4:	4649      	mov	r1, r9
 80049a6:	eb63 0301 	sbc.w	r3, r3, r1
 80049aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049ac:	f04f 0200 	mov.w	r2, #0
 80049b0:	f04f 0300 	mov.w	r3, #0
 80049b4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80049b8:	4649      	mov	r1, r9
 80049ba:	00cb      	lsls	r3, r1, #3
 80049bc:	4641      	mov	r1, r8
 80049be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049c2:	4641      	mov	r1, r8
 80049c4:	00ca      	lsls	r2, r1, #3
 80049c6:	4610      	mov	r0, r2
 80049c8:	4619      	mov	r1, r3
 80049ca:	4603      	mov	r3, r0
 80049cc:	4622      	mov	r2, r4
 80049ce:	189b      	adds	r3, r3, r2
 80049d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80049d2:	462b      	mov	r3, r5
 80049d4:	460a      	mov	r2, r1
 80049d6:	eb42 0303 	adc.w	r3, r2, r3
 80049da:	637b      	str	r3, [r7, #52]	@ 0x34
 80049dc:	f04f 0200 	mov.w	r2, #0
 80049e0:	f04f 0300 	mov.w	r3, #0
 80049e4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80049e8:	4629      	mov	r1, r5
 80049ea:	024b      	lsls	r3, r1, #9
 80049ec:	4621      	mov	r1, r4
 80049ee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80049f2:	4621      	mov	r1, r4
 80049f4:	024a      	lsls	r2, r1, #9
 80049f6:	4610      	mov	r0, r2
 80049f8:	4619      	mov	r1, r3
 80049fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049fe:	2200      	movs	r2, #0
 8004a00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a08:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004a0c:	f7fc f9ec 	bl	8000de8 <__aeabi_uldivmod>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4613      	mov	r3, r2
 8004a16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a1a:	e067      	b.n	8004aec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a1c:	4b75      	ldr	r3, [pc, #468]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	099b      	lsrs	r3, r3, #6
 8004a22:	2200      	movs	r2, #0
 8004a24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a28:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004a2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a36:	2300      	movs	r3, #0
 8004a38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a3a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004a3e:	4622      	mov	r2, r4
 8004a40:	462b      	mov	r3, r5
 8004a42:	f04f 0000 	mov.w	r0, #0
 8004a46:	f04f 0100 	mov.w	r1, #0
 8004a4a:	0159      	lsls	r1, r3, #5
 8004a4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a50:	0150      	lsls	r0, r2, #5
 8004a52:	4602      	mov	r2, r0
 8004a54:	460b      	mov	r3, r1
 8004a56:	4621      	mov	r1, r4
 8004a58:	1a51      	subs	r1, r2, r1
 8004a5a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004a5c:	4629      	mov	r1, r5
 8004a5e:	eb63 0301 	sbc.w	r3, r3, r1
 8004a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a64:	f04f 0200 	mov.w	r2, #0
 8004a68:	f04f 0300 	mov.w	r3, #0
 8004a6c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004a70:	4649      	mov	r1, r9
 8004a72:	018b      	lsls	r3, r1, #6
 8004a74:	4641      	mov	r1, r8
 8004a76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a7a:	4641      	mov	r1, r8
 8004a7c:	018a      	lsls	r2, r1, #6
 8004a7e:	4641      	mov	r1, r8
 8004a80:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a84:	4649      	mov	r1, r9
 8004a86:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a8a:	f04f 0200 	mov.w	r2, #0
 8004a8e:	f04f 0300 	mov.w	r3, #0
 8004a92:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a96:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a9e:	4692      	mov	sl, r2
 8004aa0:	469b      	mov	fp, r3
 8004aa2:	4623      	mov	r3, r4
 8004aa4:	eb1a 0303 	adds.w	r3, sl, r3
 8004aa8:	623b      	str	r3, [r7, #32]
 8004aaa:	462b      	mov	r3, r5
 8004aac:	eb4b 0303 	adc.w	r3, fp, r3
 8004ab0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ab2:	f04f 0200 	mov.w	r2, #0
 8004ab6:	f04f 0300 	mov.w	r3, #0
 8004aba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004abe:	4629      	mov	r1, r5
 8004ac0:	028b      	lsls	r3, r1, #10
 8004ac2:	4621      	mov	r1, r4
 8004ac4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ac8:	4621      	mov	r1, r4
 8004aca:	028a      	lsls	r2, r1, #10
 8004acc:	4610      	mov	r0, r2
 8004ace:	4619      	mov	r1, r3
 8004ad0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ad8:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ada:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004ade:	f7fc f983 	bl	8000de8 <__aeabi_uldivmod>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004aec:	4b41      	ldr	r3, [pc, #260]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	0c1b      	lsrs	r3, r3, #16
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	3301      	adds	r3, #1
 8004af8:	005b      	lsls	r3, r3, #1
 8004afa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004afe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004b0e:	e0eb      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b10:	4b38      	ldr	r3, [pc, #224]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b1c:	4b35      	ldr	r3, [pc, #212]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d06b      	beq.n	8004c00 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b28:	4b32      	ldr	r3, [pc, #200]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	099b      	lsrs	r3, r3, #6
 8004b2e:	2200      	movs	r2, #0
 8004b30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b40:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004b44:	4622      	mov	r2, r4
 8004b46:	462b      	mov	r3, r5
 8004b48:	f04f 0000 	mov.w	r0, #0
 8004b4c:	f04f 0100 	mov.w	r1, #0
 8004b50:	0159      	lsls	r1, r3, #5
 8004b52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b56:	0150      	lsls	r0, r2, #5
 8004b58:	4602      	mov	r2, r0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	4621      	mov	r1, r4
 8004b5e:	1a51      	subs	r1, r2, r1
 8004b60:	61b9      	str	r1, [r7, #24]
 8004b62:	4629      	mov	r1, r5
 8004b64:	eb63 0301 	sbc.w	r3, r3, r1
 8004b68:	61fb      	str	r3, [r7, #28]
 8004b6a:	f04f 0200 	mov.w	r2, #0
 8004b6e:	f04f 0300 	mov.w	r3, #0
 8004b72:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004b76:	4659      	mov	r1, fp
 8004b78:	018b      	lsls	r3, r1, #6
 8004b7a:	4651      	mov	r1, sl
 8004b7c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b80:	4651      	mov	r1, sl
 8004b82:	018a      	lsls	r2, r1, #6
 8004b84:	4651      	mov	r1, sl
 8004b86:	ebb2 0801 	subs.w	r8, r2, r1
 8004b8a:	4659      	mov	r1, fp
 8004b8c:	eb63 0901 	sbc.w	r9, r3, r1
 8004b90:	f04f 0200 	mov.w	r2, #0
 8004b94:	f04f 0300 	mov.w	r3, #0
 8004b98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ba0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ba4:	4690      	mov	r8, r2
 8004ba6:	4699      	mov	r9, r3
 8004ba8:	4623      	mov	r3, r4
 8004baa:	eb18 0303 	adds.w	r3, r8, r3
 8004bae:	613b      	str	r3, [r7, #16]
 8004bb0:	462b      	mov	r3, r5
 8004bb2:	eb49 0303 	adc.w	r3, r9, r3
 8004bb6:	617b      	str	r3, [r7, #20]
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	024b      	lsls	r3, r1, #9
 8004bc8:	4621      	mov	r1, r4
 8004bca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bce:	4621      	mov	r1, r4
 8004bd0:	024a      	lsls	r2, r1, #9
 8004bd2:	4610      	mov	r0, r2
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bda:	2200      	movs	r2, #0
 8004bdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004bde:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004be0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004be4:	f7fc f900 	bl	8000de8 <__aeabi_uldivmod>
 8004be8:	4602      	mov	r2, r0
 8004bea:	460b      	mov	r3, r1
 8004bec:	4613      	mov	r3, r2
 8004bee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bf2:	e065      	b.n	8004cc0 <HAL_RCC_GetSysClockFreq+0x420>
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	00f42400 	.word	0x00f42400
 8004bfc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c00:	4b3d      	ldr	r3, [pc, #244]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	099b      	lsrs	r3, r3, #6
 8004c06:	2200      	movs	r2, #0
 8004c08:	4618      	mov	r0, r3
 8004c0a:	4611      	mov	r1, r2
 8004c0c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c10:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c12:	2300      	movs	r3, #0
 8004c14:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c16:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004c1a:	4642      	mov	r2, r8
 8004c1c:	464b      	mov	r3, r9
 8004c1e:	f04f 0000 	mov.w	r0, #0
 8004c22:	f04f 0100 	mov.w	r1, #0
 8004c26:	0159      	lsls	r1, r3, #5
 8004c28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c2c:	0150      	lsls	r0, r2, #5
 8004c2e:	4602      	mov	r2, r0
 8004c30:	460b      	mov	r3, r1
 8004c32:	4641      	mov	r1, r8
 8004c34:	1a51      	subs	r1, r2, r1
 8004c36:	60b9      	str	r1, [r7, #8]
 8004c38:	4649      	mov	r1, r9
 8004c3a:	eb63 0301 	sbc.w	r3, r3, r1
 8004c3e:	60fb      	str	r3, [r7, #12]
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004c4c:	4659      	mov	r1, fp
 8004c4e:	018b      	lsls	r3, r1, #6
 8004c50:	4651      	mov	r1, sl
 8004c52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c56:	4651      	mov	r1, sl
 8004c58:	018a      	lsls	r2, r1, #6
 8004c5a:	4651      	mov	r1, sl
 8004c5c:	1a54      	subs	r4, r2, r1
 8004c5e:	4659      	mov	r1, fp
 8004c60:	eb63 0501 	sbc.w	r5, r3, r1
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	f04f 0300 	mov.w	r3, #0
 8004c6c:	00eb      	lsls	r3, r5, #3
 8004c6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c72:	00e2      	lsls	r2, r4, #3
 8004c74:	4614      	mov	r4, r2
 8004c76:	461d      	mov	r5, r3
 8004c78:	4643      	mov	r3, r8
 8004c7a:	18e3      	adds	r3, r4, r3
 8004c7c:	603b      	str	r3, [r7, #0]
 8004c7e:	464b      	mov	r3, r9
 8004c80:	eb45 0303 	adc.w	r3, r5, r3
 8004c84:	607b      	str	r3, [r7, #4]
 8004c86:	f04f 0200 	mov.w	r2, #0
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c92:	4629      	mov	r1, r5
 8004c94:	028b      	lsls	r3, r1, #10
 8004c96:	4621      	mov	r1, r4
 8004c98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c9c:	4621      	mov	r1, r4
 8004c9e:	028a      	lsls	r2, r1, #10
 8004ca0:	4610      	mov	r0, r2
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ca8:	2200      	movs	r2, #0
 8004caa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cac:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004cae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004cb2:	f7fc f899 	bl	8000de8 <__aeabi_uldivmod>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	460b      	mov	r3, r1
 8004cba:	4613      	mov	r3, r2
 8004cbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	0f1b      	lsrs	r3, r3, #28
 8004cc6:	f003 0307 	and.w	r3, r3, #7
 8004cca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004cce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004cd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004cde:	e003      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ce0:	4b06      	ldr	r3, [pc, #24]	@ (8004cfc <HAL_RCC_GetSysClockFreq+0x45c>)
 8004ce2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004ce6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ce8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	37b8      	adds	r7, #184	@ 0xb8
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cf6:	bf00      	nop
 8004cf8:	40023800 	.word	0x40023800
 8004cfc:	00f42400 	.word	0x00f42400

08004d00 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e28d      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f000 8083 	beq.w	8004e26 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d20:	4b94      	ldr	r3, [pc, #592]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f003 030c 	and.w	r3, r3, #12
 8004d28:	2b04      	cmp	r3, #4
 8004d2a:	d019      	beq.n	8004d60 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d2c:	4b91      	ldr	r3, [pc, #580]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f003 030c 	and.w	r3, r3, #12
        || \
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	d106      	bne.n	8004d46 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d38:	4b8e      	ldr	r3, [pc, #568]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d44:	d00c      	beq.n	8004d60 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d46:	4b8b      	ldr	r3, [pc, #556]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d4e:	2b0c      	cmp	r3, #12
 8004d50:	d112      	bne.n	8004d78 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d52:	4b88      	ldr	r3, [pc, #544]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d5e:	d10b      	bne.n	8004d78 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d60:	4b84      	ldr	r3, [pc, #528]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d05b      	beq.n	8004e24 <HAL_RCC_OscConfig+0x124>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d157      	bne.n	8004e24 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e25a      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d80:	d106      	bne.n	8004d90 <HAL_RCC_OscConfig+0x90>
 8004d82:	4b7c      	ldr	r3, [pc, #496]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a7b      	ldr	r2, [pc, #492]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d8c:	6013      	str	r3, [r2, #0]
 8004d8e:	e01d      	b.n	8004dcc <HAL_RCC_OscConfig+0xcc>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d98:	d10c      	bne.n	8004db4 <HAL_RCC_OscConfig+0xb4>
 8004d9a:	4b76      	ldr	r3, [pc, #472]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a75      	ldr	r2, [pc, #468]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004da0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004da4:	6013      	str	r3, [r2, #0]
 8004da6:	4b73      	ldr	r3, [pc, #460]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a72      	ldr	r2, [pc, #456]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db0:	6013      	str	r3, [r2, #0]
 8004db2:	e00b      	b.n	8004dcc <HAL_RCC_OscConfig+0xcc>
 8004db4:	4b6f      	ldr	r3, [pc, #444]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a6e      	ldr	r2, [pc, #440]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dbe:	6013      	str	r3, [r2, #0]
 8004dc0:	4b6c      	ldr	r3, [pc, #432]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a6b      	ldr	r2, [pc, #428]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004dc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d013      	beq.n	8004dfc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd4:	f7fd ff14 	bl	8002c00 <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ddc:	f7fd ff10 	bl	8002c00 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b64      	cmp	r3, #100	@ 0x64
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e21f      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dee:	4b61      	ldr	r3, [pc, #388]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d0f0      	beq.n	8004ddc <HAL_RCC_OscConfig+0xdc>
 8004dfa:	e014      	b.n	8004e26 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfc:	f7fd ff00 	bl	8002c00 <HAL_GetTick>
 8004e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e02:	e008      	b.n	8004e16 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e04:	f7fd fefc 	bl	8002c00 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b64      	cmp	r3, #100	@ 0x64
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e20b      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e16:	4b57      	ldr	r3, [pc, #348]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1f0      	bne.n	8004e04 <HAL_RCC_OscConfig+0x104>
 8004e22:	e000      	b.n	8004e26 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0302 	and.w	r3, r3, #2
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d06f      	beq.n	8004f12 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e32:	4b50      	ldr	r3, [pc, #320]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f003 030c 	and.w	r3, r3, #12
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d017      	beq.n	8004e6e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 030c 	and.w	r3, r3, #12
        || \
 8004e46:	2b08      	cmp	r3, #8
 8004e48:	d105      	bne.n	8004e56 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e4a:	4b4a      	ldr	r3, [pc, #296]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00b      	beq.n	8004e6e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e56:	4b47      	ldr	r3, [pc, #284]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e5e:	2b0c      	cmp	r3, #12
 8004e60:	d11c      	bne.n	8004e9c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e62:	4b44      	ldr	r3, [pc, #272]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d116      	bne.n	8004e9c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e6e:	4b41      	ldr	r3, [pc, #260]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d005      	beq.n	8004e86 <HAL_RCC_OscConfig+0x186>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d001      	beq.n	8004e86 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e1d3      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e86:	4b3b      	ldr	r3, [pc, #236]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4937      	ldr	r1, [pc, #220]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e9a:	e03a      	b.n	8004f12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d020      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ea4:	4b34      	ldr	r3, [pc, #208]	@ (8004f78 <HAL_RCC_OscConfig+0x278>)
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eaa:	f7fd fea9 	bl	8002c00 <HAL_GetTick>
 8004eae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eb0:	e008      	b.n	8004ec4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eb2:	f7fd fea5 	bl	8002c00 <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e1b4      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0f0      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed0:	4b28      	ldr	r3, [pc, #160]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	4925      	ldr	r1, [pc, #148]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	600b      	str	r3, [r1, #0]
 8004ee4:	e015      	b.n	8004f12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ee6:	4b24      	ldr	r3, [pc, #144]	@ (8004f78 <HAL_RCC_OscConfig+0x278>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eec:	f7fd fe88 	bl	8002c00 <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ef4:	f7fd fe84 	bl	8002c00 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e193      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f06:	4b1b      	ldr	r3, [pc, #108]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f0      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0308 	and.w	r3, r3, #8
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d036      	beq.n	8004f8c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d016      	beq.n	8004f54 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f26:	4b15      	ldr	r3, [pc, #84]	@ (8004f7c <HAL_RCC_OscConfig+0x27c>)
 8004f28:	2201      	movs	r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f2c:	f7fd fe68 	bl	8002c00 <HAL_GetTick>
 8004f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f32:	e008      	b.n	8004f46 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f34:	f7fd fe64 	bl	8002c00 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e173      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f46:	4b0b      	ldr	r3, [pc, #44]	@ (8004f74 <HAL_RCC_OscConfig+0x274>)
 8004f48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f4a:	f003 0302 	and.w	r3, r3, #2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0f0      	beq.n	8004f34 <HAL_RCC_OscConfig+0x234>
 8004f52:	e01b      	b.n	8004f8c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f54:	4b09      	ldr	r3, [pc, #36]	@ (8004f7c <HAL_RCC_OscConfig+0x27c>)
 8004f56:	2200      	movs	r2, #0
 8004f58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5a:	f7fd fe51 	bl	8002c00 <HAL_GetTick>
 8004f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f60:	e00e      	b.n	8004f80 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f62:	f7fd fe4d 	bl	8002c00 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d907      	bls.n	8004f80 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e15c      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
 8004f74:	40023800 	.word	0x40023800
 8004f78:	42470000 	.word	0x42470000
 8004f7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f80:	4b8a      	ldr	r3, [pc, #552]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8004f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d1ea      	bne.n	8004f62 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0304 	and.w	r3, r3, #4
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	f000 8097 	beq.w	80050c8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f9e:	4b83      	ldr	r3, [pc, #524]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8004fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10f      	bne.n	8004fca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004faa:	2300      	movs	r3, #0
 8004fac:	60bb      	str	r3, [r7, #8]
 8004fae:	4b7f      	ldr	r3, [pc, #508]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb2:	4a7e      	ldr	r2, [pc, #504]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8004fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fba:	4b7c      	ldr	r3, [pc, #496]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8004fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fc2:	60bb      	str	r3, [r7, #8]
 8004fc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fca:	4b79      	ldr	r3, [pc, #484]	@ (80051b0 <HAL_RCC_OscConfig+0x4b0>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d118      	bne.n	8005008 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fd6:	4b76      	ldr	r3, [pc, #472]	@ (80051b0 <HAL_RCC_OscConfig+0x4b0>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a75      	ldr	r2, [pc, #468]	@ (80051b0 <HAL_RCC_OscConfig+0x4b0>)
 8004fdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fe0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fe2:	f7fd fe0d 	bl	8002c00 <HAL_GetTick>
 8004fe6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe8:	e008      	b.n	8004ffc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fea:	f7fd fe09 	bl	8002c00 <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d901      	bls.n	8004ffc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e118      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ffc:	4b6c      	ldr	r3, [pc, #432]	@ (80051b0 <HAL_RCC_OscConfig+0x4b0>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0f0      	beq.n	8004fea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d106      	bne.n	800501e <HAL_RCC_OscConfig+0x31e>
 8005010:	4b66      	ldr	r3, [pc, #408]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005014:	4a65      	ldr	r2, [pc, #404]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005016:	f043 0301 	orr.w	r3, r3, #1
 800501a:	6713      	str	r3, [r2, #112]	@ 0x70
 800501c:	e01c      	b.n	8005058 <HAL_RCC_OscConfig+0x358>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	2b05      	cmp	r3, #5
 8005024:	d10c      	bne.n	8005040 <HAL_RCC_OscConfig+0x340>
 8005026:	4b61      	ldr	r3, [pc, #388]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800502a:	4a60      	ldr	r2, [pc, #384]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 800502c:	f043 0304 	orr.w	r3, r3, #4
 8005030:	6713      	str	r3, [r2, #112]	@ 0x70
 8005032:	4b5e      	ldr	r3, [pc, #376]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005036:	4a5d      	ldr	r2, [pc, #372]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005038:	f043 0301 	orr.w	r3, r3, #1
 800503c:	6713      	str	r3, [r2, #112]	@ 0x70
 800503e:	e00b      	b.n	8005058 <HAL_RCC_OscConfig+0x358>
 8005040:	4b5a      	ldr	r3, [pc, #360]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005044:	4a59      	ldr	r2, [pc, #356]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005046:	f023 0301 	bic.w	r3, r3, #1
 800504a:	6713      	str	r3, [r2, #112]	@ 0x70
 800504c:	4b57      	ldr	r3, [pc, #348]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 800504e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005050:	4a56      	ldr	r2, [pc, #344]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005052:	f023 0304 	bic.w	r3, r3, #4
 8005056:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d015      	beq.n	800508c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005060:	f7fd fdce 	bl	8002c00 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005066:	e00a      	b.n	800507e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005068:	f7fd fdca 	bl	8002c00 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005076:	4293      	cmp	r3, r2
 8005078:	d901      	bls.n	800507e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	e0d7      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800507e:	4b4b      	ldr	r3, [pc, #300]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d0ee      	beq.n	8005068 <HAL_RCC_OscConfig+0x368>
 800508a:	e014      	b.n	80050b6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800508c:	f7fd fdb8 	bl	8002c00 <HAL_GetTick>
 8005090:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005092:	e00a      	b.n	80050aa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005094:	f7fd fdb4 	bl	8002c00 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e0c1      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050aa:	4b40      	ldr	r3, [pc, #256]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 80050ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1ee      	bne.n	8005094 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050b6:	7dfb      	ldrb	r3, [r7, #23]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d105      	bne.n	80050c8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050bc:	4b3b      	ldr	r3, [pc, #236]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 80050be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c0:	4a3a      	ldr	r2, [pc, #232]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 80050c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f000 80ad 	beq.w	800522c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050d2:	4b36      	ldr	r3, [pc, #216]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f003 030c 	and.w	r3, r3, #12
 80050da:	2b08      	cmp	r3, #8
 80050dc:	d060      	beq.n	80051a0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d145      	bne.n	8005172 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050e6:	4b33      	ldr	r3, [pc, #204]	@ (80051b4 <HAL_RCC_OscConfig+0x4b4>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ec:	f7fd fd88 	bl	8002c00 <HAL_GetTick>
 80050f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050f4:	f7fd fd84 	bl	8002c00 <HAL_GetTick>
 80050f8:	4602      	mov	r2, r0
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e093      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005106:	4b29      	ldr	r3, [pc, #164]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1f0      	bne.n	80050f4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	69da      	ldr	r2, [r3, #28]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005120:	019b      	lsls	r3, r3, #6
 8005122:	431a      	orrs	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005128:	085b      	lsrs	r3, r3, #1
 800512a:	3b01      	subs	r3, #1
 800512c:	041b      	lsls	r3, r3, #16
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005134:	061b      	lsls	r3, r3, #24
 8005136:	431a      	orrs	r2, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513c:	071b      	lsls	r3, r3, #28
 800513e:	491b      	ldr	r1, [pc, #108]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005140:	4313      	orrs	r3, r2
 8005142:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005144:	4b1b      	ldr	r3, [pc, #108]	@ (80051b4 <HAL_RCC_OscConfig+0x4b4>)
 8005146:	2201      	movs	r2, #1
 8005148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800514a:	f7fd fd59 	bl	8002c00 <HAL_GetTick>
 800514e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005150:	e008      	b.n	8005164 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005152:	f7fd fd55 	bl	8002c00 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d901      	bls.n	8005164 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e064      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005164:	4b11      	ldr	r3, [pc, #68]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d0f0      	beq.n	8005152 <HAL_RCC_OscConfig+0x452>
 8005170:	e05c      	b.n	800522c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005172:	4b10      	ldr	r3, [pc, #64]	@ (80051b4 <HAL_RCC_OscConfig+0x4b4>)
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005178:	f7fd fd42 	bl	8002c00 <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005180:	f7fd fd3e 	bl	8002c00 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e04d      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005192:	4b06      	ldr	r3, [pc, #24]	@ (80051ac <HAL_RCC_OscConfig+0x4ac>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1f0      	bne.n	8005180 <HAL_RCC_OscConfig+0x480>
 800519e:	e045      	b.n	800522c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d107      	bne.n	80051b8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e040      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
 80051ac:	40023800 	.word	0x40023800
 80051b0:	40007000 	.word	0x40007000
 80051b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051b8:	4b1f      	ldr	r3, [pc, #124]	@ (8005238 <HAL_RCC_OscConfig+0x538>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d030      	beq.n	8005228 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d129      	bne.n	8005228 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051de:	429a      	cmp	r2, r3
 80051e0:	d122      	bne.n	8005228 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051e8:	4013      	ands	r3, r2
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d119      	bne.n	8005228 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fe:	085b      	lsrs	r3, r3, #1
 8005200:	3b01      	subs	r3, #1
 8005202:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005204:	429a      	cmp	r2, r3
 8005206:	d10f      	bne.n	8005228 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005212:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005214:	429a      	cmp	r2, r3
 8005216:	d107      	bne.n	8005228 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005222:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005224:	429a      	cmp	r2, r3
 8005226:	d001      	beq.n	800522c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e000      	b.n	800522e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3718      	adds	r7, #24
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	40023800 	.word	0x40023800

0800523c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d101      	bne.n	800524e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e041      	b.n	80052d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005254:	b2db      	uxtb	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	d106      	bne.n	8005268 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f7fd fa52 	bl	800270c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2202      	movs	r2, #2
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	3304      	adds	r3, #4
 8005278:	4619      	mov	r1, r3
 800527a:	4610      	mov	r0, r2
 800527c:	f000 f93e 	bl	80054fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3708      	adds	r7, #8
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b082      	sub	sp, #8
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e041      	b.n	8005370 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d106      	bne.n	8005306 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7fd f9e3 	bl	80026cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2202      	movs	r2, #2
 800530a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	3304      	adds	r3, #4
 8005316:	4619      	mov	r1, r3
 8005318:	4610      	mov	r0, r2
 800531a:	f000 f8ef 	bl	80054fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b086      	sub	sp, #24
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005384:	2300      	movs	r3, #0
 8005386:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800538e:	2b01      	cmp	r3, #1
 8005390:	d101      	bne.n	8005396 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005392:	2302      	movs	r3, #2
 8005394:	e0ae      	b.n	80054f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2b0c      	cmp	r3, #12
 80053a2:	f200 809f 	bhi.w	80054e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80053a6:	a201      	add	r2, pc, #4	@ (adr r2, 80053ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80053a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ac:	080053e1 	.word	0x080053e1
 80053b0:	080054e5 	.word	0x080054e5
 80053b4:	080054e5 	.word	0x080054e5
 80053b8:	080054e5 	.word	0x080054e5
 80053bc:	08005421 	.word	0x08005421
 80053c0:	080054e5 	.word	0x080054e5
 80053c4:	080054e5 	.word	0x080054e5
 80053c8:	080054e5 	.word	0x080054e5
 80053cc:	08005463 	.word	0x08005463
 80053d0:	080054e5 	.word	0x080054e5
 80053d4:	080054e5 	.word	0x080054e5
 80053d8:	080054e5 	.word	0x080054e5
 80053dc:	080054a3 	.word	0x080054a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68b9      	ldr	r1, [r7, #8]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f000 f934 	bl	8005654 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699a      	ldr	r2, [r3, #24]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f042 0208 	orr.w	r2, r2, #8
 80053fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	699a      	ldr	r2, [r3, #24]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0204 	bic.w	r2, r2, #4
 800540a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6999      	ldr	r1, [r3, #24]
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	430a      	orrs	r2, r1
 800541c:	619a      	str	r2, [r3, #24]
      break;
 800541e:	e064      	b.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68b9      	ldr	r1, [r7, #8]
 8005426:	4618      	mov	r0, r3
 8005428:	f000 f984 	bl	8005734 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	699a      	ldr	r2, [r3, #24]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800543a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800544a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6999      	ldr	r1, [r3, #24]
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	021a      	lsls	r2, r3, #8
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	619a      	str	r2, [r3, #24]
      break;
 8005460:	e043      	b.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68b9      	ldr	r1, [r7, #8]
 8005468:	4618      	mov	r0, r3
 800546a:	f000 f9d9 	bl	8005820 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	69da      	ldr	r2, [r3, #28]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f042 0208 	orr.w	r2, r2, #8
 800547c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	69da      	ldr	r2, [r3, #28]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 0204 	bic.w	r2, r2, #4
 800548c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	69d9      	ldr	r1, [r3, #28]
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	691a      	ldr	r2, [r3, #16]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	430a      	orrs	r2, r1
 800549e:	61da      	str	r2, [r3, #28]
      break;
 80054a0:	e023      	b.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68b9      	ldr	r1, [r7, #8]
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 fa2d 	bl	8005908 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	69da      	ldr	r2, [r3, #28]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	69da      	ldr	r2, [r3, #28]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	69d9      	ldr	r1, [r3, #28]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	021a      	lsls	r2, r3, #8
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	430a      	orrs	r2, r1
 80054e0:	61da      	str	r2, [r3, #28]
      break;
 80054e2:	e002      	b.n	80054ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	75fb      	strb	r3, [r7, #23]
      break;
 80054e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3718      	adds	r7, #24
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a46      	ldr	r2, [pc, #280]	@ (8005628 <TIM_Base_SetConfig+0x12c>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d013      	beq.n	800553c <TIM_Base_SetConfig+0x40>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800551a:	d00f      	beq.n	800553c <TIM_Base_SetConfig+0x40>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a43      	ldr	r2, [pc, #268]	@ (800562c <TIM_Base_SetConfig+0x130>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d00b      	beq.n	800553c <TIM_Base_SetConfig+0x40>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a42      	ldr	r2, [pc, #264]	@ (8005630 <TIM_Base_SetConfig+0x134>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d007      	beq.n	800553c <TIM_Base_SetConfig+0x40>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a41      	ldr	r2, [pc, #260]	@ (8005634 <TIM_Base_SetConfig+0x138>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d003      	beq.n	800553c <TIM_Base_SetConfig+0x40>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a40      	ldr	r2, [pc, #256]	@ (8005638 <TIM_Base_SetConfig+0x13c>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d108      	bne.n	800554e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005542:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	68fa      	ldr	r2, [r7, #12]
 800554a:	4313      	orrs	r3, r2
 800554c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a35      	ldr	r2, [pc, #212]	@ (8005628 <TIM_Base_SetConfig+0x12c>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d02b      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800555c:	d027      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a32      	ldr	r2, [pc, #200]	@ (800562c <TIM_Base_SetConfig+0x130>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d023      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a31      	ldr	r2, [pc, #196]	@ (8005630 <TIM_Base_SetConfig+0x134>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d01f      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a30      	ldr	r2, [pc, #192]	@ (8005634 <TIM_Base_SetConfig+0x138>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d01b      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a2f      	ldr	r2, [pc, #188]	@ (8005638 <TIM_Base_SetConfig+0x13c>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d017      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a2e      	ldr	r2, [pc, #184]	@ (800563c <TIM_Base_SetConfig+0x140>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d013      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a2d      	ldr	r2, [pc, #180]	@ (8005640 <TIM_Base_SetConfig+0x144>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d00f      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a2c      	ldr	r2, [pc, #176]	@ (8005644 <TIM_Base_SetConfig+0x148>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d00b      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a2b      	ldr	r2, [pc, #172]	@ (8005648 <TIM_Base_SetConfig+0x14c>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d007      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a2a      	ldr	r2, [pc, #168]	@ (800564c <TIM_Base_SetConfig+0x150>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d003      	beq.n	80055ae <TIM_Base_SetConfig+0xb2>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a29      	ldr	r2, [pc, #164]	@ (8005650 <TIM_Base_SetConfig+0x154>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d108      	bne.n	80055c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	4313      	orrs	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	689a      	ldr	r2, [r3, #8]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a10      	ldr	r2, [pc, #64]	@ (8005628 <TIM_Base_SetConfig+0x12c>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d003      	beq.n	80055f4 <TIM_Base_SetConfig+0xf8>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a12      	ldr	r2, [pc, #72]	@ (8005638 <TIM_Base_SetConfig+0x13c>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d103      	bne.n	80055fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	691a      	ldr	r2, [r3, #16]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b01      	cmp	r3, #1
 800560c:	d105      	bne.n	800561a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	f023 0201 	bic.w	r2, r3, #1
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	611a      	str	r2, [r3, #16]
  }
}
 800561a:	bf00      	nop
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	40010000 	.word	0x40010000
 800562c:	40000400 	.word	0x40000400
 8005630:	40000800 	.word	0x40000800
 8005634:	40000c00 	.word	0x40000c00
 8005638:	40010400 	.word	0x40010400
 800563c:	40014000 	.word	0x40014000
 8005640:	40014400 	.word	0x40014400
 8005644:	40014800 	.word	0x40014800
 8005648:	40001800 	.word	0x40001800
 800564c:	40001c00 	.word	0x40001c00
 8005650:	40002000 	.word	0x40002000

08005654 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005654:	b480      	push	{r7}
 8005656:	b087      	sub	sp, #28
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a1b      	ldr	r3, [r3, #32]
 8005662:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a1b      	ldr	r3, [r3, #32]
 8005668:	f023 0201 	bic.w	r2, r3, #1
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	699b      	ldr	r3, [r3, #24]
 800567a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 0303 	bic.w	r3, r3, #3
 800568a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	4313      	orrs	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f023 0302 	bic.w	r3, r3, #2
 800569c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a20      	ldr	r2, [pc, #128]	@ (800572c <TIM_OC1_SetConfig+0xd8>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d003      	beq.n	80056b8 <TIM_OC1_SetConfig+0x64>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a1f      	ldr	r2, [pc, #124]	@ (8005730 <TIM_OC1_SetConfig+0xdc>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d10c      	bne.n	80056d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	f023 0308 	bic.w	r3, r3, #8
 80056be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	697a      	ldr	r2, [r7, #20]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f023 0304 	bic.w	r3, r3, #4
 80056d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a15      	ldr	r2, [pc, #84]	@ (800572c <TIM_OC1_SetConfig+0xd8>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d003      	beq.n	80056e2 <TIM_OC1_SetConfig+0x8e>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a14      	ldr	r2, [pc, #80]	@ (8005730 <TIM_OC1_SetConfig+0xdc>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d111      	bne.n	8005706 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	695b      	ldr	r3, [r3, #20]
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	699b      	ldr	r3, [r3, #24]
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	4313      	orrs	r3, r2
 8005704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	697a      	ldr	r2, [r7, #20]
 800571e:	621a      	str	r2, [r3, #32]
}
 8005720:	bf00      	nop
 8005722:	371c      	adds	r7, #28
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr
 800572c:	40010000 	.word	0x40010000
 8005730:	40010400 	.word	0x40010400

08005734 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005734:	b480      	push	{r7}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a1b      	ldr	r3, [r3, #32]
 8005748:	f023 0210 	bic.w	r2, r3, #16
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800576a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	021b      	lsls	r3, r3, #8
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	4313      	orrs	r3, r2
 8005776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	f023 0320 	bic.w	r3, r3, #32
 800577e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	011b      	lsls	r3, r3, #4
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a22      	ldr	r2, [pc, #136]	@ (8005818 <TIM_OC2_SetConfig+0xe4>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d003      	beq.n	800579c <TIM_OC2_SetConfig+0x68>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a21      	ldr	r2, [pc, #132]	@ (800581c <TIM_OC2_SetConfig+0xe8>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d10d      	bne.n	80057b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	011b      	lsls	r3, r3, #4
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a17      	ldr	r2, [pc, #92]	@ (8005818 <TIM_OC2_SetConfig+0xe4>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d003      	beq.n	80057c8 <TIM_OC2_SetConfig+0x94>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a16      	ldr	r2, [pc, #88]	@ (800581c <TIM_OC2_SetConfig+0xe8>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d113      	bne.n	80057f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	693a      	ldr	r2, [r7, #16]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	693a      	ldr	r2, [r7, #16]
 80057f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685a      	ldr	r2, [r3, #4]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	621a      	str	r2, [r3, #32]
}
 800580a:	bf00      	nop
 800580c:	371c      	adds	r7, #28
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	40010000 	.word	0x40010000
 800581c:	40010400 	.word	0x40010400

08005820 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	69db      	ldr	r3, [r3, #28]
 8005846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800584e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f023 0303 	bic.w	r3, r3, #3
 8005856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	4313      	orrs	r3, r2
 8005860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005868:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	021b      	lsls	r3, r3, #8
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	4313      	orrs	r3, r2
 8005874:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a21      	ldr	r2, [pc, #132]	@ (8005900 <TIM_OC3_SetConfig+0xe0>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d003      	beq.n	8005886 <TIM_OC3_SetConfig+0x66>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a20      	ldr	r2, [pc, #128]	@ (8005904 <TIM_OC3_SetConfig+0xe4>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d10d      	bne.n	80058a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800588c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	021b      	lsls	r3, r3, #8
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	4313      	orrs	r3, r2
 8005898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a16      	ldr	r2, [pc, #88]	@ (8005900 <TIM_OC3_SetConfig+0xe0>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d003      	beq.n	80058b2 <TIM_OC3_SetConfig+0x92>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a15      	ldr	r2, [pc, #84]	@ (8005904 <TIM_OC3_SetConfig+0xe4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d113      	bne.n	80058da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	011b      	lsls	r3, r3, #4
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	011b      	lsls	r3, r3, #4
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	4313      	orrs	r3, r2
 80058d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	621a      	str	r2, [r3, #32]
}
 80058f4:	bf00      	nop
 80058f6:	371c      	adds	r7, #28
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	40010000 	.word	0x40010000
 8005904:	40010400 	.word	0x40010400

08005908 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005908:	b480      	push	{r7}
 800590a:	b087      	sub	sp, #28
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a1b      	ldr	r3, [r3, #32]
 800591c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	69db      	ldr	r3, [r3, #28]
 800592e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800593e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	021b      	lsls	r3, r3, #8
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	4313      	orrs	r3, r2
 800594a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005952:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	031b      	lsls	r3, r3, #12
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	4313      	orrs	r3, r2
 800595e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a12      	ldr	r2, [pc, #72]	@ (80059ac <TIM_OC4_SetConfig+0xa4>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_OC4_SetConfig+0x68>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a11      	ldr	r2, [pc, #68]	@ (80059b0 <TIM_OC4_SetConfig+0xa8>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d109      	bne.n	8005984 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005976:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	019b      	lsls	r3, r3, #6
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	4313      	orrs	r3, r2
 8005982:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	621a      	str	r2, [r3, #32]
}
 800599e:	bf00      	nop
 80059a0:	371c      	adds	r7, #28
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	40010000 	.word	0x40010000
 80059b0:	40010400 	.word	0x40010400

080059b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d101      	bne.n	80059cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059c8:	2302      	movs	r3, #2
 80059ca:	e05a      	b.n	8005a82 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2202      	movs	r2, #2
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a21      	ldr	r2, [pc, #132]	@ (8005a90 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d022      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a18:	d01d      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1d      	ldr	r2, [pc, #116]	@ (8005a94 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d018      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a1b      	ldr	r2, [pc, #108]	@ (8005a98 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d013      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a1a      	ldr	r2, [pc, #104]	@ (8005a9c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d00e      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a18      	ldr	r2, [pc, #96]	@ (8005aa0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d009      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a17      	ldr	r2, [pc, #92]	@ (8005aa4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d004      	beq.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a15      	ldr	r2, [pc, #84]	@ (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d10c      	bne.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68ba      	ldr	r2, [r7, #8]
 8005a6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	40010000 	.word	0x40010000
 8005a94:	40000400 	.word	0x40000400
 8005a98:	40000800 	.word	0x40000800
 8005a9c:	40000c00 	.word	0x40000c00
 8005aa0:	40010400 	.word	0x40010400
 8005aa4:	40014000 	.word	0x40014000
 8005aa8:	40001800 	.word	0x40001800

08005aac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e042      	b.n	8005b44 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d106      	bne.n	8005ad8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7fc febc 	bl	8002850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2224      	movs	r2, #36	@ 0x24
 8005adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005aee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 f973 	bl	8005ddc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	695a      	ldr	r2, [r3, #20]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68da      	ldr	r2, [r3, #12]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2220      	movs	r2, #32
 8005b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b08a      	sub	sp, #40	@ 0x28
 8005b50:	af02      	add	r7, sp, #8
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b20      	cmp	r3, #32
 8005b6a:	d175      	bne.n	8005c58 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d002      	beq.n	8005b78 <HAL_UART_Transmit+0x2c>
 8005b72:	88fb      	ldrh	r3, [r7, #6]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e06e      	b.n	8005c5a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2221      	movs	r2, #33	@ 0x21
 8005b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b8a:	f7fd f839 	bl	8002c00 <HAL_GetTick>
 8005b8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	88fa      	ldrh	r2, [r7, #6]
 8005b94:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	88fa      	ldrh	r2, [r7, #6]
 8005b9a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba4:	d108      	bne.n	8005bb8 <HAL_UART_Transmit+0x6c>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d104      	bne.n	8005bb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	61bb      	str	r3, [r7, #24]
 8005bb6:	e003      	b.n	8005bc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bc0:	e02e      	b.n	8005c20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	2180      	movs	r1, #128	@ 0x80
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 f848 	bl	8005c62 <UART_WaitOnFlagUntilTimeout>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d005      	beq.n	8005be4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e03a      	b.n	8005c5a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10b      	bne.n	8005c02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	461a      	mov	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bf8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	3302      	adds	r3, #2
 8005bfe:	61bb      	str	r3, [r7, #24]
 8005c00:	e007      	b.n	8005c12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	781a      	ldrb	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1cb      	bne.n	8005bc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2200      	movs	r2, #0
 8005c32:	2140      	movs	r1, #64	@ 0x40
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 f814 	bl	8005c62 <UART_WaitOnFlagUntilTimeout>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d005      	beq.n	8005c4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2220      	movs	r2, #32
 8005c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e006      	b.n	8005c5a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c54:	2300      	movs	r3, #0
 8005c56:	e000      	b.n	8005c5a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c58:	2302      	movs	r3, #2
  }
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3720      	adds	r7, #32
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c62:	b580      	push	{r7, lr}
 8005c64:	b086      	sub	sp, #24
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	60f8      	str	r0, [r7, #12]
 8005c6a:	60b9      	str	r1, [r7, #8]
 8005c6c:	603b      	str	r3, [r7, #0]
 8005c6e:	4613      	mov	r3, r2
 8005c70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c72:	e03b      	b.n	8005cec <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c74:	6a3b      	ldr	r3, [r7, #32]
 8005c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c7a:	d037      	beq.n	8005cec <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7c:	f7fc ffc0 	bl	8002c00 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	6a3a      	ldr	r2, [r7, #32]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d302      	bcc.n	8005c92 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c8c:	6a3b      	ldr	r3, [r7, #32]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d101      	bne.n	8005c96 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e03a      	b.n	8005d0c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f003 0304 	and.w	r3, r3, #4
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d023      	beq.n	8005cec <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2b80      	cmp	r3, #128	@ 0x80
 8005ca8:	d020      	beq.n	8005cec <UART_WaitOnFlagUntilTimeout+0x8a>
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	2b40      	cmp	r3, #64	@ 0x40
 8005cae:	d01d      	beq.n	8005cec <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 0308 	and.w	r3, r3, #8
 8005cba:	2b08      	cmp	r3, #8
 8005cbc:	d116      	bne.n	8005cec <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	617b      	str	r3, [r7, #20]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	617b      	str	r3, [r7, #20]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	617b      	str	r3, [r7, #20]
 8005cd2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 f81d 	bl	8005d14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2208      	movs	r2, #8
 8005cde:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e00f      	b.n	8005d0c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	bf0c      	ite	eq
 8005cfc:	2301      	moveq	r3, #1
 8005cfe:	2300      	movne	r3, #0
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	461a      	mov	r2, r3
 8005d04:	79fb      	ldrb	r3, [r7, #7]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d0b4      	beq.n	8005c74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3718      	adds	r7, #24
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b095      	sub	sp, #84	@ 0x54
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	330c      	adds	r3, #12
 8005d22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d26:	e853 3f00 	ldrex	r3, [r3]
 8005d2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	330c      	adds	r3, #12
 8005d3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d3c:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d44:	e841 2300 	strex	r3, r2, [r1]
 8005d48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1e5      	bne.n	8005d1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	3314      	adds	r3, #20
 8005d56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	e853 3f00 	ldrex	r3, [r3]
 8005d5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	f023 0301 	bic.w	r3, r3, #1
 8005d66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	3314      	adds	r3, #20
 8005d6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d78:	e841 2300 	strex	r3, r2, [r1]
 8005d7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1e5      	bne.n	8005d50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d119      	bne.n	8005dc0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	330c      	adds	r3, #12
 8005d92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	e853 3f00 	ldrex	r3, [r3]
 8005d9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f023 0310 	bic.w	r3, r3, #16
 8005da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	330c      	adds	r3, #12
 8005daa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005dac:	61ba      	str	r2, [r7, #24]
 8005dae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db0:	6979      	ldr	r1, [r7, #20]
 8005db2:	69ba      	ldr	r2, [r7, #24]
 8005db4:	e841 2300 	strex	r3, r2, [r1]
 8005db8:	613b      	str	r3, [r7, #16]
   return(result);
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1e5      	bne.n	8005d8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005dce:	bf00      	nop
 8005dd0:	3754      	adds	r7, #84	@ 0x54
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
	...

08005ddc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005de0:	b0c0      	sub	sp, #256	@ 0x100
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df8:	68d9      	ldr	r1, [r3, #12]
 8005dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	ea40 0301 	orr.w	r3, r0, r1
 8005e04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	431a      	orrs	r2, r3
 8005e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	431a      	orrs	r2, r3
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e20:	69db      	ldr	r3, [r3, #28]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e34:	f021 010c 	bic.w	r1, r1, #12
 8005e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e42:	430b      	orrs	r3, r1
 8005e44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e56:	6999      	ldr	r1, [r3, #24]
 8005e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	ea40 0301 	orr.w	r3, r0, r1
 8005e62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	4b8f      	ldr	r3, [pc, #572]	@ (80060a8 <UART_SetConfig+0x2cc>)
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d005      	beq.n	8005e7c <UART_SetConfig+0xa0>
 8005e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	4b8d      	ldr	r3, [pc, #564]	@ (80060ac <UART_SetConfig+0x2d0>)
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d104      	bne.n	8005e86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e7c:	f7fe fcfc 	bl	8004878 <HAL_RCC_GetPCLK2Freq>
 8005e80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e84:	e003      	b.n	8005e8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e86:	f7fe fce3 	bl	8004850 <HAL_RCC_GetPCLK1Freq>
 8005e8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e92:	69db      	ldr	r3, [r3, #28]
 8005e94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e98:	f040 810c 	bne.w	80060b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ea6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005eaa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005eae:	4622      	mov	r2, r4
 8005eb0:	462b      	mov	r3, r5
 8005eb2:	1891      	adds	r1, r2, r2
 8005eb4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005eb6:	415b      	adcs	r3, r3
 8005eb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005eba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	eb12 0801 	adds.w	r8, r2, r1
 8005ec4:	4629      	mov	r1, r5
 8005ec6:	eb43 0901 	adc.w	r9, r3, r1
 8005eca:	f04f 0200 	mov.w	r2, #0
 8005ece:	f04f 0300 	mov.w	r3, #0
 8005ed2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ed6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005eda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ede:	4690      	mov	r8, r2
 8005ee0:	4699      	mov	r9, r3
 8005ee2:	4623      	mov	r3, r4
 8005ee4:	eb18 0303 	adds.w	r3, r8, r3
 8005ee8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005eec:	462b      	mov	r3, r5
 8005eee:	eb49 0303 	adc.w	r3, r9, r3
 8005ef2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005f06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	18db      	adds	r3, r3, r3
 8005f0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f10:	4613      	mov	r3, r2
 8005f12:	eb42 0303 	adc.w	r3, r2, r3
 8005f16:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005f20:	f7fa ff62 	bl	8000de8 <__aeabi_uldivmod>
 8005f24:	4602      	mov	r2, r0
 8005f26:	460b      	mov	r3, r1
 8005f28:	4b61      	ldr	r3, [pc, #388]	@ (80060b0 <UART_SetConfig+0x2d4>)
 8005f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f2e:	095b      	lsrs	r3, r3, #5
 8005f30:	011c      	lsls	r4, r3, #4
 8005f32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f36:	2200      	movs	r2, #0
 8005f38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f44:	4642      	mov	r2, r8
 8005f46:	464b      	mov	r3, r9
 8005f48:	1891      	adds	r1, r2, r2
 8005f4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f4c:	415b      	adcs	r3, r3
 8005f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f54:	4641      	mov	r1, r8
 8005f56:	eb12 0a01 	adds.w	sl, r2, r1
 8005f5a:	4649      	mov	r1, r9
 8005f5c:	eb43 0b01 	adc.w	fp, r3, r1
 8005f60:	f04f 0200 	mov.w	r2, #0
 8005f64:	f04f 0300 	mov.w	r3, #0
 8005f68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f74:	4692      	mov	sl, r2
 8005f76:	469b      	mov	fp, r3
 8005f78:	4643      	mov	r3, r8
 8005f7a:	eb1a 0303 	adds.w	r3, sl, r3
 8005f7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f82:	464b      	mov	r3, r9
 8005f84:	eb4b 0303 	adc.w	r3, fp, r3
 8005f88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	18db      	adds	r3, r3, r3
 8005fa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	eb42 0303 	adc.w	r3, r2, r3
 8005fac:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005fb2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005fb6:	f7fa ff17 	bl	8000de8 <__aeabi_uldivmod>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	4611      	mov	r1, r2
 8005fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80060b0 <UART_SetConfig+0x2d4>)
 8005fc2:	fba3 2301 	umull	r2, r3, r3, r1
 8005fc6:	095b      	lsrs	r3, r3, #5
 8005fc8:	2264      	movs	r2, #100	@ 0x64
 8005fca:	fb02 f303 	mul.w	r3, r2, r3
 8005fce:	1acb      	subs	r3, r1, r3
 8005fd0:	00db      	lsls	r3, r3, #3
 8005fd2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005fd6:	4b36      	ldr	r3, [pc, #216]	@ (80060b0 <UART_SetConfig+0x2d4>)
 8005fd8:	fba3 2302 	umull	r2, r3, r3, r2
 8005fdc:	095b      	lsrs	r3, r3, #5
 8005fde:	005b      	lsls	r3, r3, #1
 8005fe0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005fe4:	441c      	add	r4, r3
 8005fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fea:	2200      	movs	r2, #0
 8005fec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ff0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005ff4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	1891      	adds	r1, r2, r2
 8005ffe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006000:	415b      	adcs	r3, r3
 8006002:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006004:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006008:	4641      	mov	r1, r8
 800600a:	1851      	adds	r1, r2, r1
 800600c:	6339      	str	r1, [r7, #48]	@ 0x30
 800600e:	4649      	mov	r1, r9
 8006010:	414b      	adcs	r3, r1
 8006012:	637b      	str	r3, [r7, #52]	@ 0x34
 8006014:	f04f 0200 	mov.w	r2, #0
 8006018:	f04f 0300 	mov.w	r3, #0
 800601c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006020:	4659      	mov	r1, fp
 8006022:	00cb      	lsls	r3, r1, #3
 8006024:	4651      	mov	r1, sl
 8006026:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800602a:	4651      	mov	r1, sl
 800602c:	00ca      	lsls	r2, r1, #3
 800602e:	4610      	mov	r0, r2
 8006030:	4619      	mov	r1, r3
 8006032:	4603      	mov	r3, r0
 8006034:	4642      	mov	r2, r8
 8006036:	189b      	adds	r3, r3, r2
 8006038:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800603c:	464b      	mov	r3, r9
 800603e:	460a      	mov	r2, r1
 8006040:	eb42 0303 	adc.w	r3, r2, r3
 8006044:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006054:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006058:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800605c:	460b      	mov	r3, r1
 800605e:	18db      	adds	r3, r3, r3
 8006060:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006062:	4613      	mov	r3, r2
 8006064:	eb42 0303 	adc.w	r3, r2, r3
 8006068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800606a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800606e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006072:	f7fa feb9 	bl	8000de8 <__aeabi_uldivmod>
 8006076:	4602      	mov	r2, r0
 8006078:	460b      	mov	r3, r1
 800607a:	4b0d      	ldr	r3, [pc, #52]	@ (80060b0 <UART_SetConfig+0x2d4>)
 800607c:	fba3 1302 	umull	r1, r3, r3, r2
 8006080:	095b      	lsrs	r3, r3, #5
 8006082:	2164      	movs	r1, #100	@ 0x64
 8006084:	fb01 f303 	mul.w	r3, r1, r3
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	00db      	lsls	r3, r3, #3
 800608c:	3332      	adds	r3, #50	@ 0x32
 800608e:	4a08      	ldr	r2, [pc, #32]	@ (80060b0 <UART_SetConfig+0x2d4>)
 8006090:	fba2 2303 	umull	r2, r3, r2, r3
 8006094:	095b      	lsrs	r3, r3, #5
 8006096:	f003 0207 	and.w	r2, r3, #7
 800609a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4422      	add	r2, r4
 80060a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060a4:	e106      	b.n	80062b4 <UART_SetConfig+0x4d8>
 80060a6:	bf00      	nop
 80060a8:	40011000 	.word	0x40011000
 80060ac:	40011400 	.word	0x40011400
 80060b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060b8:	2200      	movs	r2, #0
 80060ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80060be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80060c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80060c6:	4642      	mov	r2, r8
 80060c8:	464b      	mov	r3, r9
 80060ca:	1891      	adds	r1, r2, r2
 80060cc:	6239      	str	r1, [r7, #32]
 80060ce:	415b      	adcs	r3, r3
 80060d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80060d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060d6:	4641      	mov	r1, r8
 80060d8:	1854      	adds	r4, r2, r1
 80060da:	4649      	mov	r1, r9
 80060dc:	eb43 0501 	adc.w	r5, r3, r1
 80060e0:	f04f 0200 	mov.w	r2, #0
 80060e4:	f04f 0300 	mov.w	r3, #0
 80060e8:	00eb      	lsls	r3, r5, #3
 80060ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060ee:	00e2      	lsls	r2, r4, #3
 80060f0:	4614      	mov	r4, r2
 80060f2:	461d      	mov	r5, r3
 80060f4:	4643      	mov	r3, r8
 80060f6:	18e3      	adds	r3, r4, r3
 80060f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060fc:	464b      	mov	r3, r9
 80060fe:	eb45 0303 	adc.w	r3, r5, r3
 8006102:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006112:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006116:	f04f 0200 	mov.w	r2, #0
 800611a:	f04f 0300 	mov.w	r3, #0
 800611e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006122:	4629      	mov	r1, r5
 8006124:	008b      	lsls	r3, r1, #2
 8006126:	4621      	mov	r1, r4
 8006128:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800612c:	4621      	mov	r1, r4
 800612e:	008a      	lsls	r2, r1, #2
 8006130:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006134:	f7fa fe58 	bl	8000de8 <__aeabi_uldivmod>
 8006138:	4602      	mov	r2, r0
 800613a:	460b      	mov	r3, r1
 800613c:	4b60      	ldr	r3, [pc, #384]	@ (80062c0 <UART_SetConfig+0x4e4>)
 800613e:	fba3 2302 	umull	r2, r3, r3, r2
 8006142:	095b      	lsrs	r3, r3, #5
 8006144:	011c      	lsls	r4, r3, #4
 8006146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800614a:	2200      	movs	r2, #0
 800614c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006150:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006154:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006158:	4642      	mov	r2, r8
 800615a:	464b      	mov	r3, r9
 800615c:	1891      	adds	r1, r2, r2
 800615e:	61b9      	str	r1, [r7, #24]
 8006160:	415b      	adcs	r3, r3
 8006162:	61fb      	str	r3, [r7, #28]
 8006164:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006168:	4641      	mov	r1, r8
 800616a:	1851      	adds	r1, r2, r1
 800616c:	6139      	str	r1, [r7, #16]
 800616e:	4649      	mov	r1, r9
 8006170:	414b      	adcs	r3, r1
 8006172:	617b      	str	r3, [r7, #20]
 8006174:	f04f 0200 	mov.w	r2, #0
 8006178:	f04f 0300 	mov.w	r3, #0
 800617c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006180:	4659      	mov	r1, fp
 8006182:	00cb      	lsls	r3, r1, #3
 8006184:	4651      	mov	r1, sl
 8006186:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800618a:	4651      	mov	r1, sl
 800618c:	00ca      	lsls	r2, r1, #3
 800618e:	4610      	mov	r0, r2
 8006190:	4619      	mov	r1, r3
 8006192:	4603      	mov	r3, r0
 8006194:	4642      	mov	r2, r8
 8006196:	189b      	adds	r3, r3, r2
 8006198:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800619c:	464b      	mov	r3, r9
 800619e:	460a      	mov	r2, r1
 80061a0:	eb42 0303 	adc.w	r3, r2, r3
 80061a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80061a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80061b4:	f04f 0200 	mov.w	r2, #0
 80061b8:	f04f 0300 	mov.w	r3, #0
 80061bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80061c0:	4649      	mov	r1, r9
 80061c2:	008b      	lsls	r3, r1, #2
 80061c4:	4641      	mov	r1, r8
 80061c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061ca:	4641      	mov	r1, r8
 80061cc:	008a      	lsls	r2, r1, #2
 80061ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80061d2:	f7fa fe09 	bl	8000de8 <__aeabi_uldivmod>
 80061d6:	4602      	mov	r2, r0
 80061d8:	460b      	mov	r3, r1
 80061da:	4611      	mov	r1, r2
 80061dc:	4b38      	ldr	r3, [pc, #224]	@ (80062c0 <UART_SetConfig+0x4e4>)
 80061de:	fba3 2301 	umull	r2, r3, r3, r1
 80061e2:	095b      	lsrs	r3, r3, #5
 80061e4:	2264      	movs	r2, #100	@ 0x64
 80061e6:	fb02 f303 	mul.w	r3, r2, r3
 80061ea:	1acb      	subs	r3, r1, r3
 80061ec:	011b      	lsls	r3, r3, #4
 80061ee:	3332      	adds	r3, #50	@ 0x32
 80061f0:	4a33      	ldr	r2, [pc, #204]	@ (80062c0 <UART_SetConfig+0x4e4>)
 80061f2:	fba2 2303 	umull	r2, r3, r2, r3
 80061f6:	095b      	lsrs	r3, r3, #5
 80061f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061fc:	441c      	add	r4, r3
 80061fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006202:	2200      	movs	r2, #0
 8006204:	673b      	str	r3, [r7, #112]	@ 0x70
 8006206:	677a      	str	r2, [r7, #116]	@ 0x74
 8006208:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800620c:	4642      	mov	r2, r8
 800620e:	464b      	mov	r3, r9
 8006210:	1891      	adds	r1, r2, r2
 8006212:	60b9      	str	r1, [r7, #8]
 8006214:	415b      	adcs	r3, r3
 8006216:	60fb      	str	r3, [r7, #12]
 8006218:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800621c:	4641      	mov	r1, r8
 800621e:	1851      	adds	r1, r2, r1
 8006220:	6039      	str	r1, [r7, #0]
 8006222:	4649      	mov	r1, r9
 8006224:	414b      	adcs	r3, r1
 8006226:	607b      	str	r3, [r7, #4]
 8006228:	f04f 0200 	mov.w	r2, #0
 800622c:	f04f 0300 	mov.w	r3, #0
 8006230:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006234:	4659      	mov	r1, fp
 8006236:	00cb      	lsls	r3, r1, #3
 8006238:	4651      	mov	r1, sl
 800623a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800623e:	4651      	mov	r1, sl
 8006240:	00ca      	lsls	r2, r1, #3
 8006242:	4610      	mov	r0, r2
 8006244:	4619      	mov	r1, r3
 8006246:	4603      	mov	r3, r0
 8006248:	4642      	mov	r2, r8
 800624a:	189b      	adds	r3, r3, r2
 800624c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800624e:	464b      	mov	r3, r9
 8006250:	460a      	mov	r2, r1
 8006252:	eb42 0303 	adc.w	r3, r2, r3
 8006256:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	663b      	str	r3, [r7, #96]	@ 0x60
 8006262:	667a      	str	r2, [r7, #100]	@ 0x64
 8006264:	f04f 0200 	mov.w	r2, #0
 8006268:	f04f 0300 	mov.w	r3, #0
 800626c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006270:	4649      	mov	r1, r9
 8006272:	008b      	lsls	r3, r1, #2
 8006274:	4641      	mov	r1, r8
 8006276:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800627a:	4641      	mov	r1, r8
 800627c:	008a      	lsls	r2, r1, #2
 800627e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006282:	f7fa fdb1 	bl	8000de8 <__aeabi_uldivmod>
 8006286:	4602      	mov	r2, r0
 8006288:	460b      	mov	r3, r1
 800628a:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <UART_SetConfig+0x4e4>)
 800628c:	fba3 1302 	umull	r1, r3, r3, r2
 8006290:	095b      	lsrs	r3, r3, #5
 8006292:	2164      	movs	r1, #100	@ 0x64
 8006294:	fb01 f303 	mul.w	r3, r1, r3
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	011b      	lsls	r3, r3, #4
 800629c:	3332      	adds	r3, #50	@ 0x32
 800629e:	4a08      	ldr	r2, [pc, #32]	@ (80062c0 <UART_SetConfig+0x4e4>)
 80062a0:	fba2 2303 	umull	r2, r3, r2, r3
 80062a4:	095b      	lsrs	r3, r3, #5
 80062a6:	f003 020f 	and.w	r2, r3, #15
 80062aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4422      	add	r2, r4
 80062b2:	609a      	str	r2, [r3, #8]
}
 80062b4:	bf00      	nop
 80062b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80062ba:	46bd      	mov	sp, r7
 80062bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062c0:	51eb851f 	.word	0x51eb851f

080062c4 <arm_mean_q31>:
 80062c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062c8:	ea5f 0891 	movs.w	r8, r1, lsr #2
 80062cc:	468e      	mov	lr, r1
 80062ce:	4691      	mov	r9, r2
 80062d0:	d033      	beq.n	800633a <arm_mean_q31+0x76>
 80062d2:	f100 0110 	add.w	r1, r0, #16
 80062d6:	46c4      	mov	ip, r8
 80062d8:	2200      	movs	r2, #0
 80062da:	2300      	movs	r3, #0
 80062dc:	f851 7c10 	ldr.w	r7, [r1, #-16]
 80062e0:	f851 6c0c 	ldr.w	r6, [r1, #-12]
 80062e4:	f851 5c08 	ldr.w	r5, [r1, #-8]
 80062e8:	f851 4c04 	ldr.w	r4, [r1, #-4]
 80062ec:	19d2      	adds	r2, r2, r7
 80062ee:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
 80062f2:	1992      	adds	r2, r2, r6
 80062f4:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 80062f8:	1952      	adds	r2, r2, r5
 80062fa:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
 80062fe:	1912      	adds	r2, r2, r4
 8006300:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
 8006304:	f1bc 0c01 	subs.w	ip, ip, #1
 8006308:	f101 0110 	add.w	r1, r1, #16
 800630c:	d1e6      	bne.n	80062dc <arm_mean_q31+0x18>
 800630e:	eb00 1008 	add.w	r0, r0, r8, lsl #4
 8006312:	f01e 0103 	ands.w	r1, lr, #3
 8006316:	d006      	beq.n	8006326 <arm_mean_q31+0x62>
 8006318:	f850 4b04 	ldr.w	r4, [r0], #4
 800631c:	1912      	adds	r2, r2, r4
 800631e:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
 8006322:	3901      	subs	r1, #1
 8006324:	d1f8      	bne.n	8006318 <arm_mean_q31+0x54>
 8006326:	4610      	mov	r0, r2
 8006328:	4672      	mov	r2, lr
 800632a:	4619      	mov	r1, r3
 800632c:	17d3      	asrs	r3, r2, #31
 800632e:	f7fa fd0b 	bl	8000d48 <__aeabi_ldivmod>
 8006332:	f8c9 0000 	str.w	r0, [r9]
 8006336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800633a:	2200      	movs	r2, #0
 800633c:	2300      	movs	r3, #0
 800633e:	e7e8      	b.n	8006312 <arm_mean_q31+0x4e>

08006340 <arm_rfft_fast_init_f32>:
 8006340:	084b      	lsrs	r3, r1, #1
 8006342:	2b80      	cmp	r3, #128	@ 0x80
 8006344:	b410      	push	{r4}
 8006346:	8201      	strh	r1, [r0, #16]
 8006348:	8003      	strh	r3, [r0, #0]
 800634a:	d047      	beq.n	80063dc <arm_rfft_fast_init_f32+0x9c>
 800634c:	d917      	bls.n	800637e <arm_rfft_fast_init_f32+0x3e>
 800634e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006352:	d03d      	beq.n	80063d0 <arm_rfft_fast_init_f32+0x90>
 8006354:	d929      	bls.n	80063aa <arm_rfft_fast_init_f32+0x6a>
 8006356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800635a:	d020      	beq.n	800639e <arm_rfft_fast_init_f32+0x5e>
 800635c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006360:	d113      	bne.n	800638a <arm_rfft_fast_init_f32+0x4a>
 8006362:	4921      	ldr	r1, [pc, #132]	@ (80063e8 <arm_rfft_fast_init_f32+0xa8>)
 8006364:	4a21      	ldr	r2, [pc, #132]	@ (80063ec <arm_rfft_fast_init_f32+0xac>)
 8006366:	4b22      	ldr	r3, [pc, #136]	@ (80063f0 <arm_rfft_fast_init_f32+0xb0>)
 8006368:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800636c:	8184      	strh	r4, [r0, #12]
 800636e:	6081      	str	r1, [r0, #8]
 8006370:	6042      	str	r2, [r0, #4]
 8006372:	6143      	str	r3, [r0, #20]
 8006374:	2000      	movs	r0, #0
 8006376:	b240      	sxtb	r0, r0
 8006378:	f85d 4b04 	ldr.w	r4, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	2b20      	cmp	r3, #32
 8006380:	d01c      	beq.n	80063bc <arm_rfft_fast_init_f32+0x7c>
 8006382:	2b40      	cmp	r3, #64	@ 0x40
 8006384:	d006      	beq.n	8006394 <arm_rfft_fast_init_f32+0x54>
 8006386:	2b10      	cmp	r3, #16
 8006388:	d01d      	beq.n	80063c6 <arm_rfft_fast_init_f32+0x86>
 800638a:	20ff      	movs	r0, #255	@ 0xff
 800638c:	b240      	sxtb	r0, r0
 800638e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	2438      	movs	r4, #56	@ 0x38
 8006396:	4917      	ldr	r1, [pc, #92]	@ (80063f4 <arm_rfft_fast_init_f32+0xb4>)
 8006398:	4a17      	ldr	r2, [pc, #92]	@ (80063f8 <arm_rfft_fast_init_f32+0xb8>)
 800639a:	4b18      	ldr	r3, [pc, #96]	@ (80063fc <arm_rfft_fast_init_f32+0xbc>)
 800639c:	e7e6      	b.n	800636c <arm_rfft_fast_init_f32+0x2c>
 800639e:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 80063a2:	4917      	ldr	r1, [pc, #92]	@ (8006400 <arm_rfft_fast_init_f32+0xc0>)
 80063a4:	4a17      	ldr	r2, [pc, #92]	@ (8006404 <arm_rfft_fast_init_f32+0xc4>)
 80063a6:	4b18      	ldr	r3, [pc, #96]	@ (8006408 <arm_rfft_fast_init_f32+0xc8>)
 80063a8:	e7e0      	b.n	800636c <arm_rfft_fast_init_f32+0x2c>
 80063aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063ae:	d1ec      	bne.n	800638a <arm_rfft_fast_init_f32+0x4a>
 80063b0:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 80063b4:	4915      	ldr	r1, [pc, #84]	@ (800640c <arm_rfft_fast_init_f32+0xcc>)
 80063b6:	4a16      	ldr	r2, [pc, #88]	@ (8006410 <arm_rfft_fast_init_f32+0xd0>)
 80063b8:	4b16      	ldr	r3, [pc, #88]	@ (8006414 <arm_rfft_fast_init_f32+0xd4>)
 80063ba:	e7d7      	b.n	800636c <arm_rfft_fast_init_f32+0x2c>
 80063bc:	2430      	movs	r4, #48	@ 0x30
 80063be:	4916      	ldr	r1, [pc, #88]	@ (8006418 <arm_rfft_fast_init_f32+0xd8>)
 80063c0:	4a16      	ldr	r2, [pc, #88]	@ (800641c <arm_rfft_fast_init_f32+0xdc>)
 80063c2:	4b17      	ldr	r3, [pc, #92]	@ (8006420 <arm_rfft_fast_init_f32+0xe0>)
 80063c4:	e7d2      	b.n	800636c <arm_rfft_fast_init_f32+0x2c>
 80063c6:	2414      	movs	r4, #20
 80063c8:	4916      	ldr	r1, [pc, #88]	@ (8006424 <arm_rfft_fast_init_f32+0xe4>)
 80063ca:	4a17      	ldr	r2, [pc, #92]	@ (8006428 <arm_rfft_fast_init_f32+0xe8>)
 80063cc:	4b17      	ldr	r3, [pc, #92]	@ (800642c <arm_rfft_fast_init_f32+0xec>)
 80063ce:	e7cd      	b.n	800636c <arm_rfft_fast_init_f32+0x2c>
 80063d0:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 80063d4:	4916      	ldr	r1, [pc, #88]	@ (8006430 <arm_rfft_fast_init_f32+0xf0>)
 80063d6:	4a17      	ldr	r2, [pc, #92]	@ (8006434 <arm_rfft_fast_init_f32+0xf4>)
 80063d8:	4b17      	ldr	r3, [pc, #92]	@ (8006438 <arm_rfft_fast_init_f32+0xf8>)
 80063da:	e7c7      	b.n	800636c <arm_rfft_fast_init_f32+0x2c>
 80063dc:	24d0      	movs	r4, #208	@ 0xd0
 80063de:	4917      	ldr	r1, [pc, #92]	@ (800643c <arm_rfft_fast_init_f32+0xfc>)
 80063e0:	4a17      	ldr	r2, [pc, #92]	@ (8006440 <arm_rfft_fast_init_f32+0x100>)
 80063e2:	4b18      	ldr	r3, [pc, #96]	@ (8006444 <arm_rfft_fast_init_f32+0x104>)
 80063e4:	e7c2      	b.n	800636c <arm_rfft_fast_init_f32+0x2c>
 80063e6:	bf00      	nop
 80063e8:	080196d4 	.word	0x080196d4
 80063ec:	0800a8cc 	.word	0x0800a8cc
 80063f0:	08010a3c 	.word	0x08010a3c
 80063f4:	0800e9cc 	.word	0x0800e9cc
 80063f8:	0801b494 	.word	0x0801b494
 80063fc:	0801d984 	.word	0x0801d984
 8006400:	080173bc 	.word	0x080173bc
 8006404:	080152bc 	.word	0x080152bc
 8006408:	0800ea3c 	.word	0x0800ea3c
 800640c:	0801d614 	.word	0x0801d614
 8006410:	08014a3c 	.word	0x08014a3c
 8006414:	0801b694 	.word	0x0801b694
 8006418:	08018274 	.word	0x08018274
 800641c:	080172bc 	.word	0x080172bc
 8006420:	0800e8cc 	.word	0x0800e8cc
 8006424:	080181cc 	.word	0x080181cc
 8006428:	0801523c 	.word	0x0801523c
 800642c:	080181f4 	.word	0x080181f4
 8006430:	0801be94 	.word	0x0801be94
 8006434:	080186d4 	.word	0x080186d4
 8006438:	0801c214 	.word	0x0801c214
 800643c:	0801db84 	.word	0x0801db84
 8006440:	080182d4 	.word	0x080182d4
 8006444:	0801d214 	.word	0x0801d214

08006448 <arm_rfft_fast_f32>:
 8006448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800644c:	8a06      	ldrh	r6, [r0, #16]
 800644e:	0876      	lsrs	r6, r6, #1
 8006450:	4607      	mov	r7, r0
 8006452:	4615      	mov	r5, r2
 8006454:	8006      	strh	r6, [r0, #0]
 8006456:	460c      	mov	r4, r1
 8006458:	2b00      	cmp	r3, #0
 800645a:	d15c      	bne.n	8006516 <arm_rfft_fast_f32+0xce>
 800645c:	461a      	mov	r2, r3
 800645e:	2301      	movs	r3, #1
 8006460:	f000 fbe6 	bl	8006c30 <arm_cfft_f32>
 8006464:	edd4 7a00 	vldr	s15, [r4]
 8006468:	ed94 7a01 	vldr	s14, [r4, #4]
 800646c:	883e      	ldrh	r6, [r7, #0]
 800646e:	6978      	ldr	r0, [r7, #20]
 8006470:	ee37 7a07 	vadd.f32	s14, s14, s14
 8006474:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006478:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800647c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006480:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006484:	3e01      	subs	r6, #1
 8006486:	ee26 7aa3 	vmul.f32	s14, s13, s7
 800648a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800648e:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8006492:	ed85 7a00 	vstr	s14, [r5]
 8006496:	edc5 7a01 	vstr	s15, [r5, #4]
 800649a:	3010      	adds	r0, #16
 800649c:	f105 0210 	add.w	r2, r5, #16
 80064a0:	3b08      	subs	r3, #8
 80064a2:	f104 0110 	add.w	r1, r4, #16
 80064a6:	ed51 4a02 	vldr	s9, [r1, #-8]
 80064aa:	ed93 5a02 	vldr	s10, [r3, #8]
 80064ae:	ed11 7a01 	vldr	s14, [r1, #-4]
 80064b2:	ed10 6a02 	vldr	s12, [r0, #-8]
 80064b6:	edd3 5a03 	vldr	s11, [r3, #12]
 80064ba:	ed50 6a01 	vldr	s13, [r0, #-4]
 80064be:	ee75 7a64 	vsub.f32	s15, s10, s9
 80064c2:	ee35 4a87 	vadd.f32	s8, s11, s14
 80064c6:	ee35 5a24 	vadd.f32	s10, s10, s9
 80064ca:	ee77 5a65 	vsub.f32	s11, s14, s11
 80064ce:	ee66 4a27 	vmul.f32	s9, s12, s15
 80064d2:	ee26 7aa7 	vmul.f32	s14, s13, s15
 80064d6:	ee34 5a85 	vadd.f32	s10, s9, s10
 80064da:	ee26 6a04 	vmul.f32	s12, s12, s8
 80064de:	ee66 6a84 	vmul.f32	s13, s13, s8
 80064e2:	ee77 7a25 	vadd.f32	s15, s14, s11
 80064e6:	ee76 6a85 	vadd.f32	s13, s13, s10
 80064ea:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80064ee:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80064f2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80064f6:	3e01      	subs	r6, #1
 80064f8:	ed42 6a02 	vstr	s13, [r2, #-8]
 80064fc:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006500:	f1a3 0308 	sub.w	r3, r3, #8
 8006504:	f101 0108 	add.w	r1, r1, #8
 8006508:	f100 0008 	add.w	r0, r0, #8
 800650c:	f102 0208 	add.w	r2, r2, #8
 8006510:	d1c9      	bne.n	80064a6 <arm_rfft_fast_f32+0x5e>
 8006512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006516:	edd1 7a00 	vldr	s15, [r1]
 800651a:	edd1 6a01 	vldr	s13, [r1, #4]
 800651e:	6941      	ldr	r1, [r0, #20]
 8006520:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006524:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006528:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800652c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006530:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006534:	3e01      	subs	r6, #1
 8006536:	ed82 7a00 	vstr	s14, [r2]
 800653a:	edc2 7a01 	vstr	s15, [r2, #4]
 800653e:	00f0      	lsls	r0, r6, #3
 8006540:	b3ee      	cbz	r6, 80065be <arm_rfft_fast_f32+0x176>
 8006542:	3808      	subs	r0, #8
 8006544:	f101 0e10 	add.w	lr, r1, #16
 8006548:	4420      	add	r0, r4
 800654a:	f104 0110 	add.w	r1, r4, #16
 800654e:	f102 0c10 	add.w	ip, r2, #16
 8006552:	ed90 7a02 	vldr	s14, [r0, #8]
 8006556:	ed51 6a02 	vldr	s13, [r1, #-8]
 800655a:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800655e:	ed90 4a03 	vldr	s8, [r0, #12]
 8006562:	ed11 5a01 	vldr	s10, [r1, #-4]
 8006566:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800656a:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800656e:	ee74 4a05 	vadd.f32	s9, s8, s10
 8006572:	ee26 3a27 	vmul.f32	s6, s12, s15
 8006576:	ee77 6a26 	vadd.f32	s13, s14, s13
 800657a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800657e:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8006582:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006586:	ee77 7a05 	vadd.f32	s15, s14, s10
 800658a:	ee26 6a24 	vmul.f32	s12, s12, s9
 800658e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8006592:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006596:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800659a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800659e:	ee27 7a23 	vmul.f32	s14, s14, s7
 80065a2:	3e01      	subs	r6, #1
 80065a4:	ed0c 7a02 	vstr	s14, [ip, #-8]
 80065a8:	ed4c 7a01 	vstr	s15, [ip, #-4]
 80065ac:	f1a0 0008 	sub.w	r0, r0, #8
 80065b0:	f101 0108 	add.w	r1, r1, #8
 80065b4:	f10e 0e08 	add.w	lr, lr, #8
 80065b8:	f10c 0c08 	add.w	ip, ip, #8
 80065bc:	d1c9      	bne.n	8006552 <arm_rfft_fast_f32+0x10a>
 80065be:	4638      	mov	r0, r7
 80065c0:	4629      	mov	r1, r5
 80065c2:	461a      	mov	r2, r3
 80065c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065c8:	2301      	movs	r3, #1
 80065ca:	f000 bb31 	b.w	8006c30 <arm_cfft_f32>
 80065ce:	bf00      	nop

080065d0 <arm_cfft_radix8by2_f32>:
 80065d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065d4:	ed2d 8b08 	vpush	{d8-d11}
 80065d8:	f8b0 e000 	ldrh.w	lr, [r0]
 80065dc:	6842      	ldr	r2, [r0, #4]
 80065de:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 80065e2:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 80065e6:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 80065ea:	4607      	mov	r7, r0
 80065ec:	ea4f 038c 	mov.w	r3, ip, lsl #2
 80065f0:	f000 80af 	beq.w	8006752 <arm_cfft_radix8by2_f32+0x182>
 80065f4:	3310      	adds	r3, #16
 80065f6:	18ce      	adds	r6, r1, r3
 80065f8:	3210      	adds	r2, #16
 80065fa:	4443      	add	r3, r8
 80065fc:	f101 0510 	add.w	r5, r1, #16
 8006600:	f108 0410 	add.w	r4, r8, #16
 8006604:	ed54 1a04 	vldr	s3, [r4, #-16]
 8006608:	ed13 4a04 	vldr	s8, [r3, #-16]
 800660c:	ed53 3a03 	vldr	s7, [r3, #-12]
 8006610:	ed53 5a02 	vldr	s11, [r3, #-8]
 8006614:	ed13 5a01 	vldr	s10, [r3, #-4]
 8006618:	ed54 6a03 	vldr	s13, [r4, #-12]
 800661c:	ed14 0a02 	vldr	s0, [r4, #-8]
 8006620:	ed16 2a04 	vldr	s4, [r6, #-16]
 8006624:	ed56 2a03 	vldr	s5, [r6, #-12]
 8006628:	ed15 6a03 	vldr	s12, [r5, #-12]
 800662c:	ed15 7a01 	vldr	s14, [r5, #-4]
 8006630:	ed15 3a04 	vldr	s6, [r5, #-16]
 8006634:	ed54 7a01 	vldr	s15, [r4, #-4]
 8006638:	ed56 0a02 	vldr	s1, [r6, #-8]
 800663c:	ed16 1a01 	vldr	s2, [r6, #-4]
 8006640:	ed55 4a02 	vldr	s9, [r5, #-8]
 8006644:	ee73 ba21 	vadd.f32	s23, s6, s3
 8006648:	ee36 ba26 	vadd.f32	s22, s12, s13
 800664c:	ee37 aa27 	vadd.f32	s20, s14, s15
 8006650:	ee72 9a04 	vadd.f32	s19, s4, s8
 8006654:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8006658:	ee31 8a05 	vadd.f32	s16, s2, s10
 800665c:	ee74 aa80 	vadd.f32	s21, s9, s0
 8006660:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8006664:	ed45 ba04 	vstr	s23, [r5, #-16]
 8006668:	ed05 ba03 	vstr	s22, [r5, #-12]
 800666c:	ed45 aa02 	vstr	s21, [r5, #-8]
 8006670:	ed05 aa01 	vstr	s20, [r5, #-4]
 8006674:	ed06 8a01 	vstr	s16, [r6, #-4]
 8006678:	ed46 9a04 	vstr	s19, [r6, #-16]
 800667c:	ed06 9a03 	vstr	s18, [r6, #-12]
 8006680:	ed46 8a02 	vstr	s17, [r6, #-8]
 8006684:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006688:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800668c:	ed12 6a03 	vldr	s12, [r2, #-12]
 8006690:	ed52 2a04 	vldr	s5, [r2, #-16]
 8006694:	ee33 3a61 	vsub.f32	s6, s6, s3
 8006698:	ee34 4a42 	vsub.f32	s8, s8, s4
 800669c:	ee26 8a86 	vmul.f32	s16, s13, s12
 80066a0:	ee24 2a06 	vmul.f32	s4, s8, s12
 80066a4:	ee63 1a22 	vmul.f32	s3, s6, s5
 80066a8:	ee24 4a22 	vmul.f32	s8, s8, s5
 80066ac:	ee23 3a06 	vmul.f32	s6, s6, s12
 80066b0:	ee66 6aa2 	vmul.f32	s13, s13, s5
 80066b4:	ee23 6a86 	vmul.f32	s12, s7, s12
 80066b8:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80066bc:	ee36 6a04 	vadd.f32	s12, s12, s8
 80066c0:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80066c4:	ee72 3a63 	vsub.f32	s7, s4, s7
 80066c8:	ee71 2a88 	vadd.f32	s5, s3, s16
 80066cc:	ed44 6a03 	vstr	s13, [r4, #-12]
 80066d0:	ed44 2a04 	vstr	s5, [r4, #-16]
 80066d4:	ed43 3a04 	vstr	s7, [r3, #-16]
 80066d8:	ed03 6a03 	vstr	s12, [r3, #-12]
 80066dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066e0:	ee75 6ae0 	vsub.f32	s13, s11, s1
 80066e4:	ed12 7a01 	vldr	s14, [r2, #-4]
 80066e8:	ed52 5a02 	vldr	s11, [r2, #-8]
 80066ec:	ee35 6a41 	vsub.f32	s12, s10, s2
 80066f0:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80066f4:	ee67 3a87 	vmul.f32	s7, s15, s14
 80066f8:	ee26 5a87 	vmul.f32	s10, s13, s14
 80066fc:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8006700:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006704:	ee64 4a87 	vmul.f32	s9, s9, s14
 8006708:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800670c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006710:	ee26 6a25 	vmul.f32	s12, s12, s11
 8006714:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8006718:	ee74 5a23 	vadd.f32	s11, s8, s7
 800671c:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006720:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006724:	f1be 0e01 	subs.w	lr, lr, #1
 8006728:	ed44 5a02 	vstr	s11, [r4, #-8]
 800672c:	f105 0510 	add.w	r5, r5, #16
 8006730:	ed44 7a01 	vstr	s15, [r4, #-4]
 8006734:	f106 0610 	add.w	r6, r6, #16
 8006738:	ed03 6a02 	vstr	s12, [r3, #-8]
 800673c:	ed03 7a01 	vstr	s14, [r3, #-4]
 8006740:	f102 0210 	add.w	r2, r2, #16
 8006744:	f104 0410 	add.w	r4, r4, #16
 8006748:	f103 0310 	add.w	r3, r3, #16
 800674c:	f47f af5a 	bne.w	8006604 <arm_cfft_radix8by2_f32+0x34>
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	fa1f f48c 	uxth.w	r4, ip
 8006756:	4608      	mov	r0, r1
 8006758:	2302      	movs	r3, #2
 800675a:	4621      	mov	r1, r4
 800675c:	f000 fbca 	bl	8006ef4 <arm_radix8_butterfly_f32>
 8006760:	ecbd 8b08 	vpop	{d8-d11}
 8006764:	4640      	mov	r0, r8
 8006766:	4621      	mov	r1, r4
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	2302      	movs	r3, #2
 800676c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006770:	f000 bbc0 	b.w	8006ef4 <arm_radix8_butterfly_f32>

08006774 <arm_cfft_radix8by4_f32>:
 8006774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006778:	ed2d 8b0a 	vpush	{d8-d12}
 800677c:	8802      	ldrh	r2, [r0, #0]
 800677e:	ed91 6a00 	vldr	s12, [r1]
 8006782:	b08f      	sub	sp, #60	@ 0x3c
 8006784:	460f      	mov	r7, r1
 8006786:	0852      	lsrs	r2, r2, #1
 8006788:	0093      	lsls	r3, r2, #2
 800678a:	900c      	str	r0, [sp, #48]	@ 0x30
 800678c:	9103      	str	r1, [sp, #12]
 800678e:	6841      	ldr	r1, [r0, #4]
 8006790:	ed97 7a01 	vldr	s14, [r7, #4]
 8006794:	4638      	mov	r0, r7
 8006796:	4418      	add	r0, r3
 8006798:	4606      	mov	r6, r0
 800679a:	9009      	str	r0, [sp, #36]	@ 0x24
 800679c:	4418      	add	r0, r3
 800679e:	edd0 6a00 	vldr	s13, [r0]
 80067a2:	edd6 3a00 	vldr	s7, [r6]
 80067a6:	edd6 2a01 	vldr	s5, [r6, #4]
 80067aa:	edd0 7a01 	vldr	s15, [r0, #4]
 80067ae:	900a      	str	r0, [sp, #40]	@ 0x28
 80067b0:	ee76 5a26 	vadd.f32	s11, s12, s13
 80067b4:	4604      	mov	r4, r0
 80067b6:	4625      	mov	r5, r4
 80067b8:	441c      	add	r4, r3
 80067ba:	ed94 4a00 	vldr	s8, [r4]
 80067be:	ed94 5a01 	vldr	s10, [r4, #4]
 80067c2:	9401      	str	r4, [sp, #4]
 80067c4:	ee75 4aa3 	vadd.f32	s9, s11, s7
 80067c8:	4630      	mov	r0, r6
 80067ca:	ee74 4a24 	vadd.f32	s9, s8, s9
 80067ce:	463e      	mov	r6, r7
 80067d0:	ee14 ea90 	vmov	lr, s9
 80067d4:	ee76 6a66 	vsub.f32	s13, s12, s13
 80067d8:	f846 eb08 	str.w	lr, [r6], #8
 80067dc:	ee37 6a27 	vadd.f32	s12, s14, s15
 80067e0:	edd0 4a01 	vldr	s9, [r0, #4]
 80067e4:	9604      	str	r6, [sp, #16]
 80067e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067ea:	9e01      	ldr	r6, [sp, #4]
 80067ec:	ee32 3aa6 	vadd.f32	s6, s5, s13
 80067f0:	ed96 2a01 	vldr	s4, [r6, #4]
 80067f4:	ee36 7a24 	vadd.f32	s14, s12, s9
 80067f8:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80067fc:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8006800:	ee36 6a62 	vsub.f32	s12, s12, s5
 8006804:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8006808:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800680c:	ee73 3a45 	vsub.f32	s7, s6, s10
 8006810:	4604      	mov	r4, r0
 8006812:	ee36 6a45 	vsub.f32	s12, s12, s10
 8006816:	ee75 6a26 	vadd.f32	s13, s10, s13
 800681a:	46a3      	mov	fp, r4
 800681c:	ee37 7a02 	vadd.f32	s14, s14, s4
 8006820:	ee34 5a84 	vadd.f32	s10, s9, s8
 8006824:	ee13 8a90 	vmov	r8, s7
 8006828:	46a4      	mov	ip, r4
 800682a:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800682e:	ed87 7a01 	vstr	s14, [r7, #4]
 8006832:	f84b 8b08 	str.w	r8, [fp], #8
 8006836:	f1ac 0704 	sub.w	r7, ip, #4
 800683a:	ed8c 5a01 	vstr	s10, [ip, #4]
 800683e:	f101 0c08 	add.w	ip, r1, #8
 8006842:	462c      	mov	r4, r5
 8006844:	f8cd c014 	str.w	ip, [sp, #20]
 8006848:	ee15 ca90 	vmov	ip, s11
 800684c:	f844 cb08 	str.w	ip, [r4], #8
 8006850:	9407      	str	r4, [sp, #28]
 8006852:	f101 0410 	add.w	r4, r1, #16
 8006856:	ed85 6a01 	vstr	s12, [r5, #4]
 800685a:	0852      	lsrs	r2, r2, #1
 800685c:	9402      	str	r4, [sp, #8]
 800685e:	462c      	mov	r4, r5
 8006860:	f101 0518 	add.w	r5, r1, #24
 8006864:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006866:	46b2      	mov	sl, r6
 8006868:	9506      	str	r5, [sp, #24]
 800686a:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800686e:	3a02      	subs	r2, #2
 8006870:	ee16 5a90 	vmov	r5, s13
 8006874:	46b6      	mov	lr, r6
 8006876:	4630      	mov	r0, r6
 8006878:	0852      	lsrs	r2, r2, #1
 800687a:	f84a 5b08 	str.w	r5, [sl], #8
 800687e:	f1a0 0604 	sub.w	r6, r0, #4
 8006882:	edce 7a01 	vstr	s15, [lr, #4]
 8006886:	9208      	str	r2, [sp, #32]
 8006888:	f000 8130 	beq.w	8006aec <arm_cfft_radix8by4_f32+0x378>
 800688c:	4691      	mov	r9, r2
 800688e:	9a03      	ldr	r2, [sp, #12]
 8006890:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006894:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8006898:	3b08      	subs	r3, #8
 800689a:	f102 0510 	add.w	r5, r2, #16
 800689e:	f101 0c20 	add.w	ip, r1, #32
 80068a2:	f1a4 020c 	sub.w	r2, r4, #12
 80068a6:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 80068aa:	4433      	add	r3, r6
 80068ac:	3410      	adds	r4, #16
 80068ae:	4650      	mov	r0, sl
 80068b0:	4659      	mov	r1, fp
 80068b2:	ed55 3a02 	vldr	s7, [r5, #-8]
 80068b6:	ed14 5a02 	vldr	s10, [r4, #-8]
 80068ba:	ed91 7a00 	vldr	s14, [r1]
 80068be:	edd0 7a00 	vldr	s15, [r0]
 80068c2:	ed15 4a01 	vldr	s8, [r5, #-4]
 80068c6:	ed54 5a01 	vldr	s11, [r4, #-4]
 80068ca:	edd0 6a01 	vldr	s13, [r0, #4]
 80068ce:	ed91 6a01 	vldr	s12, [r1, #4]
 80068d2:	ee33 8a85 	vadd.f32	s16, s7, s10
 80068d6:	ee34 0a25 	vadd.f32	s0, s8, s11
 80068da:	ee78 4a07 	vadd.f32	s9, s16, s14
 80068de:	ee74 5a65 	vsub.f32	s11, s8, s11
 80068e2:	ee77 4aa4 	vadd.f32	s9, s15, s9
 80068e6:	ee33 5ac5 	vsub.f32	s10, s7, s10
 80068ea:	ed45 4a02 	vstr	s9, [r5, #-8]
 80068ee:	edd1 4a01 	vldr	s9, [r1, #4]
 80068f2:	ed90 4a01 	vldr	s8, [r0, #4]
 80068f6:	ee70 4a24 	vadd.f32	s9, s0, s9
 80068fa:	ee76 aa05 	vadd.f32	s21, s12, s10
 80068fe:	ee74 4a84 	vadd.f32	s9, s9, s8
 8006902:	ee35 aac7 	vsub.f32	s20, s11, s14
 8006906:	ed45 4a01 	vstr	s9, [r5, #-4]
 800690a:	edd6 1a00 	vldr	s3, [r6]
 800690e:	edd7 0a00 	vldr	s1, [r7]
 8006912:	ed92 4a02 	vldr	s8, [r2, #8]
 8006916:	edd3 3a02 	vldr	s7, [r3, #8]
 800691a:	ed93 2a01 	vldr	s4, [r3, #4]
 800691e:	ed16 1a01 	vldr	s2, [r6, #-4]
 8006922:	edd2 2a01 	vldr	s5, [r2, #4]
 8006926:	ed57 9a01 	vldr	s19, [r7, #-4]
 800692a:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800692e:	ee39 3a81 	vadd.f32	s6, s19, s2
 8006932:	ee74 8a84 	vadd.f32	s17, s9, s8
 8006936:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800693a:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800693e:	ee7a aae6 	vsub.f32	s21, s21, s13
 8006942:	ee18 aa90 	vmov	sl, s17
 8006946:	f847 a908 	str.w	sl, [r7], #-8
 800694a:	edd2 8a01 	vldr	s17, [r2, #4]
 800694e:	ed93 9a01 	vldr	s18, [r3, #4]
 8006952:	ee73 8a28 	vadd.f32	s17, s6, s17
 8006956:	ee3a aa27 	vadd.f32	s20, s20, s15
 800695a:	ee78 8a89 	vadd.f32	s17, s17, s18
 800695e:	ee74 0a63 	vsub.f32	s1, s8, s7
 8006962:	edc7 8a01 	vstr	s17, [r7, #4]
 8006966:	ed18 ba02 	vldr	s22, [r8, #-8]
 800696a:	ed58 8a01 	vldr	s17, [r8, #-4]
 800696e:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8006972:	ee6a ba28 	vmul.f32	s23, s20, s17
 8006976:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800697a:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800697e:	ee30 9a81 	vadd.f32	s18, s1, s2
 8006982:	ee79 9a82 	vadd.f32	s19, s19, s4
 8006986:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800698a:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800698e:	ee69 baa8 	vmul.f32	s23, s19, s17
 8006992:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8006996:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800699a:	ee69 8a28 	vmul.f32	s17, s18, s17
 800699e:	ee29 ba0b 	vmul.f32	s22, s18, s22
 80069a2:	ee1c aa10 	vmov	sl, s24
 80069a6:	ee78 8aa9 	vadd.f32	s17, s17, s19
 80069aa:	f841 ab08 	str.w	sl, [r1], #8
 80069ae:	ee3a aa6a 	vsub.f32	s20, s20, s21
 80069b2:	ee3b bacb 	vsub.f32	s22, s23, s22
 80069b6:	ee34 4ac4 	vsub.f32	s8, s9, s8
 80069ba:	ee33 3a62 	vsub.f32	s6, s6, s5
 80069be:	ed01 aa01 	vstr	s20, [r1, #-4]
 80069c2:	edc2 8a01 	vstr	s17, [r2, #4]
 80069c6:	ed82 ba02 	vstr	s22, [r2, #8]
 80069ca:	ed5c 4a04 	vldr	s9, [ip, #-16]
 80069ce:	ee74 3a63 	vsub.f32	s7, s8, s7
 80069d2:	ee38 8a47 	vsub.f32	s16, s16, s14
 80069d6:	ed1c 4a03 	vldr	s8, [ip, #-12]
 80069da:	ee30 0a46 	vsub.f32	s0, s0, s12
 80069de:	ee33 3a42 	vsub.f32	s6, s6, s4
 80069e2:	ee38 8a67 	vsub.f32	s16, s16, s15
 80069e6:	ee30 0a66 	vsub.f32	s0, s0, s13
 80069ea:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 80069ee:	ee63 8a04 	vmul.f32	s17, s6, s8
 80069f2:	ee28 aa24 	vmul.f32	s20, s16, s9
 80069f6:	ee60 9a04 	vmul.f32	s19, s0, s8
 80069fa:	ee28 8a04 	vmul.f32	s16, s16, s8
 80069fe:	ee20 0a24 	vmul.f32	s0, s0, s9
 8006a02:	ee63 3a84 	vmul.f32	s7, s7, s8
 8006a06:	ee39 4a68 	vsub.f32	s8, s18, s17
 8006a0a:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8006a0e:	ee14 aa10 	vmov	sl, s8
 8006a12:	ee30 0a48 	vsub.f32	s0, s0, s16
 8006a16:	ee63 4a24 	vmul.f32	s9, s6, s9
 8006a1a:	ed44 9a02 	vstr	s19, [r4, #-8]
 8006a1e:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8006a22:	ed04 0a01 	vstr	s0, [r4, #-4]
 8006a26:	f846 a908 	str.w	sl, [r6], #-8
 8006a2a:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006a2e:	ee35 7a87 	vadd.f32	s14, s11, s14
 8006a32:	edc6 3a01 	vstr	s7, [r6, #4]
 8006a36:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006a3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a3e:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 8006a42:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 8006a46:	ee67 5a86 	vmul.f32	s11, s15, s12
 8006a4a:	ee26 5a87 	vmul.f32	s10, s13, s14
 8006a4e:	ee72 2a62 	vsub.f32	s5, s4, s5
 8006a52:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8006a56:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8006a5a:	ee75 5a25 	vadd.f32	s11, s10, s11
 8006a5e:	ee62 0a86 	vmul.f32	s1, s5, s12
 8006a62:	ee66 6a86 	vmul.f32	s13, s13, s12
 8006a66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a6a:	ee21 6a06 	vmul.f32	s12, s2, s12
 8006a6e:	ee62 2a87 	vmul.f32	s5, s5, s14
 8006a72:	ee21 1a07 	vmul.f32	s2, s2, s14
 8006a76:	ee15 aa90 	vmov	sl, s11
 8006a7a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006a7e:	f840 ab08 	str.w	sl, [r0], #8
 8006a82:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8006a86:	ee76 2a22 	vadd.f32	s5, s12, s5
 8006a8a:	f1b9 0901 	subs.w	r9, r9, #1
 8006a8e:	ed40 7a01 	vstr	s15, [r0, #-4]
 8006a92:	f105 0508 	add.w	r5, r5, #8
 8006a96:	ed83 1a02 	vstr	s2, [r3, #8]
 8006a9a:	edc3 2a01 	vstr	s5, [r3, #4]
 8006a9e:	f108 0808 	add.w	r8, r8, #8
 8006aa2:	f1a2 0208 	sub.w	r2, r2, #8
 8006aa6:	f10c 0c10 	add.w	ip, ip, #16
 8006aaa:	f104 0408 	add.w	r4, r4, #8
 8006aae:	f10e 0e18 	add.w	lr, lr, #24
 8006ab2:	f1a3 0308 	sub.w	r3, r3, #8
 8006ab6:	f47f aefc 	bne.w	80068b2 <arm_cfft_radix8by4_f32+0x13e>
 8006aba:	9908      	ldr	r1, [sp, #32]
 8006abc:	9802      	ldr	r0, [sp, #8]
 8006abe:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8006ac2:	00cb      	lsls	r3, r1, #3
 8006ac4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8006ac8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8006acc:	9102      	str	r1, [sp, #8]
 8006ace:	9904      	ldr	r1, [sp, #16]
 8006ad0:	4419      	add	r1, r3
 8006ad2:	9104      	str	r1, [sp, #16]
 8006ad4:	9905      	ldr	r1, [sp, #20]
 8006ad6:	4419      	add	r1, r3
 8006ad8:	9105      	str	r1, [sp, #20]
 8006ada:	9907      	ldr	r1, [sp, #28]
 8006adc:	449b      	add	fp, r3
 8006ade:	4419      	add	r1, r3
 8006ae0:	449a      	add	sl, r3
 8006ae2:	9b06      	ldr	r3, [sp, #24]
 8006ae4:	9107      	str	r1, [sp, #28]
 8006ae6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006aea:	9306      	str	r3, [sp, #24]
 8006aec:	9a04      	ldr	r2, [sp, #16]
 8006aee:	9807      	ldr	r0, [sp, #28]
 8006af0:	edd2 3a00 	vldr	s7, [r2]
 8006af4:	ed90 4a00 	vldr	s8, [r0]
 8006af8:	eddb 7a00 	vldr	s15, [fp]
 8006afc:	ed9a 3a00 	vldr	s6, [sl]
 8006b00:	edd2 4a01 	vldr	s9, [r2, #4]
 8006b04:	ed90 7a01 	vldr	s14, [r0, #4]
 8006b08:	ed9b 2a01 	vldr	s4, [fp, #4]
 8006b0c:	edda 5a01 	vldr	s11, [sl, #4]
 8006b10:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8006b14:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b16:	ee73 6a84 	vadd.f32	s13, s7, s8
 8006b1a:	ee34 6a87 	vadd.f32	s12, s9, s14
 8006b1e:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8006b22:	ee34 7ac7 	vsub.f32	s14, s9, s14
 8006b26:	ee33 5a05 	vadd.f32	s10, s6, s10
 8006b2a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8006b2e:	ed82 5a00 	vstr	s10, [r2]
 8006b32:	ed9b 5a01 	vldr	s10, [fp, #4]
 8006b36:	edda 4a01 	vldr	s9, [sl, #4]
 8006b3a:	ee36 5a05 	vadd.f32	s10, s12, s10
 8006b3e:	ee72 3a04 	vadd.f32	s7, s4, s8
 8006b42:	ee35 5a24 	vadd.f32	s10, s10, s9
 8006b46:	ee77 4a67 	vsub.f32	s9, s14, s15
 8006b4a:	ed82 5a01 	vstr	s10, [r2, #4]
 8006b4e:	9a05      	ldr	r2, [sp, #20]
 8006b50:	ee34 5a83 	vadd.f32	s10, s9, s6
 8006b54:	edd2 1a00 	vldr	s3, [r2]
 8006b58:	edd2 2a01 	vldr	s5, [r2, #4]
 8006b5c:	9a02      	ldr	r2, [sp, #8]
 8006b5e:	ee73 3ae5 	vsub.f32	s7, s7, s11
 8006b62:	ee36 6a42 	vsub.f32	s12, s12, s4
 8006b66:	ee63 4aa1 	vmul.f32	s9, s7, s3
 8006b6a:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8006b6e:	ee65 2a22 	vmul.f32	s5, s10, s5
 8006b72:	ee25 5a21 	vmul.f32	s10, s10, s3
 8006b76:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8006b7a:	ee35 5a63 	vsub.f32	s10, s10, s7
 8006b7e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006b82:	edcb 2a00 	vstr	s5, [fp]
 8006b86:	ed8b 5a01 	vstr	s10, [fp, #4]
 8006b8a:	edd2 3a01 	vldr	s7, [r2, #4]
 8006b8e:	ed92 5a00 	vldr	s10, [r2]
 8006b92:	9a06      	ldr	r2, [sp, #24]
 8006b94:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006b98:	ee36 6a65 	vsub.f32	s12, s12, s11
 8006b9c:	ee66 4a85 	vmul.f32	s9, s13, s10
 8006ba0:	ee26 5a05 	vmul.f32	s10, s12, s10
 8006ba4:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8006ba8:	ee26 6a23 	vmul.f32	s12, s12, s7
 8006bac:	ee75 6a66 	vsub.f32	s13, s10, s13
 8006bb0:	ee34 6a86 	vadd.f32	s12, s9, s12
 8006bb4:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006bbc:	edc0 6a01 	vstr	s13, [r0, #4]
 8006bc0:	ed80 6a00 	vstr	s12, [r0]
 8006bc4:	ed92 6a01 	vldr	s12, [r2, #4]
 8006bc8:	9803      	ldr	r0, [sp, #12]
 8006bca:	ee77 7a43 	vsub.f32	s15, s14, s6
 8006bce:	ee75 5a84 	vadd.f32	s11, s11, s8
 8006bd2:	ed92 7a00 	vldr	s14, [r2]
 8006bd6:	ee65 6a87 	vmul.f32	s13, s11, s14
 8006bda:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006bde:	ee65 5a86 	vmul.f32	s11, s11, s12
 8006be2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006be6:	ee77 5a65 	vsub.f32	s11, s14, s11
 8006bea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bee:	edca 5a01 	vstr	s11, [sl, #4]
 8006bf2:	edca 7a00 	vstr	s15, [sl]
 8006bf6:	6872      	ldr	r2, [r6, #4]
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	2304      	movs	r3, #4
 8006bfc:	f000 f97a 	bl	8006ef4 <arm_radix8_butterfly_f32>
 8006c00:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c02:	6872      	ldr	r2, [r6, #4]
 8006c04:	4621      	mov	r1, r4
 8006c06:	2304      	movs	r3, #4
 8006c08:	f000 f974 	bl	8006ef4 <arm_radix8_butterfly_f32>
 8006c0c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006c0e:	6872      	ldr	r2, [r6, #4]
 8006c10:	4621      	mov	r1, r4
 8006c12:	2304      	movs	r3, #4
 8006c14:	f000 f96e 	bl	8006ef4 <arm_radix8_butterfly_f32>
 8006c18:	9801      	ldr	r0, [sp, #4]
 8006c1a:	6872      	ldr	r2, [r6, #4]
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	2304      	movs	r3, #4
 8006c20:	b00f      	add	sp, #60	@ 0x3c
 8006c22:	ecbd 8b0a 	vpop	{d8-d12}
 8006c26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2a:	f000 b963 	b.w	8006ef4 <arm_radix8_butterfly_f32>
 8006c2e:	bf00      	nop

08006c30 <arm_cfft_f32>:
 8006c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c34:	2a01      	cmp	r2, #1
 8006c36:	4606      	mov	r6, r0
 8006c38:	4617      	mov	r7, r2
 8006c3a:	460c      	mov	r4, r1
 8006c3c:	4698      	mov	r8, r3
 8006c3e:	8805      	ldrh	r5, [r0, #0]
 8006c40:	d054      	beq.n	8006cec <arm_cfft_f32+0xbc>
 8006c42:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8006c46:	d04c      	beq.n	8006ce2 <arm_cfft_f32+0xb2>
 8006c48:	d916      	bls.n	8006c78 <arm_cfft_f32+0x48>
 8006c4a:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8006c4e:	d01a      	beq.n	8006c86 <arm_cfft_f32+0x56>
 8006c50:	d95c      	bls.n	8006d0c <arm_cfft_f32+0xdc>
 8006c52:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8006c56:	d044      	beq.n	8006ce2 <arm_cfft_f32+0xb2>
 8006c58:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8006c5c:	d105      	bne.n	8006c6a <arm_cfft_f32+0x3a>
 8006c5e:	4620      	mov	r0, r4
 8006c60:	4629      	mov	r1, r5
 8006c62:	6872      	ldr	r2, [r6, #4]
 8006c64:	2301      	movs	r3, #1
 8006c66:	f000 f945 	bl	8006ef4 <arm_radix8_butterfly_f32>
 8006c6a:	f1b8 0f00 	cmp.w	r8, #0
 8006c6e:	d111      	bne.n	8006c94 <arm_cfft_f32+0x64>
 8006c70:	2f01      	cmp	r7, #1
 8006c72:	d016      	beq.n	8006ca2 <arm_cfft_f32+0x72>
 8006c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c78:	2d20      	cmp	r5, #32
 8006c7a:	d032      	beq.n	8006ce2 <arm_cfft_f32+0xb2>
 8006c7c:	d94a      	bls.n	8006d14 <arm_cfft_f32+0xe4>
 8006c7e:	2d40      	cmp	r5, #64	@ 0x40
 8006c80:	d0ed      	beq.n	8006c5e <arm_cfft_f32+0x2e>
 8006c82:	2d80      	cmp	r5, #128	@ 0x80
 8006c84:	d1f1      	bne.n	8006c6a <arm_cfft_f32+0x3a>
 8006c86:	4630      	mov	r0, r6
 8006c88:	4621      	mov	r1, r4
 8006c8a:	f7ff fca1 	bl	80065d0 <arm_cfft_radix8by2_f32>
 8006c8e:	f1b8 0f00 	cmp.w	r8, #0
 8006c92:	d0ed      	beq.n	8006c70 <arm_cfft_f32+0x40>
 8006c94:	4620      	mov	r0, r4
 8006c96:	89b1      	ldrh	r1, [r6, #12]
 8006c98:	68b2      	ldr	r2, [r6, #8]
 8006c9a:	f7f9 fab9 	bl	8000210 <arm_bitreversal_32>
 8006c9e:	2f01      	cmp	r7, #1
 8006ca0:	d1e8      	bne.n	8006c74 <arm_cfft_f32+0x44>
 8006ca2:	ee07 5a90 	vmov	s15, r5
 8006ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006caa:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006cae:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8006cb2:	2d00      	cmp	r5, #0
 8006cb4:	d0de      	beq.n	8006c74 <arm_cfft_f32+0x44>
 8006cb6:	f104 0108 	add.w	r1, r4, #8
 8006cba:	2300      	movs	r3, #0
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	429d      	cmp	r5, r3
 8006cc0:	f101 0108 	add.w	r1, r1, #8
 8006cc4:	ed11 7a04 	vldr	s14, [r1, #-16]
 8006cc8:	ed51 7a03 	vldr	s15, [r1, #-12]
 8006ccc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006cd0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006cd4:	ed01 7a04 	vstr	s14, [r1, #-16]
 8006cd8:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006cdc:	d1ee      	bne.n	8006cbc <arm_cfft_f32+0x8c>
 8006cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ce2:	4630      	mov	r0, r6
 8006ce4:	4621      	mov	r1, r4
 8006ce6:	f7ff fd45 	bl	8006774 <arm_cfft_radix8by4_f32>
 8006cea:	e7be      	b.n	8006c6a <arm_cfft_f32+0x3a>
 8006cec:	b1ad      	cbz	r5, 8006d1a <arm_cfft_f32+0xea>
 8006cee:	f101 030c 	add.w	r3, r1, #12
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	ed53 7a02 	vldr	s15, [r3, #-8]
 8006cf8:	3201      	adds	r2, #1
 8006cfa:	eef1 7a67 	vneg.f32	s15, s15
 8006cfe:	4295      	cmp	r5, r2
 8006d00:	ed43 7a02 	vstr	s15, [r3, #-8]
 8006d04:	f103 0308 	add.w	r3, r3, #8
 8006d08:	d1f4      	bne.n	8006cf4 <arm_cfft_f32+0xc4>
 8006d0a:	e79a      	b.n	8006c42 <arm_cfft_f32+0x12>
 8006d0c:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8006d10:	d0a5      	beq.n	8006c5e <arm_cfft_f32+0x2e>
 8006d12:	e7aa      	b.n	8006c6a <arm_cfft_f32+0x3a>
 8006d14:	2d10      	cmp	r5, #16
 8006d16:	d0b6      	beq.n	8006c86 <arm_cfft_f32+0x56>
 8006d18:	e7a7      	b.n	8006c6a <arm_cfft_f32+0x3a>
 8006d1a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8006d1e:	d894      	bhi.n	8006c4a <arm_cfft_f32+0x1a>
 8006d20:	e7aa      	b.n	8006c78 <arm_cfft_f32+0x48>
 8006d22:	bf00      	nop

08006d24 <arm_cmplx_mag_f32>:
 8006d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d28:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8006d2c:	b084      	sub	sp, #16
 8006d2e:	d07f      	beq.n	8006e30 <arm_cmplx_mag_f32+0x10c>
 8006d30:	2700      	movs	r7, #0
 8006d32:	f100 0420 	add.w	r4, r0, #32
 8006d36:	f101 0510 	add.w	r5, r1, #16
 8006d3a:	4646      	mov	r6, r8
 8006d3c:	e05a      	b.n	8006df4 <arm_cmplx_mag_f32+0xd0>
 8006d3e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006d42:	eeb4 0a40 	vcmp.f32	s0, s0
 8006d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d4a:	f040 80a4 	bne.w	8006e96 <arm_cmplx_mag_f32+0x172>
 8006d4e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8006d52:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 8006d56:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 8006d5a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006d5e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006d62:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006d66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d6e:	f2c0 808f 	blt.w	8006e90 <arm_cmplx_mag_f32+0x16c>
 8006d72:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006d76:	eeb4 0a40 	vcmp.f32	s0, s0
 8006d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d7e:	f040 80af 	bne.w	8006ee0 <arm_cmplx_mag_f32+0x1bc>
 8006d82:	ed05 0a03 	vstr	s0, [r5, #-12]
 8006d86:	ed54 7a04 	vldr	s15, [r4, #-16]
 8006d8a:	ed14 0a03 	vldr	s0, [r4, #-12]
 8006d8e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006d92:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006d96:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006d9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006da2:	db72      	blt.n	8006e8a <arm_cmplx_mag_f32+0x166>
 8006da4:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006da8:	eeb4 0a40 	vcmp.f32	s0, s0
 8006dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006db0:	f040 808c 	bne.w	8006ecc <arm_cmplx_mag_f32+0x1a8>
 8006db4:	ed05 0a02 	vstr	s0, [r5, #-8]
 8006db8:	ed54 7a02 	vldr	s15, [r4, #-8]
 8006dbc:	ed14 0a01 	vldr	s0, [r4, #-4]
 8006dc0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006dc4:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006dc8:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006dcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dd4:	db20      	blt.n	8006e18 <arm_cmplx_mag_f32+0xf4>
 8006dd6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006dda:	eeb4 0a40 	vcmp.f32	s0, s0
 8006dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006de2:	d169      	bne.n	8006eb8 <arm_cmplx_mag_f32+0x194>
 8006de4:	3e01      	subs	r6, #1
 8006de6:	ed05 0a01 	vstr	s0, [r5, #-4]
 8006dea:	f104 0420 	add.w	r4, r4, #32
 8006dee:	f105 0510 	add.w	r5, r5, #16
 8006df2:	d019      	beq.n	8006e28 <arm_cmplx_mag_f32+0x104>
 8006df4:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 8006df8:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 8006dfc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006e00:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006e04:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006e08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e10:	da95      	bge.n	8006d3e <arm_cmplx_mag_f32+0x1a>
 8006e12:	f845 7c10 	str.w	r7, [r5, #-16]
 8006e16:	e79c      	b.n	8006d52 <arm_cmplx_mag_f32+0x2e>
 8006e18:	3e01      	subs	r6, #1
 8006e1a:	f845 7c04 	str.w	r7, [r5, #-4]
 8006e1e:	f104 0420 	add.w	r4, r4, #32
 8006e22:	f105 0510 	add.w	r5, r5, #16
 8006e26:	d1e5      	bne.n	8006df4 <arm_cmplx_mag_f32+0xd0>
 8006e28:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8006e2c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8006e30:	f012 0503 	ands.w	r5, r2, #3
 8006e34:	d026      	beq.n	8006e84 <arm_cmplx_mag_f32+0x160>
 8006e36:	2600      	movs	r6, #0
 8006e38:	f100 0408 	add.w	r4, r0, #8
 8006e3c:	e00c      	b.n	8006e58 <arm_cmplx_mag_f32+0x134>
 8006e3e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8006e42:	eeb4 0a40 	vcmp.f32	s0, s0
 8006e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e4a:	d12e      	bne.n	8006eaa <arm_cmplx_mag_f32+0x186>
 8006e4c:	3d01      	subs	r5, #1
 8006e4e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8006e52:	f104 0408 	add.w	r4, r4, #8
 8006e56:	d015      	beq.n	8006e84 <arm_cmplx_mag_f32+0x160>
 8006e58:	ed54 7a02 	vldr	s15, [r4, #-8]
 8006e5c:	ed14 0a01 	vldr	s0, [r4, #-4]
 8006e60:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006e64:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006e68:	3104      	adds	r1, #4
 8006e6a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006e6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e76:	dae2      	bge.n	8006e3e <arm_cmplx_mag_f32+0x11a>
 8006e78:	3d01      	subs	r5, #1
 8006e7a:	f841 6c04 	str.w	r6, [r1, #-4]
 8006e7e:	f104 0408 	add.w	r4, r4, #8
 8006e82:	d1e9      	bne.n	8006e58 <arm_cmplx_mag_f32+0x134>
 8006e84:	b004      	add	sp, #16
 8006e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e8a:	f845 7c08 	str.w	r7, [r5, #-8]
 8006e8e:	e793      	b.n	8006db8 <arm_cmplx_mag_f32+0x94>
 8006e90:	f845 7c0c 	str.w	r7, [r5, #-12]
 8006e94:	e777      	b.n	8006d86 <arm_cmplx_mag_f32+0x62>
 8006e96:	eeb0 0a67 	vmov.f32	s0, s15
 8006e9a:	9203      	str	r2, [sp, #12]
 8006e9c:	9102      	str	r1, [sp, #8]
 8006e9e:	9001      	str	r0, [sp, #4]
 8006ea0:	f003 f80a 	bl	8009eb8 <sqrtf>
 8006ea4:	a801      	add	r0, sp, #4
 8006ea6:	c807      	ldmia	r0, {r0, r1, r2}
 8006ea8:	e751      	b.n	8006d4e <arm_cmplx_mag_f32+0x2a>
 8006eaa:	eeb0 0a67 	vmov.f32	s0, s15
 8006eae:	9101      	str	r1, [sp, #4]
 8006eb0:	f003 f802 	bl	8009eb8 <sqrtf>
 8006eb4:	9901      	ldr	r1, [sp, #4]
 8006eb6:	e7c9      	b.n	8006e4c <arm_cmplx_mag_f32+0x128>
 8006eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8006ebc:	9203      	str	r2, [sp, #12]
 8006ebe:	9102      	str	r1, [sp, #8]
 8006ec0:	9001      	str	r0, [sp, #4]
 8006ec2:	f002 fff9 	bl	8009eb8 <sqrtf>
 8006ec6:	a801      	add	r0, sp, #4
 8006ec8:	c807      	ldmia	r0, {r0, r1, r2}
 8006eca:	e78b      	b.n	8006de4 <arm_cmplx_mag_f32+0xc0>
 8006ecc:	eeb0 0a67 	vmov.f32	s0, s15
 8006ed0:	9203      	str	r2, [sp, #12]
 8006ed2:	9102      	str	r1, [sp, #8]
 8006ed4:	9001      	str	r0, [sp, #4]
 8006ed6:	f002 ffef 	bl	8009eb8 <sqrtf>
 8006eda:	a801      	add	r0, sp, #4
 8006edc:	c807      	ldmia	r0, {r0, r1, r2}
 8006ede:	e769      	b.n	8006db4 <arm_cmplx_mag_f32+0x90>
 8006ee0:	eeb0 0a67 	vmov.f32	s0, s15
 8006ee4:	9203      	str	r2, [sp, #12]
 8006ee6:	9102      	str	r1, [sp, #8]
 8006ee8:	9001      	str	r0, [sp, #4]
 8006eea:	f002 ffe5 	bl	8009eb8 <sqrtf>
 8006eee:	a801      	add	r0, sp, #4
 8006ef0:	c807      	ldmia	r0, {r0, r1, r2}
 8006ef2:	e746      	b.n	8006d82 <arm_cmplx_mag_f32+0x5e>

08006ef4 <arm_radix8_butterfly_f32>:
 8006ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef8:	ed2d 8b10 	vpush	{d8-d15}
 8006efc:	b09d      	sub	sp, #116	@ 0x74
 8006efe:	461c      	mov	r4, r3
 8006f00:	ed9f bac8 	vldr	s22, [pc, #800]	@ 8007224 <arm_radix8_butterfly_f32+0x330>
 8006f04:	921a      	str	r2, [sp, #104]	@ 0x68
 8006f06:	1d03      	adds	r3, r0, #4
 8006f08:	4682      	mov	sl, r0
 8006f0a:	4689      	mov	r9, r1
 8006f0c:	468b      	mov	fp, r1
 8006f0e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f10:	9400      	str	r4, [sp, #0]
 8006f12:	469e      	mov	lr, r3
 8006f14:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8006f18:	005a      	lsls	r2, r3, #1
 8006f1a:	18d6      	adds	r6, r2, r3
 8006f1c:	18f5      	adds	r5, r6, r3
 8006f1e:	9203      	str	r2, [sp, #12]
 8006f20:	195a      	adds	r2, r3, r5
 8006f22:	18d0      	adds	r0, r2, r3
 8006f24:	00df      	lsls	r7, r3, #3
 8006f26:	1819      	adds	r1, r3, r0
 8006f28:	463c      	mov	r4, r7
 8006f2a:	9701      	str	r7, [sp, #4]
 8006f2c:	4457      	add	r7, sl
 8006f2e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f30:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8006f34:	011b      	lsls	r3, r3, #4
 8006f36:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 8006f3a:	eb07 0c04 	add.w	ip, r7, r4
 8006f3e:	9c00      	ldr	r4, [sp, #0]
 8006f40:	9302      	str	r3, [sp, #8]
 8006f42:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8006f46:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 8006f4a:	3204      	adds	r2, #4
 8006f4c:	3104      	adds	r1, #4
 8006f4e:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8006f52:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f56:	f04f 0800 	mov.w	r8, #0
 8006f5a:	eddc 7a00 	vldr	s15, [ip]
 8006f5e:	edd7 6a00 	vldr	s13, [r7]
 8006f62:	edd6 3a00 	vldr	s7, [r6]
 8006f66:	ed5e aa01 	vldr	s21, [lr, #-4]
 8006f6a:	edd5 4a00 	vldr	s9, [r5]
 8006f6e:	ed90 2a00 	vldr	s4, [r0]
 8006f72:	ed12 7a01 	vldr	s14, [r2, #-4]
 8006f76:	ed51 0a01 	vldr	s1, [r1, #-4]
 8006f7a:	ee77 8a82 	vadd.f32	s17, s15, s4
 8006f7e:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8006f82:	ee76 1a87 	vadd.f32	s3, s13, s14
 8006f86:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 8006f8a:	ee31 6a84 	vadd.f32	s12, s3, s8
 8006f8e:	ee33 5a28 	vadd.f32	s10, s6, s17
 8006f92:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006f96:	ee75 6a06 	vadd.f32	s13, s10, s12
 8006f9a:	ee35 5a46 	vsub.f32	s10, s10, s12
 8006f9e:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8006fa2:	ed85 5a00 	vstr	s10, [r5]
 8006fa6:	ed96 1a01 	vldr	s2, [r6, #4]
 8006faa:	edd7 5a01 	vldr	s11, [r7, #4]
 8006fae:	ed92 aa00 	vldr	s20, [r2]
 8006fb2:	ed91 6a00 	vldr	s12, [r1]
 8006fb6:	ed9e 9a00 	vldr	s18, [lr]
 8006fba:	ed95 5a01 	vldr	s10, [r5, #4]
 8006fbe:	eddc 6a01 	vldr	s13, [ip, #4]
 8006fc2:	edd0 9a01 	vldr	s19, [r0, #4]
 8006fc6:	ee73 0ae0 	vsub.f32	s1, s7, s1
 8006fca:	ee71 2a46 	vsub.f32	s5, s2, s12
 8006fce:	ee75 3aca 	vsub.f32	s7, s11, s20
 8006fd2:	ee37 0a60 	vsub.f32	s0, s14, s1
 8006fd6:	ee33 8aa2 	vadd.f32	s16, s7, s5
 8006fda:	ee37 7a20 	vadd.f32	s14, s14, s1
 8006fde:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8006fe2:	ee37 2ac2 	vsub.f32	s4, s15, s4
 8006fe6:	ee79 3a05 	vadd.f32	s7, s18, s10
 8006fea:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8006fee:	ee39 5a45 	vsub.f32	s10, s18, s10
 8006ff2:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 8006ff6:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8006ffa:	ee75 5a8a 	vadd.f32	s11, s11, s20
 8006ffe:	ee31 6a06 	vadd.f32	s12, s2, s12
 8007002:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8007006:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800700a:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800700e:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8007012:	ee33 3a68 	vsub.f32	s6, s6, s17
 8007016:	ee36 0a88 	vadd.f32	s0, s13, s16
 800701a:	ee75 8a86 	vadd.f32	s17, s11, s12
 800701e:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8007022:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8007026:	ee75 6a62 	vsub.f32	s13, s10, s5
 800702a:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800702e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8007032:	ee33 1a89 	vadd.f32	s2, s7, s18
 8007036:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800703a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800703e:	ee75 4a22 	vadd.f32	s9, s10, s5
 8007042:	ee32 5a27 	vadd.f32	s10, s4, s15
 8007046:	ee72 7a67 	vsub.f32	s15, s4, s15
 800704a:	ee33 8a06 	vadd.f32	s16, s6, s12
 800704e:	ee75 2a87 	vadd.f32	s5, s11, s14
 8007052:	ee31 9a28 	vadd.f32	s18, s2, s17
 8007056:	ee33 6a46 	vsub.f32	s12, s6, s12
 800705a:	ee74 0a61 	vsub.f32	s1, s8, s3
 800705e:	ee33 2a80 	vadd.f32	s4, s7, s0
 8007062:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8007066:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800706a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800706e:	ee31 1a68 	vsub.f32	s2, s2, s17
 8007072:	ee34 4a21 	vadd.f32	s8, s8, s3
 8007076:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800707a:	ee74 4a85 	vadd.f32	s9, s9, s10
 800707e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8007082:	44d8      	add	r8, fp
 8007084:	45c1      	cmp	r9, r8
 8007086:	ed8e 9a00 	vstr	s18, [lr]
 800708a:	ed85 1a01 	vstr	s2, [r5, #4]
 800708e:	449e      	add	lr, r3
 8007090:	ed8c 8a00 	vstr	s16, [ip]
 8007094:	441d      	add	r5, r3
 8007096:	ed80 6a00 	vstr	s12, [r0]
 800709a:	edcc 0a01 	vstr	s1, [ip, #4]
 800709e:	ed80 4a01 	vstr	s8, [r0, #4]
 80070a2:	449c      	add	ip, r3
 80070a4:	ed87 2a00 	vstr	s4, [r7]
 80070a8:	4418      	add	r0, r3
 80070aa:	ed41 3a01 	vstr	s7, [r1, #-4]
 80070ae:	ed42 2a01 	vstr	s5, [r2, #-4]
 80070b2:	ed86 7a00 	vstr	s14, [r6]
 80070b6:	ed87 3a01 	vstr	s6, [r7, #4]
 80070ba:	edc1 4a00 	vstr	s9, [r1]
 80070be:	441f      	add	r7, r3
 80070c0:	edc2 5a00 	vstr	s11, [r2]
 80070c4:	4419      	add	r1, r3
 80070c6:	edc6 6a01 	vstr	s13, [r6, #4]
 80070ca:	441a      	add	r2, r3
 80070cc:	441e      	add	r6, r3
 80070ce:	f63f af44 	bhi.w	8006f5a <arm_radix8_butterfly_f32+0x66>
 80070d2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80070d4:	2907      	cmp	r1, #7
 80070d6:	4620      	mov	r0, r4
 80070d8:	f240 81e9 	bls.w	80074ae <arm_radix8_butterfly_f32+0x5ba>
 80070dc:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 80070e0:	193e      	adds	r6, r7, r4
 80070e2:	1935      	adds	r5, r6, r4
 80070e4:	9c03      	ldr	r4, [sp, #12]
 80070e6:	9000      	str	r0, [sp, #0]
 80070e8:	4622      	mov	r2, r4
 80070ea:	3201      	adds	r2, #1
 80070ec:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80070f0:	9900      	ldr	r1, [sp, #0]
 80070f2:	1828      	adds	r0, r5, r0
 80070f4:	eb00 0e01 	add.w	lr, r0, r1
 80070f8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80070fa:	440a      	add	r2, r1
 80070fc:	eb04 0c01 	add.w	ip, r4, r1
 8007100:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8007104:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 8007108:	9a00      	ldr	r2, [sp, #0]
 800710a:	940f      	str	r4, [sp, #60]	@ 0x3c
 800710c:	00ed      	lsls	r5, r5, #3
 800710e:	9511      	str	r5, [sp, #68]	@ 0x44
 8007110:	00d5      	lsls	r5, r2, #3
 8007112:	950d      	str	r5, [sp, #52]	@ 0x34
 8007114:	9d01      	ldr	r5, [sp, #4]
 8007116:	3508      	adds	r5, #8
 8007118:	9516      	str	r5, [sp, #88]	@ 0x58
 800711a:	9d02      	ldr	r5, [sp, #8]
 800711c:	3508      	adds	r5, #8
 800711e:	0114      	lsls	r4, r2, #4
 8007120:	9517      	str	r5, [sp, #92]	@ 0x5c
 8007122:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007124:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8007126:	940e      	str	r4, [sp, #56]	@ 0x38
 8007128:	00c0      	lsls	r0, r0, #3
 800712a:	9010      	str	r0, [sp, #64]	@ 0x40
 800712c:	18aa      	adds	r2, r5, r2
 800712e:	9207      	str	r2, [sp, #28]
 8007130:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007132:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8007134:	18aa      	adds	r2, r5, r2
 8007136:	9208      	str	r2, [sp, #32]
 8007138:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800713a:	18aa      	adds	r2, r5, r2
 800713c:	9209      	str	r2, [sp, #36]	@ 0x24
 800713e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007142:	f10e 0204 	add.w	r2, lr, #4
 8007146:	920a      	str	r2, [sp, #40]	@ 0x28
 8007148:	00c9      	lsls	r1, r1, #3
 800714a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800714c:	310c      	adds	r1, #12
 800714e:	00f6      	lsls	r6, r6, #3
 8007150:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8007154:	9114      	str	r1, [sp, #80]	@ 0x50
 8007156:	18a9      	adds	r1, r5, r2
 8007158:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800715a:	9612      	str	r6, [sp, #72]	@ 0x48
 800715c:	00ff      	lsls	r7, r7, #3
 800715e:	19ae      	adds	r6, r5, r6
 8007160:	3008      	adds	r0, #8
 8007162:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8007166:	9606      	str	r6, [sp, #24]
 8007168:	9019      	str	r0, [sp, #100]	@ 0x64
 800716a:	18aa      	adds	r2, r5, r2
 800716c:	0164      	lsls	r4, r4, #5
 800716e:	19ee      	adds	r6, r5, r7
 8007170:	f10c 000c 	add.w	r0, ip, #12
 8007174:	9713      	str	r7, [sp, #76]	@ 0x4c
 8007176:	9604      	str	r6, [sp, #16]
 8007178:	9015      	str	r0, [sp, #84]	@ 0x54
 800717a:	9103      	str	r1, [sp, #12]
 800717c:	9205      	str	r2, [sp, #20]
 800717e:	f104 0208 	add.w	r2, r4, #8
 8007182:	9218      	str	r2, [sp, #96]	@ 0x60
 8007184:	f04f 0801 	mov.w	r8, #1
 8007188:	2200      	movs	r2, #0
 800718a:	f102 0108 	add.w	r1, r2, #8
 800718e:	460f      	mov	r7, r1
 8007190:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007192:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8007194:	188e      	adds	r6, r1, r2
 8007196:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8007198:	188d      	adds	r5, r1, r2
 800719a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800719c:	188c      	adds	r4, r1, r2
 800719e:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80071a0:	1888      	adds	r0, r1, r2
 80071a2:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80071a4:	eb01 0c02 	add.w	ip, r1, r2
 80071a8:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80071aa:	440a      	add	r2, r1
 80071ac:	9903      	ldr	r1, [sp, #12]
 80071ae:	edd1 fa00 	vldr	s31, [r1]
 80071b2:	9905      	ldr	r1, [sp, #20]
 80071b4:	ed91 fa00 	vldr	s30, [r1]
 80071b8:	9904      	ldr	r1, [sp, #16]
 80071ba:	edd1 ea00 	vldr	s29, [r1]
 80071be:	9906      	ldr	r1, [sp, #24]
 80071c0:	ed91 ea00 	vldr	s28, [r1]
 80071c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071c6:	edd1 da00 	vldr	s27, [r1]
 80071ca:	9908      	ldr	r1, [sp, #32]
 80071cc:	ed91 da00 	vldr	s26, [r1]
 80071d0:	9907      	ldr	r1, [sp, #28]
 80071d2:	edd1 ca00 	vldr	s25, [r1]
 80071d6:	9903      	ldr	r1, [sp, #12]
 80071d8:	ed91 ca01 	vldr	s24, [r1, #4]
 80071dc:	9905      	ldr	r1, [sp, #20]
 80071de:	edd1 ba01 	vldr	s23, [r1, #4]
 80071e2:	9904      	ldr	r1, [sp, #16]
 80071e4:	edd1 aa01 	vldr	s21, [r1, #4]
 80071e8:	9906      	ldr	r1, [sp, #24]
 80071ea:	ed91 aa01 	vldr	s20, [r1, #4]
 80071ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071f0:	edd1 7a01 	vldr	s15, [r1, #4]
 80071f4:	9908      	ldr	r1, [sp, #32]
 80071f6:	edcd 7a00 	vstr	s15, [sp]
 80071fa:	edd1 7a01 	vldr	s15, [r1, #4]
 80071fe:	9907      	ldr	r1, [sp, #28]
 8007200:	edcd 7a01 	vstr	s15, [sp, #4]
 8007204:	edd1 7a01 	vldr	s15, [r1, #4]
 8007208:	eb0a 0e07 	add.w	lr, sl, r7
 800720c:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800720e:	edcd 7a02 	vstr	s15, [sp, #8]
 8007212:	eb0c 010a 	add.w	r1, ip, sl
 8007216:	4456      	add	r6, sl
 8007218:	4455      	add	r5, sl
 800721a:	4454      	add	r4, sl
 800721c:	4450      	add	r0, sl
 800721e:	4452      	add	r2, sl
 8007220:	46c4      	mov	ip, r8
 8007222:	e001      	b.n	8007228 <arm_radix8_butterfly_f32+0x334>
 8007224:	3f3504f3 	.word	0x3f3504f3
 8007228:	ed96 5a00 	vldr	s10, [r6]
 800722c:	ed52 9a01 	vldr	s19, [r2, #-4]
 8007230:	ed11 6a01 	vldr	s12, [r1, #-4]
 8007234:	edd0 7a00 	vldr	s15, [r0]
 8007238:	ed17 7a01 	vldr	s14, [r7, #-4]
 800723c:	edde 3a00 	vldr	s7, [lr]
 8007240:	ed94 3a00 	vldr	s6, [r4]
 8007244:	ed95 2a00 	vldr	s4, [r5]
 8007248:	ed9e 0a01 	vldr	s0, [lr, #4]
 800724c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8007250:	ee32 1a06 	vadd.f32	s2, s4, s12
 8007254:	ee33 4a29 	vadd.f32	s8, s6, s19
 8007258:	ee77 4a87 	vadd.f32	s9, s15, s14
 800725c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8007260:	ee71 6a24 	vadd.f32	s13, s2, s9
 8007264:	ee32 2a46 	vsub.f32	s4, s4, s12
 8007268:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800726c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007270:	ed8e 6a00 	vstr	s12, [lr]
 8007274:	edd0 8a01 	vldr	s17, [r0, #4]
 8007278:	ed95 9a01 	vldr	s18, [r5, #4]
 800727c:	edd1 2a00 	vldr	s5, [r1]
 8007280:	ed97 7a00 	vldr	s14, [r7]
 8007284:	edd4 0a01 	vldr	s1, [r4, #4]
 8007288:	ed96 6a01 	vldr	s12, [r6, #4]
 800728c:	edd2 5a00 	vldr	s11, [r2]
 8007290:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8007294:	ee33 3a69 	vsub.f32	s6, s6, s19
 8007298:	ee39 5a62 	vsub.f32	s10, s18, s5
 800729c:	ee78 9ac7 	vsub.f32	s19, s17, s14
 80072a0:	ee38 4a44 	vsub.f32	s8, s16, s8
 80072a4:	ee38 7a87 	vadd.f32	s14, s17, s14
 80072a8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80072ac:	ee79 2a22 	vadd.f32	s5, s18, s5
 80072b0:	ee75 8a69 	vsub.f32	s17, s10, s19
 80072b4:	ee32 9a27 	vadd.f32	s18, s4, s15
 80072b8:	ee35 5a29 	vadd.f32	s10, s10, s19
 80072bc:	ee72 7a67 	vsub.f32	s15, s4, s15
 80072c0:	ee30 2a06 	vadd.f32	s4, s0, s12
 80072c4:	ee69 9a0b 	vmul.f32	s19, s18, s22
 80072c8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80072cc:	ee32 9a08 	vadd.f32	s18, s4, s16
 80072d0:	ee68 8a8b 	vmul.f32	s17, s17, s22
 80072d4:	ee32 2a48 	vsub.f32	s4, s4, s16
 80072d8:	ee71 4a64 	vsub.f32	s9, s2, s9
 80072dc:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80072e0:	ee32 1a87 	vadd.f32	s2, s5, s14
 80072e4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80072e8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80072ec:	ee30 6a46 	vsub.f32	s12, s0, s12
 80072f0:	ee73 0a29 	vadd.f32	s1, s6, s19
 80072f4:	ee36 0a28 	vadd.f32	s0, s12, s17
 80072f8:	ee33 3a69 	vsub.f32	s6, s6, s19
 80072fc:	ee32 7a64 	vsub.f32	s14, s4, s9
 8007300:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8007304:	ee36 6a68 	vsub.f32	s12, s12, s17
 8007308:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800730c:	ee75 8a85 	vadd.f32	s17, s11, s10
 8007310:	ee74 3a22 	vadd.f32	s7, s8, s5
 8007314:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8007318:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800731c:	ee79 1a41 	vsub.f32	s3, s18, s2
 8007320:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8007324:	ee76 5a43 	vsub.f32	s11, s12, s6
 8007328:	ee74 2a62 	vsub.f32	s5, s8, s5
 800732c:	ee72 4a24 	vadd.f32	s9, s4, s9
 8007330:	ee30 4a60 	vsub.f32	s8, s0, s1
 8007334:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8007338:	ee30 0a20 	vadd.f32	s0, s0, s1
 800733c:	ee77 9a85 	vadd.f32	s19, s15, s10
 8007340:	ee36 6a03 	vadd.f32	s12, s12, s6
 8007344:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8007348:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800734c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8007350:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8007354:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8007358:	ee39 1a01 	vadd.f32	s2, s18, s2
 800735c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8007360:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8007364:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8007368:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800736c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8007370:	ee35 3a03 	vadd.f32	s6, s10, s6
 8007374:	ee72 6a66 	vsub.f32	s13, s4, s13
 8007378:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800737c:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8007380:	ed9d 4a02 	vldr	s8, [sp, #8]
 8007384:	ed8e 1a01 	vstr	s2, [lr, #4]
 8007388:	ee77 3a63 	vsub.f32	s7, s14, s7
 800738c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8007390:	ed9d 7a01 	vldr	s14, [sp, #4]
 8007394:	ed86 3a00 	vstr	s6, [r6]
 8007398:	ee30 9a89 	vadd.f32	s18, s1, s18
 800739c:	ee32 2a05 	vadd.f32	s4, s4, s10
 80073a0:	ee6d 0a22 	vmul.f32	s1, s26, s5
 80073a4:	ee31 8ac8 	vsub.f32	s16, s3, s16
 80073a8:	ee67 2a22 	vmul.f32	s5, s14, s5
 80073ac:	ee64 1a00 	vmul.f32	s3, s8, s0
 80073b0:	ee27 7a24 	vmul.f32	s14, s14, s9
 80073b4:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 80073b8:	ee6d 4a24 	vmul.f32	s9, s26, s9
 80073bc:	ee64 8a28 	vmul.f32	s17, s8, s17
 80073c0:	ed9d 4a00 	vldr	s8, [sp]
 80073c4:	edc6 6a01 	vstr	s13, [r6, #4]
 80073c8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80073cc:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 80073d0:	ee64 9a29 	vmul.f32	s19, s8, s19
 80073d4:	ee24 4a25 	vmul.f32	s8, s8, s11
 80073d8:	ee30 7a87 	vadd.f32	s14, s1, s14
 80073dc:	ee74 4a84 	vadd.f32	s9, s9, s8
 80073e0:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80073e4:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80073e8:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80073ec:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80073f0:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80073f4:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80073f8:	ee75 1a21 	vadd.f32	s3, s10, s3
 80073fc:	ee30 0a68 	vsub.f32	s0, s0, s17
 8007400:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8007404:	ee70 0a84 	vadd.f32	s1, s1, s8
 8007408:	ee36 6a67 	vsub.f32	s12, s12, s15
 800740c:	44dc      	add	ip, fp
 800740e:	45e1      	cmp	r9, ip
 8007410:	ed84 9a00 	vstr	s18, [r4]
 8007414:	edc4 3a01 	vstr	s7, [r4, #4]
 8007418:	449e      	add	lr, r3
 800741a:	ed02 7a01 	vstr	s14, [r2, #-4]
 800741e:	edc2 2a00 	vstr	s5, [r2]
 8007422:	441e      	add	r6, r3
 8007424:	ed85 2a00 	vstr	s4, [r5]
 8007428:	ed85 8a01 	vstr	s16, [r5, #4]
 800742c:	441c      	add	r4, r3
 800742e:	ed47 1a01 	vstr	s3, [r7, #-4]
 8007432:	ed87 0a00 	vstr	s0, [r7]
 8007436:	441a      	add	r2, r3
 8007438:	ed41 4a01 	vstr	s9, [r1, #-4]
 800743c:	edc1 9a00 	vstr	s19, [r1]
 8007440:	441d      	add	r5, r3
 8007442:	edc0 0a00 	vstr	s1, [r0]
 8007446:	441f      	add	r7, r3
 8007448:	ed80 6a01 	vstr	s12, [r0, #4]
 800744c:	4419      	add	r1, r3
 800744e:	4418      	add	r0, r3
 8007450:	f63f aeea 	bhi.w	8007228 <arm_radix8_butterfly_f32+0x334>
 8007454:	9a03      	ldr	r2, [sp, #12]
 8007456:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007458:	440a      	add	r2, r1
 800745a:	9203      	str	r2, [sp, #12]
 800745c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800745e:	9a05      	ldr	r2, [sp, #20]
 8007460:	440a      	add	r2, r1
 8007462:	9205      	str	r2, [sp, #20]
 8007464:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007466:	9a04      	ldr	r2, [sp, #16]
 8007468:	440a      	add	r2, r1
 800746a:	9204      	str	r2, [sp, #16]
 800746c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800746e:	9a06      	ldr	r2, [sp, #24]
 8007470:	440a      	add	r2, r1
 8007472:	9206      	str	r2, [sp, #24]
 8007474:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8007476:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007478:	440a      	add	r2, r1
 800747a:	9209      	str	r2, [sp, #36]	@ 0x24
 800747c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800747e:	9a08      	ldr	r2, [sp, #32]
 8007480:	440a      	add	r2, r1
 8007482:	9208      	str	r2, [sp, #32]
 8007484:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007486:	9a07      	ldr	r2, [sp, #28]
 8007488:	440a      	add	r2, r1
 800748a:	9207      	str	r2, [sp, #28]
 800748c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800748e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007490:	f108 0801 	add.w	r8, r8, #1
 8007494:	3208      	adds	r2, #8
 8007496:	4588      	cmp	r8, r1
 8007498:	920a      	str	r2, [sp, #40]	@ 0x28
 800749a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800749c:	f47f ae75 	bne.w	800718a <arm_radix8_butterfly_f32+0x296>
 80074a0:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 80074a4:	9300      	str	r3, [sp, #0]
 80074a6:	46c3      	mov	fp, r8
 80074a8:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 80074ac:	e532      	b.n	8006f14 <arm_radix8_butterfly_f32+0x20>
 80074ae:	b01d      	add	sp, #116	@ 0x74
 80074b0:	ecbd 8b10 	vpop	{d8-d15}
 80074b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074b8 <__cvt>:
 80074b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074bc:	ec57 6b10 	vmov	r6, r7, d0
 80074c0:	2f00      	cmp	r7, #0
 80074c2:	460c      	mov	r4, r1
 80074c4:	4619      	mov	r1, r3
 80074c6:	463b      	mov	r3, r7
 80074c8:	bfbb      	ittet	lt
 80074ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80074ce:	461f      	movlt	r7, r3
 80074d0:	2300      	movge	r3, #0
 80074d2:	232d      	movlt	r3, #45	@ 0x2d
 80074d4:	700b      	strb	r3, [r1, #0]
 80074d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80074dc:	4691      	mov	r9, r2
 80074de:	f023 0820 	bic.w	r8, r3, #32
 80074e2:	bfbc      	itt	lt
 80074e4:	4632      	movlt	r2, r6
 80074e6:	4616      	movlt	r6, r2
 80074e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80074ec:	d005      	beq.n	80074fa <__cvt+0x42>
 80074ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80074f2:	d100      	bne.n	80074f6 <__cvt+0x3e>
 80074f4:	3401      	adds	r4, #1
 80074f6:	2102      	movs	r1, #2
 80074f8:	e000      	b.n	80074fc <__cvt+0x44>
 80074fa:	2103      	movs	r1, #3
 80074fc:	ab03      	add	r3, sp, #12
 80074fe:	9301      	str	r3, [sp, #4]
 8007500:	ab02      	add	r3, sp, #8
 8007502:	9300      	str	r3, [sp, #0]
 8007504:	ec47 6b10 	vmov	d0, r6, r7
 8007508:	4653      	mov	r3, sl
 800750a:	4622      	mov	r2, r4
 800750c:	f000 fe4c 	bl	80081a8 <_dtoa_r>
 8007510:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007514:	4605      	mov	r5, r0
 8007516:	d119      	bne.n	800754c <__cvt+0x94>
 8007518:	f019 0f01 	tst.w	r9, #1
 800751c:	d00e      	beq.n	800753c <__cvt+0x84>
 800751e:	eb00 0904 	add.w	r9, r0, r4
 8007522:	2200      	movs	r2, #0
 8007524:	2300      	movs	r3, #0
 8007526:	4630      	mov	r0, r6
 8007528:	4639      	mov	r1, r7
 800752a:	f7f9 fb4d 	bl	8000bc8 <__aeabi_dcmpeq>
 800752e:	b108      	cbz	r0, 8007534 <__cvt+0x7c>
 8007530:	f8cd 900c 	str.w	r9, [sp, #12]
 8007534:	2230      	movs	r2, #48	@ 0x30
 8007536:	9b03      	ldr	r3, [sp, #12]
 8007538:	454b      	cmp	r3, r9
 800753a:	d31e      	bcc.n	800757a <__cvt+0xc2>
 800753c:	9b03      	ldr	r3, [sp, #12]
 800753e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007540:	1b5b      	subs	r3, r3, r5
 8007542:	4628      	mov	r0, r5
 8007544:	6013      	str	r3, [r2, #0]
 8007546:	b004      	add	sp, #16
 8007548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007550:	eb00 0904 	add.w	r9, r0, r4
 8007554:	d1e5      	bne.n	8007522 <__cvt+0x6a>
 8007556:	7803      	ldrb	r3, [r0, #0]
 8007558:	2b30      	cmp	r3, #48	@ 0x30
 800755a:	d10a      	bne.n	8007572 <__cvt+0xba>
 800755c:	2200      	movs	r2, #0
 800755e:	2300      	movs	r3, #0
 8007560:	4630      	mov	r0, r6
 8007562:	4639      	mov	r1, r7
 8007564:	f7f9 fb30 	bl	8000bc8 <__aeabi_dcmpeq>
 8007568:	b918      	cbnz	r0, 8007572 <__cvt+0xba>
 800756a:	f1c4 0401 	rsb	r4, r4, #1
 800756e:	f8ca 4000 	str.w	r4, [sl]
 8007572:	f8da 3000 	ldr.w	r3, [sl]
 8007576:	4499      	add	r9, r3
 8007578:	e7d3      	b.n	8007522 <__cvt+0x6a>
 800757a:	1c59      	adds	r1, r3, #1
 800757c:	9103      	str	r1, [sp, #12]
 800757e:	701a      	strb	r2, [r3, #0]
 8007580:	e7d9      	b.n	8007536 <__cvt+0x7e>

08007582 <__exponent>:
 8007582:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007584:	2900      	cmp	r1, #0
 8007586:	bfba      	itte	lt
 8007588:	4249      	neglt	r1, r1
 800758a:	232d      	movlt	r3, #45	@ 0x2d
 800758c:	232b      	movge	r3, #43	@ 0x2b
 800758e:	2909      	cmp	r1, #9
 8007590:	7002      	strb	r2, [r0, #0]
 8007592:	7043      	strb	r3, [r0, #1]
 8007594:	dd29      	ble.n	80075ea <__exponent+0x68>
 8007596:	f10d 0307 	add.w	r3, sp, #7
 800759a:	461d      	mov	r5, r3
 800759c:	270a      	movs	r7, #10
 800759e:	461a      	mov	r2, r3
 80075a0:	fbb1 f6f7 	udiv	r6, r1, r7
 80075a4:	fb07 1416 	mls	r4, r7, r6, r1
 80075a8:	3430      	adds	r4, #48	@ 0x30
 80075aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075ae:	460c      	mov	r4, r1
 80075b0:	2c63      	cmp	r4, #99	@ 0x63
 80075b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80075b6:	4631      	mov	r1, r6
 80075b8:	dcf1      	bgt.n	800759e <__exponent+0x1c>
 80075ba:	3130      	adds	r1, #48	@ 0x30
 80075bc:	1e94      	subs	r4, r2, #2
 80075be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80075c2:	1c41      	adds	r1, r0, #1
 80075c4:	4623      	mov	r3, r4
 80075c6:	42ab      	cmp	r3, r5
 80075c8:	d30a      	bcc.n	80075e0 <__exponent+0x5e>
 80075ca:	f10d 0309 	add.w	r3, sp, #9
 80075ce:	1a9b      	subs	r3, r3, r2
 80075d0:	42ac      	cmp	r4, r5
 80075d2:	bf88      	it	hi
 80075d4:	2300      	movhi	r3, #0
 80075d6:	3302      	adds	r3, #2
 80075d8:	4403      	add	r3, r0
 80075da:	1a18      	subs	r0, r3, r0
 80075dc:	b003      	add	sp, #12
 80075de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80075e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80075e8:	e7ed      	b.n	80075c6 <__exponent+0x44>
 80075ea:	2330      	movs	r3, #48	@ 0x30
 80075ec:	3130      	adds	r1, #48	@ 0x30
 80075ee:	7083      	strb	r3, [r0, #2]
 80075f0:	70c1      	strb	r1, [r0, #3]
 80075f2:	1d03      	adds	r3, r0, #4
 80075f4:	e7f1      	b.n	80075da <__exponent+0x58>
	...

080075f8 <_printf_float>:
 80075f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fc:	b08d      	sub	sp, #52	@ 0x34
 80075fe:	460c      	mov	r4, r1
 8007600:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007604:	4616      	mov	r6, r2
 8007606:	461f      	mov	r7, r3
 8007608:	4605      	mov	r5, r0
 800760a:	f000 fccd 	bl	8007fa8 <_localeconv_r>
 800760e:	6803      	ldr	r3, [r0, #0]
 8007610:	9304      	str	r3, [sp, #16]
 8007612:	4618      	mov	r0, r3
 8007614:	f7f8 feac 	bl	8000370 <strlen>
 8007618:	2300      	movs	r3, #0
 800761a:	930a      	str	r3, [sp, #40]	@ 0x28
 800761c:	f8d8 3000 	ldr.w	r3, [r8]
 8007620:	9005      	str	r0, [sp, #20]
 8007622:	3307      	adds	r3, #7
 8007624:	f023 0307 	bic.w	r3, r3, #7
 8007628:	f103 0208 	add.w	r2, r3, #8
 800762c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007630:	f8d4 b000 	ldr.w	fp, [r4]
 8007634:	f8c8 2000 	str.w	r2, [r8]
 8007638:	e9d3 8900 	ldrd	r8, r9, [r3]
 800763c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007640:	9307      	str	r3, [sp, #28]
 8007642:	f8cd 8018 	str.w	r8, [sp, #24]
 8007646:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800764a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800764e:	4b9c      	ldr	r3, [pc, #624]	@ (80078c0 <_printf_float+0x2c8>)
 8007650:	f04f 32ff 	mov.w	r2, #4294967295
 8007654:	f7f9 faea 	bl	8000c2c <__aeabi_dcmpun>
 8007658:	bb70      	cbnz	r0, 80076b8 <_printf_float+0xc0>
 800765a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800765e:	4b98      	ldr	r3, [pc, #608]	@ (80078c0 <_printf_float+0x2c8>)
 8007660:	f04f 32ff 	mov.w	r2, #4294967295
 8007664:	f7f9 fac4 	bl	8000bf0 <__aeabi_dcmple>
 8007668:	bb30      	cbnz	r0, 80076b8 <_printf_float+0xc0>
 800766a:	2200      	movs	r2, #0
 800766c:	2300      	movs	r3, #0
 800766e:	4640      	mov	r0, r8
 8007670:	4649      	mov	r1, r9
 8007672:	f7f9 fab3 	bl	8000bdc <__aeabi_dcmplt>
 8007676:	b110      	cbz	r0, 800767e <_printf_float+0x86>
 8007678:	232d      	movs	r3, #45	@ 0x2d
 800767a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800767e:	4a91      	ldr	r2, [pc, #580]	@ (80078c4 <_printf_float+0x2cc>)
 8007680:	4b91      	ldr	r3, [pc, #580]	@ (80078c8 <_printf_float+0x2d0>)
 8007682:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007686:	bf94      	ite	ls
 8007688:	4690      	movls	r8, r2
 800768a:	4698      	movhi	r8, r3
 800768c:	2303      	movs	r3, #3
 800768e:	6123      	str	r3, [r4, #16]
 8007690:	f02b 0304 	bic.w	r3, fp, #4
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	f04f 0900 	mov.w	r9, #0
 800769a:	9700      	str	r7, [sp, #0]
 800769c:	4633      	mov	r3, r6
 800769e:	aa0b      	add	r2, sp, #44	@ 0x2c
 80076a0:	4621      	mov	r1, r4
 80076a2:	4628      	mov	r0, r5
 80076a4:	f000 f9d2 	bl	8007a4c <_printf_common>
 80076a8:	3001      	adds	r0, #1
 80076aa:	f040 808d 	bne.w	80077c8 <_printf_float+0x1d0>
 80076ae:	f04f 30ff 	mov.w	r0, #4294967295
 80076b2:	b00d      	add	sp, #52	@ 0x34
 80076b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b8:	4642      	mov	r2, r8
 80076ba:	464b      	mov	r3, r9
 80076bc:	4640      	mov	r0, r8
 80076be:	4649      	mov	r1, r9
 80076c0:	f7f9 fab4 	bl	8000c2c <__aeabi_dcmpun>
 80076c4:	b140      	cbz	r0, 80076d8 <_printf_float+0xe0>
 80076c6:	464b      	mov	r3, r9
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	bfbc      	itt	lt
 80076cc:	232d      	movlt	r3, #45	@ 0x2d
 80076ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80076d2:	4a7e      	ldr	r2, [pc, #504]	@ (80078cc <_printf_float+0x2d4>)
 80076d4:	4b7e      	ldr	r3, [pc, #504]	@ (80078d0 <_printf_float+0x2d8>)
 80076d6:	e7d4      	b.n	8007682 <_printf_float+0x8a>
 80076d8:	6863      	ldr	r3, [r4, #4]
 80076da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80076de:	9206      	str	r2, [sp, #24]
 80076e0:	1c5a      	adds	r2, r3, #1
 80076e2:	d13b      	bne.n	800775c <_printf_float+0x164>
 80076e4:	2306      	movs	r3, #6
 80076e6:	6063      	str	r3, [r4, #4]
 80076e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80076ec:	2300      	movs	r3, #0
 80076ee:	6022      	str	r2, [r4, #0]
 80076f0:	9303      	str	r3, [sp, #12]
 80076f2:	ab0a      	add	r3, sp, #40	@ 0x28
 80076f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80076f8:	ab09      	add	r3, sp, #36	@ 0x24
 80076fa:	9300      	str	r3, [sp, #0]
 80076fc:	6861      	ldr	r1, [r4, #4]
 80076fe:	ec49 8b10 	vmov	d0, r8, r9
 8007702:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007706:	4628      	mov	r0, r5
 8007708:	f7ff fed6 	bl	80074b8 <__cvt>
 800770c:	9b06      	ldr	r3, [sp, #24]
 800770e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007710:	2b47      	cmp	r3, #71	@ 0x47
 8007712:	4680      	mov	r8, r0
 8007714:	d129      	bne.n	800776a <_printf_float+0x172>
 8007716:	1cc8      	adds	r0, r1, #3
 8007718:	db02      	blt.n	8007720 <_printf_float+0x128>
 800771a:	6863      	ldr	r3, [r4, #4]
 800771c:	4299      	cmp	r1, r3
 800771e:	dd41      	ble.n	80077a4 <_printf_float+0x1ac>
 8007720:	f1aa 0a02 	sub.w	sl, sl, #2
 8007724:	fa5f fa8a 	uxtb.w	sl, sl
 8007728:	3901      	subs	r1, #1
 800772a:	4652      	mov	r2, sl
 800772c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007730:	9109      	str	r1, [sp, #36]	@ 0x24
 8007732:	f7ff ff26 	bl	8007582 <__exponent>
 8007736:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007738:	1813      	adds	r3, r2, r0
 800773a:	2a01      	cmp	r2, #1
 800773c:	4681      	mov	r9, r0
 800773e:	6123      	str	r3, [r4, #16]
 8007740:	dc02      	bgt.n	8007748 <_printf_float+0x150>
 8007742:	6822      	ldr	r2, [r4, #0]
 8007744:	07d2      	lsls	r2, r2, #31
 8007746:	d501      	bpl.n	800774c <_printf_float+0x154>
 8007748:	3301      	adds	r3, #1
 800774a:	6123      	str	r3, [r4, #16]
 800774c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007750:	2b00      	cmp	r3, #0
 8007752:	d0a2      	beq.n	800769a <_printf_float+0xa2>
 8007754:	232d      	movs	r3, #45	@ 0x2d
 8007756:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800775a:	e79e      	b.n	800769a <_printf_float+0xa2>
 800775c:	9a06      	ldr	r2, [sp, #24]
 800775e:	2a47      	cmp	r2, #71	@ 0x47
 8007760:	d1c2      	bne.n	80076e8 <_printf_float+0xf0>
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1c0      	bne.n	80076e8 <_printf_float+0xf0>
 8007766:	2301      	movs	r3, #1
 8007768:	e7bd      	b.n	80076e6 <_printf_float+0xee>
 800776a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800776e:	d9db      	bls.n	8007728 <_printf_float+0x130>
 8007770:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007774:	d118      	bne.n	80077a8 <_printf_float+0x1b0>
 8007776:	2900      	cmp	r1, #0
 8007778:	6863      	ldr	r3, [r4, #4]
 800777a:	dd0b      	ble.n	8007794 <_printf_float+0x19c>
 800777c:	6121      	str	r1, [r4, #16]
 800777e:	b913      	cbnz	r3, 8007786 <_printf_float+0x18e>
 8007780:	6822      	ldr	r2, [r4, #0]
 8007782:	07d0      	lsls	r0, r2, #31
 8007784:	d502      	bpl.n	800778c <_printf_float+0x194>
 8007786:	3301      	adds	r3, #1
 8007788:	440b      	add	r3, r1
 800778a:	6123      	str	r3, [r4, #16]
 800778c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800778e:	f04f 0900 	mov.w	r9, #0
 8007792:	e7db      	b.n	800774c <_printf_float+0x154>
 8007794:	b913      	cbnz	r3, 800779c <_printf_float+0x1a4>
 8007796:	6822      	ldr	r2, [r4, #0]
 8007798:	07d2      	lsls	r2, r2, #31
 800779a:	d501      	bpl.n	80077a0 <_printf_float+0x1a8>
 800779c:	3302      	adds	r3, #2
 800779e:	e7f4      	b.n	800778a <_printf_float+0x192>
 80077a0:	2301      	movs	r3, #1
 80077a2:	e7f2      	b.n	800778a <_printf_float+0x192>
 80077a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80077a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077aa:	4299      	cmp	r1, r3
 80077ac:	db05      	blt.n	80077ba <_printf_float+0x1c2>
 80077ae:	6823      	ldr	r3, [r4, #0]
 80077b0:	6121      	str	r1, [r4, #16]
 80077b2:	07d8      	lsls	r0, r3, #31
 80077b4:	d5ea      	bpl.n	800778c <_printf_float+0x194>
 80077b6:	1c4b      	adds	r3, r1, #1
 80077b8:	e7e7      	b.n	800778a <_printf_float+0x192>
 80077ba:	2900      	cmp	r1, #0
 80077bc:	bfd4      	ite	le
 80077be:	f1c1 0202 	rsble	r2, r1, #2
 80077c2:	2201      	movgt	r2, #1
 80077c4:	4413      	add	r3, r2
 80077c6:	e7e0      	b.n	800778a <_printf_float+0x192>
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	055a      	lsls	r2, r3, #21
 80077cc:	d407      	bmi.n	80077de <_printf_float+0x1e6>
 80077ce:	6923      	ldr	r3, [r4, #16]
 80077d0:	4642      	mov	r2, r8
 80077d2:	4631      	mov	r1, r6
 80077d4:	4628      	mov	r0, r5
 80077d6:	47b8      	blx	r7
 80077d8:	3001      	adds	r0, #1
 80077da:	d12b      	bne.n	8007834 <_printf_float+0x23c>
 80077dc:	e767      	b.n	80076ae <_printf_float+0xb6>
 80077de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80077e2:	f240 80dd 	bls.w	80079a0 <_printf_float+0x3a8>
 80077e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80077ea:	2200      	movs	r2, #0
 80077ec:	2300      	movs	r3, #0
 80077ee:	f7f9 f9eb 	bl	8000bc8 <__aeabi_dcmpeq>
 80077f2:	2800      	cmp	r0, #0
 80077f4:	d033      	beq.n	800785e <_printf_float+0x266>
 80077f6:	4a37      	ldr	r2, [pc, #220]	@ (80078d4 <_printf_float+0x2dc>)
 80077f8:	2301      	movs	r3, #1
 80077fa:	4631      	mov	r1, r6
 80077fc:	4628      	mov	r0, r5
 80077fe:	47b8      	blx	r7
 8007800:	3001      	adds	r0, #1
 8007802:	f43f af54 	beq.w	80076ae <_printf_float+0xb6>
 8007806:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800780a:	4543      	cmp	r3, r8
 800780c:	db02      	blt.n	8007814 <_printf_float+0x21c>
 800780e:	6823      	ldr	r3, [r4, #0]
 8007810:	07d8      	lsls	r0, r3, #31
 8007812:	d50f      	bpl.n	8007834 <_printf_float+0x23c>
 8007814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007818:	4631      	mov	r1, r6
 800781a:	4628      	mov	r0, r5
 800781c:	47b8      	blx	r7
 800781e:	3001      	adds	r0, #1
 8007820:	f43f af45 	beq.w	80076ae <_printf_float+0xb6>
 8007824:	f04f 0900 	mov.w	r9, #0
 8007828:	f108 38ff 	add.w	r8, r8, #4294967295
 800782c:	f104 0a1a 	add.w	sl, r4, #26
 8007830:	45c8      	cmp	r8, r9
 8007832:	dc09      	bgt.n	8007848 <_printf_float+0x250>
 8007834:	6823      	ldr	r3, [r4, #0]
 8007836:	079b      	lsls	r3, r3, #30
 8007838:	f100 8103 	bmi.w	8007a42 <_printf_float+0x44a>
 800783c:	68e0      	ldr	r0, [r4, #12]
 800783e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007840:	4298      	cmp	r0, r3
 8007842:	bfb8      	it	lt
 8007844:	4618      	movlt	r0, r3
 8007846:	e734      	b.n	80076b2 <_printf_float+0xba>
 8007848:	2301      	movs	r3, #1
 800784a:	4652      	mov	r2, sl
 800784c:	4631      	mov	r1, r6
 800784e:	4628      	mov	r0, r5
 8007850:	47b8      	blx	r7
 8007852:	3001      	adds	r0, #1
 8007854:	f43f af2b 	beq.w	80076ae <_printf_float+0xb6>
 8007858:	f109 0901 	add.w	r9, r9, #1
 800785c:	e7e8      	b.n	8007830 <_printf_float+0x238>
 800785e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007860:	2b00      	cmp	r3, #0
 8007862:	dc39      	bgt.n	80078d8 <_printf_float+0x2e0>
 8007864:	4a1b      	ldr	r2, [pc, #108]	@ (80078d4 <_printf_float+0x2dc>)
 8007866:	2301      	movs	r3, #1
 8007868:	4631      	mov	r1, r6
 800786a:	4628      	mov	r0, r5
 800786c:	47b8      	blx	r7
 800786e:	3001      	adds	r0, #1
 8007870:	f43f af1d 	beq.w	80076ae <_printf_float+0xb6>
 8007874:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007878:	ea59 0303 	orrs.w	r3, r9, r3
 800787c:	d102      	bne.n	8007884 <_printf_float+0x28c>
 800787e:	6823      	ldr	r3, [r4, #0]
 8007880:	07d9      	lsls	r1, r3, #31
 8007882:	d5d7      	bpl.n	8007834 <_printf_float+0x23c>
 8007884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007888:	4631      	mov	r1, r6
 800788a:	4628      	mov	r0, r5
 800788c:	47b8      	blx	r7
 800788e:	3001      	adds	r0, #1
 8007890:	f43f af0d 	beq.w	80076ae <_printf_float+0xb6>
 8007894:	f04f 0a00 	mov.w	sl, #0
 8007898:	f104 0b1a 	add.w	fp, r4, #26
 800789c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800789e:	425b      	negs	r3, r3
 80078a0:	4553      	cmp	r3, sl
 80078a2:	dc01      	bgt.n	80078a8 <_printf_float+0x2b0>
 80078a4:	464b      	mov	r3, r9
 80078a6:	e793      	b.n	80077d0 <_printf_float+0x1d8>
 80078a8:	2301      	movs	r3, #1
 80078aa:	465a      	mov	r2, fp
 80078ac:	4631      	mov	r1, r6
 80078ae:	4628      	mov	r0, r5
 80078b0:	47b8      	blx	r7
 80078b2:	3001      	adds	r0, #1
 80078b4:	f43f aefb 	beq.w	80076ae <_printf_float+0xb6>
 80078b8:	f10a 0a01 	add.w	sl, sl, #1
 80078bc:	e7ee      	b.n	800789c <_printf_float+0x2a4>
 80078be:	bf00      	nop
 80078c0:	7fefffff 	.word	0x7fefffff
 80078c4:	0801dd24 	.word	0x0801dd24
 80078c8:	0801dd28 	.word	0x0801dd28
 80078cc:	0801dd2c 	.word	0x0801dd2c
 80078d0:	0801dd30 	.word	0x0801dd30
 80078d4:	0801dd34 	.word	0x0801dd34
 80078d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80078de:	4553      	cmp	r3, sl
 80078e0:	bfa8      	it	ge
 80078e2:	4653      	movge	r3, sl
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	4699      	mov	r9, r3
 80078e8:	dc36      	bgt.n	8007958 <_printf_float+0x360>
 80078ea:	f04f 0b00 	mov.w	fp, #0
 80078ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078f2:	f104 021a 	add.w	r2, r4, #26
 80078f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078f8:	9306      	str	r3, [sp, #24]
 80078fa:	eba3 0309 	sub.w	r3, r3, r9
 80078fe:	455b      	cmp	r3, fp
 8007900:	dc31      	bgt.n	8007966 <_printf_float+0x36e>
 8007902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007904:	459a      	cmp	sl, r3
 8007906:	dc3a      	bgt.n	800797e <_printf_float+0x386>
 8007908:	6823      	ldr	r3, [r4, #0]
 800790a:	07da      	lsls	r2, r3, #31
 800790c:	d437      	bmi.n	800797e <_printf_float+0x386>
 800790e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007910:	ebaa 0903 	sub.w	r9, sl, r3
 8007914:	9b06      	ldr	r3, [sp, #24]
 8007916:	ebaa 0303 	sub.w	r3, sl, r3
 800791a:	4599      	cmp	r9, r3
 800791c:	bfa8      	it	ge
 800791e:	4699      	movge	r9, r3
 8007920:	f1b9 0f00 	cmp.w	r9, #0
 8007924:	dc33      	bgt.n	800798e <_printf_float+0x396>
 8007926:	f04f 0800 	mov.w	r8, #0
 800792a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800792e:	f104 0b1a 	add.w	fp, r4, #26
 8007932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007934:	ebaa 0303 	sub.w	r3, sl, r3
 8007938:	eba3 0309 	sub.w	r3, r3, r9
 800793c:	4543      	cmp	r3, r8
 800793e:	f77f af79 	ble.w	8007834 <_printf_float+0x23c>
 8007942:	2301      	movs	r3, #1
 8007944:	465a      	mov	r2, fp
 8007946:	4631      	mov	r1, r6
 8007948:	4628      	mov	r0, r5
 800794a:	47b8      	blx	r7
 800794c:	3001      	adds	r0, #1
 800794e:	f43f aeae 	beq.w	80076ae <_printf_float+0xb6>
 8007952:	f108 0801 	add.w	r8, r8, #1
 8007956:	e7ec      	b.n	8007932 <_printf_float+0x33a>
 8007958:	4642      	mov	r2, r8
 800795a:	4631      	mov	r1, r6
 800795c:	4628      	mov	r0, r5
 800795e:	47b8      	blx	r7
 8007960:	3001      	adds	r0, #1
 8007962:	d1c2      	bne.n	80078ea <_printf_float+0x2f2>
 8007964:	e6a3      	b.n	80076ae <_printf_float+0xb6>
 8007966:	2301      	movs	r3, #1
 8007968:	4631      	mov	r1, r6
 800796a:	4628      	mov	r0, r5
 800796c:	9206      	str	r2, [sp, #24]
 800796e:	47b8      	blx	r7
 8007970:	3001      	adds	r0, #1
 8007972:	f43f ae9c 	beq.w	80076ae <_printf_float+0xb6>
 8007976:	9a06      	ldr	r2, [sp, #24]
 8007978:	f10b 0b01 	add.w	fp, fp, #1
 800797c:	e7bb      	b.n	80078f6 <_printf_float+0x2fe>
 800797e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007982:	4631      	mov	r1, r6
 8007984:	4628      	mov	r0, r5
 8007986:	47b8      	blx	r7
 8007988:	3001      	adds	r0, #1
 800798a:	d1c0      	bne.n	800790e <_printf_float+0x316>
 800798c:	e68f      	b.n	80076ae <_printf_float+0xb6>
 800798e:	9a06      	ldr	r2, [sp, #24]
 8007990:	464b      	mov	r3, r9
 8007992:	4442      	add	r2, r8
 8007994:	4631      	mov	r1, r6
 8007996:	4628      	mov	r0, r5
 8007998:	47b8      	blx	r7
 800799a:	3001      	adds	r0, #1
 800799c:	d1c3      	bne.n	8007926 <_printf_float+0x32e>
 800799e:	e686      	b.n	80076ae <_printf_float+0xb6>
 80079a0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079a4:	f1ba 0f01 	cmp.w	sl, #1
 80079a8:	dc01      	bgt.n	80079ae <_printf_float+0x3b6>
 80079aa:	07db      	lsls	r3, r3, #31
 80079ac:	d536      	bpl.n	8007a1c <_printf_float+0x424>
 80079ae:	2301      	movs	r3, #1
 80079b0:	4642      	mov	r2, r8
 80079b2:	4631      	mov	r1, r6
 80079b4:	4628      	mov	r0, r5
 80079b6:	47b8      	blx	r7
 80079b8:	3001      	adds	r0, #1
 80079ba:	f43f ae78 	beq.w	80076ae <_printf_float+0xb6>
 80079be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079c2:	4631      	mov	r1, r6
 80079c4:	4628      	mov	r0, r5
 80079c6:	47b8      	blx	r7
 80079c8:	3001      	adds	r0, #1
 80079ca:	f43f ae70 	beq.w	80076ae <_printf_float+0xb6>
 80079ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079d2:	2200      	movs	r2, #0
 80079d4:	2300      	movs	r3, #0
 80079d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079da:	f7f9 f8f5 	bl	8000bc8 <__aeabi_dcmpeq>
 80079de:	b9c0      	cbnz	r0, 8007a12 <_printf_float+0x41a>
 80079e0:	4653      	mov	r3, sl
 80079e2:	f108 0201 	add.w	r2, r8, #1
 80079e6:	4631      	mov	r1, r6
 80079e8:	4628      	mov	r0, r5
 80079ea:	47b8      	blx	r7
 80079ec:	3001      	adds	r0, #1
 80079ee:	d10c      	bne.n	8007a0a <_printf_float+0x412>
 80079f0:	e65d      	b.n	80076ae <_printf_float+0xb6>
 80079f2:	2301      	movs	r3, #1
 80079f4:	465a      	mov	r2, fp
 80079f6:	4631      	mov	r1, r6
 80079f8:	4628      	mov	r0, r5
 80079fa:	47b8      	blx	r7
 80079fc:	3001      	adds	r0, #1
 80079fe:	f43f ae56 	beq.w	80076ae <_printf_float+0xb6>
 8007a02:	f108 0801 	add.w	r8, r8, #1
 8007a06:	45d0      	cmp	r8, sl
 8007a08:	dbf3      	blt.n	80079f2 <_printf_float+0x3fa>
 8007a0a:	464b      	mov	r3, r9
 8007a0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a10:	e6df      	b.n	80077d2 <_printf_float+0x1da>
 8007a12:	f04f 0800 	mov.w	r8, #0
 8007a16:	f104 0b1a 	add.w	fp, r4, #26
 8007a1a:	e7f4      	b.n	8007a06 <_printf_float+0x40e>
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	4642      	mov	r2, r8
 8007a20:	e7e1      	b.n	80079e6 <_printf_float+0x3ee>
 8007a22:	2301      	movs	r3, #1
 8007a24:	464a      	mov	r2, r9
 8007a26:	4631      	mov	r1, r6
 8007a28:	4628      	mov	r0, r5
 8007a2a:	47b8      	blx	r7
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	f43f ae3e 	beq.w	80076ae <_printf_float+0xb6>
 8007a32:	f108 0801 	add.w	r8, r8, #1
 8007a36:	68e3      	ldr	r3, [r4, #12]
 8007a38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a3a:	1a5b      	subs	r3, r3, r1
 8007a3c:	4543      	cmp	r3, r8
 8007a3e:	dcf0      	bgt.n	8007a22 <_printf_float+0x42a>
 8007a40:	e6fc      	b.n	800783c <_printf_float+0x244>
 8007a42:	f04f 0800 	mov.w	r8, #0
 8007a46:	f104 0919 	add.w	r9, r4, #25
 8007a4a:	e7f4      	b.n	8007a36 <_printf_float+0x43e>

08007a4c <_printf_common>:
 8007a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a50:	4616      	mov	r6, r2
 8007a52:	4698      	mov	r8, r3
 8007a54:	688a      	ldr	r2, [r1, #8]
 8007a56:	690b      	ldr	r3, [r1, #16]
 8007a58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	bfb8      	it	lt
 8007a60:	4613      	movlt	r3, r2
 8007a62:	6033      	str	r3, [r6, #0]
 8007a64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a68:	4607      	mov	r7, r0
 8007a6a:	460c      	mov	r4, r1
 8007a6c:	b10a      	cbz	r2, 8007a72 <_printf_common+0x26>
 8007a6e:	3301      	adds	r3, #1
 8007a70:	6033      	str	r3, [r6, #0]
 8007a72:	6823      	ldr	r3, [r4, #0]
 8007a74:	0699      	lsls	r1, r3, #26
 8007a76:	bf42      	ittt	mi
 8007a78:	6833      	ldrmi	r3, [r6, #0]
 8007a7a:	3302      	addmi	r3, #2
 8007a7c:	6033      	strmi	r3, [r6, #0]
 8007a7e:	6825      	ldr	r5, [r4, #0]
 8007a80:	f015 0506 	ands.w	r5, r5, #6
 8007a84:	d106      	bne.n	8007a94 <_printf_common+0x48>
 8007a86:	f104 0a19 	add.w	sl, r4, #25
 8007a8a:	68e3      	ldr	r3, [r4, #12]
 8007a8c:	6832      	ldr	r2, [r6, #0]
 8007a8e:	1a9b      	subs	r3, r3, r2
 8007a90:	42ab      	cmp	r3, r5
 8007a92:	dc26      	bgt.n	8007ae2 <_printf_common+0x96>
 8007a94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a98:	6822      	ldr	r2, [r4, #0]
 8007a9a:	3b00      	subs	r3, #0
 8007a9c:	bf18      	it	ne
 8007a9e:	2301      	movne	r3, #1
 8007aa0:	0692      	lsls	r2, r2, #26
 8007aa2:	d42b      	bmi.n	8007afc <_printf_common+0xb0>
 8007aa4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007aa8:	4641      	mov	r1, r8
 8007aaa:	4638      	mov	r0, r7
 8007aac:	47c8      	blx	r9
 8007aae:	3001      	adds	r0, #1
 8007ab0:	d01e      	beq.n	8007af0 <_printf_common+0xa4>
 8007ab2:	6823      	ldr	r3, [r4, #0]
 8007ab4:	6922      	ldr	r2, [r4, #16]
 8007ab6:	f003 0306 	and.w	r3, r3, #6
 8007aba:	2b04      	cmp	r3, #4
 8007abc:	bf02      	ittt	eq
 8007abe:	68e5      	ldreq	r5, [r4, #12]
 8007ac0:	6833      	ldreq	r3, [r6, #0]
 8007ac2:	1aed      	subeq	r5, r5, r3
 8007ac4:	68a3      	ldr	r3, [r4, #8]
 8007ac6:	bf0c      	ite	eq
 8007ac8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007acc:	2500      	movne	r5, #0
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	bfc4      	itt	gt
 8007ad2:	1a9b      	subgt	r3, r3, r2
 8007ad4:	18ed      	addgt	r5, r5, r3
 8007ad6:	2600      	movs	r6, #0
 8007ad8:	341a      	adds	r4, #26
 8007ada:	42b5      	cmp	r5, r6
 8007adc:	d11a      	bne.n	8007b14 <_printf_common+0xc8>
 8007ade:	2000      	movs	r0, #0
 8007ae0:	e008      	b.n	8007af4 <_printf_common+0xa8>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	4652      	mov	r2, sl
 8007ae6:	4641      	mov	r1, r8
 8007ae8:	4638      	mov	r0, r7
 8007aea:	47c8      	blx	r9
 8007aec:	3001      	adds	r0, #1
 8007aee:	d103      	bne.n	8007af8 <_printf_common+0xac>
 8007af0:	f04f 30ff 	mov.w	r0, #4294967295
 8007af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af8:	3501      	adds	r5, #1
 8007afa:	e7c6      	b.n	8007a8a <_printf_common+0x3e>
 8007afc:	18e1      	adds	r1, r4, r3
 8007afe:	1c5a      	adds	r2, r3, #1
 8007b00:	2030      	movs	r0, #48	@ 0x30
 8007b02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b06:	4422      	add	r2, r4
 8007b08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b10:	3302      	adds	r3, #2
 8007b12:	e7c7      	b.n	8007aa4 <_printf_common+0x58>
 8007b14:	2301      	movs	r3, #1
 8007b16:	4622      	mov	r2, r4
 8007b18:	4641      	mov	r1, r8
 8007b1a:	4638      	mov	r0, r7
 8007b1c:	47c8      	blx	r9
 8007b1e:	3001      	adds	r0, #1
 8007b20:	d0e6      	beq.n	8007af0 <_printf_common+0xa4>
 8007b22:	3601      	adds	r6, #1
 8007b24:	e7d9      	b.n	8007ada <_printf_common+0x8e>
	...

08007b28 <_printf_i>:
 8007b28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b2c:	7e0f      	ldrb	r7, [r1, #24]
 8007b2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b30:	2f78      	cmp	r7, #120	@ 0x78
 8007b32:	4691      	mov	r9, r2
 8007b34:	4680      	mov	r8, r0
 8007b36:	460c      	mov	r4, r1
 8007b38:	469a      	mov	sl, r3
 8007b3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b3e:	d807      	bhi.n	8007b50 <_printf_i+0x28>
 8007b40:	2f62      	cmp	r7, #98	@ 0x62
 8007b42:	d80a      	bhi.n	8007b5a <_printf_i+0x32>
 8007b44:	2f00      	cmp	r7, #0
 8007b46:	f000 80d2 	beq.w	8007cee <_printf_i+0x1c6>
 8007b4a:	2f58      	cmp	r7, #88	@ 0x58
 8007b4c:	f000 80b9 	beq.w	8007cc2 <_printf_i+0x19a>
 8007b50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b58:	e03a      	b.n	8007bd0 <_printf_i+0xa8>
 8007b5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b5e:	2b15      	cmp	r3, #21
 8007b60:	d8f6      	bhi.n	8007b50 <_printf_i+0x28>
 8007b62:	a101      	add	r1, pc, #4	@ (adr r1, 8007b68 <_printf_i+0x40>)
 8007b64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b68:	08007bc1 	.word	0x08007bc1
 8007b6c:	08007bd5 	.word	0x08007bd5
 8007b70:	08007b51 	.word	0x08007b51
 8007b74:	08007b51 	.word	0x08007b51
 8007b78:	08007b51 	.word	0x08007b51
 8007b7c:	08007b51 	.word	0x08007b51
 8007b80:	08007bd5 	.word	0x08007bd5
 8007b84:	08007b51 	.word	0x08007b51
 8007b88:	08007b51 	.word	0x08007b51
 8007b8c:	08007b51 	.word	0x08007b51
 8007b90:	08007b51 	.word	0x08007b51
 8007b94:	08007cd5 	.word	0x08007cd5
 8007b98:	08007bff 	.word	0x08007bff
 8007b9c:	08007c8f 	.word	0x08007c8f
 8007ba0:	08007b51 	.word	0x08007b51
 8007ba4:	08007b51 	.word	0x08007b51
 8007ba8:	08007cf7 	.word	0x08007cf7
 8007bac:	08007b51 	.word	0x08007b51
 8007bb0:	08007bff 	.word	0x08007bff
 8007bb4:	08007b51 	.word	0x08007b51
 8007bb8:	08007b51 	.word	0x08007b51
 8007bbc:	08007c97 	.word	0x08007c97
 8007bc0:	6833      	ldr	r3, [r6, #0]
 8007bc2:	1d1a      	adds	r2, r3, #4
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	6032      	str	r2, [r6, #0]
 8007bc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bcc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	e09d      	b.n	8007d10 <_printf_i+0x1e8>
 8007bd4:	6833      	ldr	r3, [r6, #0]
 8007bd6:	6820      	ldr	r0, [r4, #0]
 8007bd8:	1d19      	adds	r1, r3, #4
 8007bda:	6031      	str	r1, [r6, #0]
 8007bdc:	0606      	lsls	r6, r0, #24
 8007bde:	d501      	bpl.n	8007be4 <_printf_i+0xbc>
 8007be0:	681d      	ldr	r5, [r3, #0]
 8007be2:	e003      	b.n	8007bec <_printf_i+0xc4>
 8007be4:	0645      	lsls	r5, r0, #25
 8007be6:	d5fb      	bpl.n	8007be0 <_printf_i+0xb8>
 8007be8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007bec:	2d00      	cmp	r5, #0
 8007bee:	da03      	bge.n	8007bf8 <_printf_i+0xd0>
 8007bf0:	232d      	movs	r3, #45	@ 0x2d
 8007bf2:	426d      	negs	r5, r5
 8007bf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bf8:	4859      	ldr	r0, [pc, #356]	@ (8007d60 <_printf_i+0x238>)
 8007bfa:	230a      	movs	r3, #10
 8007bfc:	e011      	b.n	8007c22 <_printf_i+0xfa>
 8007bfe:	6821      	ldr	r1, [r4, #0]
 8007c00:	6833      	ldr	r3, [r6, #0]
 8007c02:	0608      	lsls	r0, r1, #24
 8007c04:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c08:	d402      	bmi.n	8007c10 <_printf_i+0xe8>
 8007c0a:	0649      	lsls	r1, r1, #25
 8007c0c:	bf48      	it	mi
 8007c0e:	b2ad      	uxthmi	r5, r5
 8007c10:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c12:	4853      	ldr	r0, [pc, #332]	@ (8007d60 <_printf_i+0x238>)
 8007c14:	6033      	str	r3, [r6, #0]
 8007c16:	bf14      	ite	ne
 8007c18:	230a      	movne	r3, #10
 8007c1a:	2308      	moveq	r3, #8
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c22:	6866      	ldr	r6, [r4, #4]
 8007c24:	60a6      	str	r6, [r4, #8]
 8007c26:	2e00      	cmp	r6, #0
 8007c28:	bfa2      	ittt	ge
 8007c2a:	6821      	ldrge	r1, [r4, #0]
 8007c2c:	f021 0104 	bicge.w	r1, r1, #4
 8007c30:	6021      	strge	r1, [r4, #0]
 8007c32:	b90d      	cbnz	r5, 8007c38 <_printf_i+0x110>
 8007c34:	2e00      	cmp	r6, #0
 8007c36:	d04b      	beq.n	8007cd0 <_printf_i+0x1a8>
 8007c38:	4616      	mov	r6, r2
 8007c3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c3e:	fb03 5711 	mls	r7, r3, r1, r5
 8007c42:	5dc7      	ldrb	r7, [r0, r7]
 8007c44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c48:	462f      	mov	r7, r5
 8007c4a:	42bb      	cmp	r3, r7
 8007c4c:	460d      	mov	r5, r1
 8007c4e:	d9f4      	bls.n	8007c3a <_printf_i+0x112>
 8007c50:	2b08      	cmp	r3, #8
 8007c52:	d10b      	bne.n	8007c6c <_printf_i+0x144>
 8007c54:	6823      	ldr	r3, [r4, #0]
 8007c56:	07df      	lsls	r7, r3, #31
 8007c58:	d508      	bpl.n	8007c6c <_printf_i+0x144>
 8007c5a:	6923      	ldr	r3, [r4, #16]
 8007c5c:	6861      	ldr	r1, [r4, #4]
 8007c5e:	4299      	cmp	r1, r3
 8007c60:	bfde      	ittt	le
 8007c62:	2330      	movle	r3, #48	@ 0x30
 8007c64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c6c:	1b92      	subs	r2, r2, r6
 8007c6e:	6122      	str	r2, [r4, #16]
 8007c70:	f8cd a000 	str.w	sl, [sp]
 8007c74:	464b      	mov	r3, r9
 8007c76:	aa03      	add	r2, sp, #12
 8007c78:	4621      	mov	r1, r4
 8007c7a:	4640      	mov	r0, r8
 8007c7c:	f7ff fee6 	bl	8007a4c <_printf_common>
 8007c80:	3001      	adds	r0, #1
 8007c82:	d14a      	bne.n	8007d1a <_printf_i+0x1f2>
 8007c84:	f04f 30ff 	mov.w	r0, #4294967295
 8007c88:	b004      	add	sp, #16
 8007c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c8e:	6823      	ldr	r3, [r4, #0]
 8007c90:	f043 0320 	orr.w	r3, r3, #32
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	4833      	ldr	r0, [pc, #204]	@ (8007d64 <_printf_i+0x23c>)
 8007c98:	2778      	movs	r7, #120	@ 0x78
 8007c9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	6831      	ldr	r1, [r6, #0]
 8007ca2:	061f      	lsls	r7, r3, #24
 8007ca4:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ca8:	d402      	bmi.n	8007cb0 <_printf_i+0x188>
 8007caa:	065f      	lsls	r7, r3, #25
 8007cac:	bf48      	it	mi
 8007cae:	b2ad      	uxthmi	r5, r5
 8007cb0:	6031      	str	r1, [r6, #0]
 8007cb2:	07d9      	lsls	r1, r3, #31
 8007cb4:	bf44      	itt	mi
 8007cb6:	f043 0320 	orrmi.w	r3, r3, #32
 8007cba:	6023      	strmi	r3, [r4, #0]
 8007cbc:	b11d      	cbz	r5, 8007cc6 <_printf_i+0x19e>
 8007cbe:	2310      	movs	r3, #16
 8007cc0:	e7ac      	b.n	8007c1c <_printf_i+0xf4>
 8007cc2:	4827      	ldr	r0, [pc, #156]	@ (8007d60 <_printf_i+0x238>)
 8007cc4:	e7e9      	b.n	8007c9a <_printf_i+0x172>
 8007cc6:	6823      	ldr	r3, [r4, #0]
 8007cc8:	f023 0320 	bic.w	r3, r3, #32
 8007ccc:	6023      	str	r3, [r4, #0]
 8007cce:	e7f6      	b.n	8007cbe <_printf_i+0x196>
 8007cd0:	4616      	mov	r6, r2
 8007cd2:	e7bd      	b.n	8007c50 <_printf_i+0x128>
 8007cd4:	6833      	ldr	r3, [r6, #0]
 8007cd6:	6825      	ldr	r5, [r4, #0]
 8007cd8:	6961      	ldr	r1, [r4, #20]
 8007cda:	1d18      	adds	r0, r3, #4
 8007cdc:	6030      	str	r0, [r6, #0]
 8007cde:	062e      	lsls	r6, r5, #24
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	d501      	bpl.n	8007ce8 <_printf_i+0x1c0>
 8007ce4:	6019      	str	r1, [r3, #0]
 8007ce6:	e002      	b.n	8007cee <_printf_i+0x1c6>
 8007ce8:	0668      	lsls	r0, r5, #25
 8007cea:	d5fb      	bpl.n	8007ce4 <_printf_i+0x1bc>
 8007cec:	8019      	strh	r1, [r3, #0]
 8007cee:	2300      	movs	r3, #0
 8007cf0:	6123      	str	r3, [r4, #16]
 8007cf2:	4616      	mov	r6, r2
 8007cf4:	e7bc      	b.n	8007c70 <_printf_i+0x148>
 8007cf6:	6833      	ldr	r3, [r6, #0]
 8007cf8:	1d1a      	adds	r2, r3, #4
 8007cfa:	6032      	str	r2, [r6, #0]
 8007cfc:	681e      	ldr	r6, [r3, #0]
 8007cfe:	6862      	ldr	r2, [r4, #4]
 8007d00:	2100      	movs	r1, #0
 8007d02:	4630      	mov	r0, r6
 8007d04:	f7f8 fae4 	bl	80002d0 <memchr>
 8007d08:	b108      	cbz	r0, 8007d0e <_printf_i+0x1e6>
 8007d0a:	1b80      	subs	r0, r0, r6
 8007d0c:	6060      	str	r0, [r4, #4]
 8007d0e:	6863      	ldr	r3, [r4, #4]
 8007d10:	6123      	str	r3, [r4, #16]
 8007d12:	2300      	movs	r3, #0
 8007d14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d18:	e7aa      	b.n	8007c70 <_printf_i+0x148>
 8007d1a:	6923      	ldr	r3, [r4, #16]
 8007d1c:	4632      	mov	r2, r6
 8007d1e:	4649      	mov	r1, r9
 8007d20:	4640      	mov	r0, r8
 8007d22:	47d0      	blx	sl
 8007d24:	3001      	adds	r0, #1
 8007d26:	d0ad      	beq.n	8007c84 <_printf_i+0x15c>
 8007d28:	6823      	ldr	r3, [r4, #0]
 8007d2a:	079b      	lsls	r3, r3, #30
 8007d2c:	d413      	bmi.n	8007d56 <_printf_i+0x22e>
 8007d2e:	68e0      	ldr	r0, [r4, #12]
 8007d30:	9b03      	ldr	r3, [sp, #12]
 8007d32:	4298      	cmp	r0, r3
 8007d34:	bfb8      	it	lt
 8007d36:	4618      	movlt	r0, r3
 8007d38:	e7a6      	b.n	8007c88 <_printf_i+0x160>
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	4632      	mov	r2, r6
 8007d3e:	4649      	mov	r1, r9
 8007d40:	4640      	mov	r0, r8
 8007d42:	47d0      	blx	sl
 8007d44:	3001      	adds	r0, #1
 8007d46:	d09d      	beq.n	8007c84 <_printf_i+0x15c>
 8007d48:	3501      	adds	r5, #1
 8007d4a:	68e3      	ldr	r3, [r4, #12]
 8007d4c:	9903      	ldr	r1, [sp, #12]
 8007d4e:	1a5b      	subs	r3, r3, r1
 8007d50:	42ab      	cmp	r3, r5
 8007d52:	dcf2      	bgt.n	8007d3a <_printf_i+0x212>
 8007d54:	e7eb      	b.n	8007d2e <_printf_i+0x206>
 8007d56:	2500      	movs	r5, #0
 8007d58:	f104 0619 	add.w	r6, r4, #25
 8007d5c:	e7f5      	b.n	8007d4a <_printf_i+0x222>
 8007d5e:	bf00      	nop
 8007d60:	0801dd36 	.word	0x0801dd36
 8007d64:	0801dd47 	.word	0x0801dd47

08007d68 <std>:
 8007d68:	2300      	movs	r3, #0
 8007d6a:	b510      	push	{r4, lr}
 8007d6c:	4604      	mov	r4, r0
 8007d6e:	e9c0 3300 	strd	r3, r3, [r0]
 8007d72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d76:	6083      	str	r3, [r0, #8]
 8007d78:	8181      	strh	r1, [r0, #12]
 8007d7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d7c:	81c2      	strh	r2, [r0, #14]
 8007d7e:	6183      	str	r3, [r0, #24]
 8007d80:	4619      	mov	r1, r3
 8007d82:	2208      	movs	r2, #8
 8007d84:	305c      	adds	r0, #92	@ 0x5c
 8007d86:	f000 f906 	bl	8007f96 <memset>
 8007d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc0 <std+0x58>)
 8007d8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc4 <std+0x5c>)
 8007d90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d92:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc8 <std+0x60>)
 8007d94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d96:	4b0d      	ldr	r3, [pc, #52]	@ (8007dcc <std+0x64>)
 8007d98:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007dd0 <std+0x68>)
 8007d9c:	6224      	str	r4, [r4, #32]
 8007d9e:	429c      	cmp	r4, r3
 8007da0:	d006      	beq.n	8007db0 <std+0x48>
 8007da2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007da6:	4294      	cmp	r4, r2
 8007da8:	d002      	beq.n	8007db0 <std+0x48>
 8007daa:	33d0      	adds	r3, #208	@ 0xd0
 8007dac:	429c      	cmp	r4, r3
 8007dae:	d105      	bne.n	8007dbc <std+0x54>
 8007db0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007db8:	f000 b96a 	b.w	8008090 <__retarget_lock_init_recursive>
 8007dbc:	bd10      	pop	{r4, pc}
 8007dbe:	bf00      	nop
 8007dc0:	08007f11 	.word	0x08007f11
 8007dc4:	08007f33 	.word	0x08007f33
 8007dc8:	08007f6b 	.word	0x08007f6b
 8007dcc:	08007f8f 	.word	0x08007f8f
 8007dd0:	20002190 	.word	0x20002190

08007dd4 <stdio_exit_handler>:
 8007dd4:	4a02      	ldr	r2, [pc, #8]	@ (8007de0 <stdio_exit_handler+0xc>)
 8007dd6:	4903      	ldr	r1, [pc, #12]	@ (8007de4 <stdio_exit_handler+0x10>)
 8007dd8:	4803      	ldr	r0, [pc, #12]	@ (8007de8 <stdio_exit_handler+0x14>)
 8007dda:	f000 b869 	b.w	8007eb0 <_fwalk_sglue>
 8007dde:	bf00      	nop
 8007de0:	2000000c 	.word	0x2000000c
 8007de4:	080099c1 	.word	0x080099c1
 8007de8:	2000001c 	.word	0x2000001c

08007dec <cleanup_stdio>:
 8007dec:	6841      	ldr	r1, [r0, #4]
 8007dee:	4b0c      	ldr	r3, [pc, #48]	@ (8007e20 <cleanup_stdio+0x34>)
 8007df0:	4299      	cmp	r1, r3
 8007df2:	b510      	push	{r4, lr}
 8007df4:	4604      	mov	r4, r0
 8007df6:	d001      	beq.n	8007dfc <cleanup_stdio+0x10>
 8007df8:	f001 fde2 	bl	80099c0 <_fflush_r>
 8007dfc:	68a1      	ldr	r1, [r4, #8]
 8007dfe:	4b09      	ldr	r3, [pc, #36]	@ (8007e24 <cleanup_stdio+0x38>)
 8007e00:	4299      	cmp	r1, r3
 8007e02:	d002      	beq.n	8007e0a <cleanup_stdio+0x1e>
 8007e04:	4620      	mov	r0, r4
 8007e06:	f001 fddb 	bl	80099c0 <_fflush_r>
 8007e0a:	68e1      	ldr	r1, [r4, #12]
 8007e0c:	4b06      	ldr	r3, [pc, #24]	@ (8007e28 <cleanup_stdio+0x3c>)
 8007e0e:	4299      	cmp	r1, r3
 8007e10:	d004      	beq.n	8007e1c <cleanup_stdio+0x30>
 8007e12:	4620      	mov	r0, r4
 8007e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e18:	f001 bdd2 	b.w	80099c0 <_fflush_r>
 8007e1c:	bd10      	pop	{r4, pc}
 8007e1e:	bf00      	nop
 8007e20:	20002190 	.word	0x20002190
 8007e24:	200021f8 	.word	0x200021f8
 8007e28:	20002260 	.word	0x20002260

08007e2c <global_stdio_init.part.0>:
 8007e2c:	b510      	push	{r4, lr}
 8007e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8007e5c <global_stdio_init.part.0+0x30>)
 8007e30:	4c0b      	ldr	r4, [pc, #44]	@ (8007e60 <global_stdio_init.part.0+0x34>)
 8007e32:	4a0c      	ldr	r2, [pc, #48]	@ (8007e64 <global_stdio_init.part.0+0x38>)
 8007e34:	601a      	str	r2, [r3, #0]
 8007e36:	4620      	mov	r0, r4
 8007e38:	2200      	movs	r2, #0
 8007e3a:	2104      	movs	r1, #4
 8007e3c:	f7ff ff94 	bl	8007d68 <std>
 8007e40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e44:	2201      	movs	r2, #1
 8007e46:	2109      	movs	r1, #9
 8007e48:	f7ff ff8e 	bl	8007d68 <std>
 8007e4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e50:	2202      	movs	r2, #2
 8007e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e56:	2112      	movs	r1, #18
 8007e58:	f7ff bf86 	b.w	8007d68 <std>
 8007e5c:	200022c8 	.word	0x200022c8
 8007e60:	20002190 	.word	0x20002190
 8007e64:	08007dd5 	.word	0x08007dd5

08007e68 <__sfp_lock_acquire>:
 8007e68:	4801      	ldr	r0, [pc, #4]	@ (8007e70 <__sfp_lock_acquire+0x8>)
 8007e6a:	f000 b912 	b.w	8008092 <__retarget_lock_acquire_recursive>
 8007e6e:	bf00      	nop
 8007e70:	200022d1 	.word	0x200022d1

08007e74 <__sfp_lock_release>:
 8007e74:	4801      	ldr	r0, [pc, #4]	@ (8007e7c <__sfp_lock_release+0x8>)
 8007e76:	f000 b90d 	b.w	8008094 <__retarget_lock_release_recursive>
 8007e7a:	bf00      	nop
 8007e7c:	200022d1 	.word	0x200022d1

08007e80 <__sinit>:
 8007e80:	b510      	push	{r4, lr}
 8007e82:	4604      	mov	r4, r0
 8007e84:	f7ff fff0 	bl	8007e68 <__sfp_lock_acquire>
 8007e88:	6a23      	ldr	r3, [r4, #32]
 8007e8a:	b11b      	cbz	r3, 8007e94 <__sinit+0x14>
 8007e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e90:	f7ff bff0 	b.w	8007e74 <__sfp_lock_release>
 8007e94:	4b04      	ldr	r3, [pc, #16]	@ (8007ea8 <__sinit+0x28>)
 8007e96:	6223      	str	r3, [r4, #32]
 8007e98:	4b04      	ldr	r3, [pc, #16]	@ (8007eac <__sinit+0x2c>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1f5      	bne.n	8007e8c <__sinit+0xc>
 8007ea0:	f7ff ffc4 	bl	8007e2c <global_stdio_init.part.0>
 8007ea4:	e7f2      	b.n	8007e8c <__sinit+0xc>
 8007ea6:	bf00      	nop
 8007ea8:	08007ded 	.word	0x08007ded
 8007eac:	200022c8 	.word	0x200022c8

08007eb0 <_fwalk_sglue>:
 8007eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007eb4:	4607      	mov	r7, r0
 8007eb6:	4688      	mov	r8, r1
 8007eb8:	4614      	mov	r4, r2
 8007eba:	2600      	movs	r6, #0
 8007ebc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ec0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ec4:	d505      	bpl.n	8007ed2 <_fwalk_sglue+0x22>
 8007ec6:	6824      	ldr	r4, [r4, #0]
 8007ec8:	2c00      	cmp	r4, #0
 8007eca:	d1f7      	bne.n	8007ebc <_fwalk_sglue+0xc>
 8007ecc:	4630      	mov	r0, r6
 8007ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ed2:	89ab      	ldrh	r3, [r5, #12]
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d907      	bls.n	8007ee8 <_fwalk_sglue+0x38>
 8007ed8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007edc:	3301      	adds	r3, #1
 8007ede:	d003      	beq.n	8007ee8 <_fwalk_sglue+0x38>
 8007ee0:	4629      	mov	r1, r5
 8007ee2:	4638      	mov	r0, r7
 8007ee4:	47c0      	blx	r8
 8007ee6:	4306      	orrs	r6, r0
 8007ee8:	3568      	adds	r5, #104	@ 0x68
 8007eea:	e7e9      	b.n	8007ec0 <_fwalk_sglue+0x10>

08007eec <iprintf>:
 8007eec:	b40f      	push	{r0, r1, r2, r3}
 8007eee:	b507      	push	{r0, r1, r2, lr}
 8007ef0:	4906      	ldr	r1, [pc, #24]	@ (8007f0c <iprintf+0x20>)
 8007ef2:	ab04      	add	r3, sp, #16
 8007ef4:	6808      	ldr	r0, [r1, #0]
 8007ef6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007efa:	6881      	ldr	r1, [r0, #8]
 8007efc:	9301      	str	r3, [sp, #4]
 8007efe:	f001 fbc3 	bl	8009688 <_vfiprintf_r>
 8007f02:	b003      	add	sp, #12
 8007f04:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f08:	b004      	add	sp, #16
 8007f0a:	4770      	bx	lr
 8007f0c:	20000018 	.word	0x20000018

08007f10 <__sread>:
 8007f10:	b510      	push	{r4, lr}
 8007f12:	460c      	mov	r4, r1
 8007f14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f18:	f000 f86c 	bl	8007ff4 <_read_r>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	bfab      	itete	ge
 8007f20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f22:	89a3      	ldrhlt	r3, [r4, #12]
 8007f24:	181b      	addge	r3, r3, r0
 8007f26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f2a:	bfac      	ite	ge
 8007f2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f2e:	81a3      	strhlt	r3, [r4, #12]
 8007f30:	bd10      	pop	{r4, pc}

08007f32 <__swrite>:
 8007f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f36:	461f      	mov	r7, r3
 8007f38:	898b      	ldrh	r3, [r1, #12]
 8007f3a:	05db      	lsls	r3, r3, #23
 8007f3c:	4605      	mov	r5, r0
 8007f3e:	460c      	mov	r4, r1
 8007f40:	4616      	mov	r6, r2
 8007f42:	d505      	bpl.n	8007f50 <__swrite+0x1e>
 8007f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f48:	2302      	movs	r3, #2
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f000 f840 	bl	8007fd0 <_lseek_r>
 8007f50:	89a3      	ldrh	r3, [r4, #12]
 8007f52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f5a:	81a3      	strh	r3, [r4, #12]
 8007f5c:	4632      	mov	r2, r6
 8007f5e:	463b      	mov	r3, r7
 8007f60:	4628      	mov	r0, r5
 8007f62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f66:	f000 b857 	b.w	8008018 <_write_r>

08007f6a <__sseek>:
 8007f6a:	b510      	push	{r4, lr}
 8007f6c:	460c      	mov	r4, r1
 8007f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f72:	f000 f82d 	bl	8007fd0 <_lseek_r>
 8007f76:	1c43      	adds	r3, r0, #1
 8007f78:	89a3      	ldrh	r3, [r4, #12]
 8007f7a:	bf15      	itete	ne
 8007f7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f86:	81a3      	strheq	r3, [r4, #12]
 8007f88:	bf18      	it	ne
 8007f8a:	81a3      	strhne	r3, [r4, #12]
 8007f8c:	bd10      	pop	{r4, pc}

08007f8e <__sclose>:
 8007f8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f92:	f000 b80d 	b.w	8007fb0 <_close_r>

08007f96 <memset>:
 8007f96:	4402      	add	r2, r0
 8007f98:	4603      	mov	r3, r0
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d100      	bne.n	8007fa0 <memset+0xa>
 8007f9e:	4770      	bx	lr
 8007fa0:	f803 1b01 	strb.w	r1, [r3], #1
 8007fa4:	e7f9      	b.n	8007f9a <memset+0x4>
	...

08007fa8 <_localeconv_r>:
 8007fa8:	4800      	ldr	r0, [pc, #0]	@ (8007fac <_localeconv_r+0x4>)
 8007faa:	4770      	bx	lr
 8007fac:	20000158 	.word	0x20000158

08007fb0 <_close_r>:
 8007fb0:	b538      	push	{r3, r4, r5, lr}
 8007fb2:	4d06      	ldr	r5, [pc, #24]	@ (8007fcc <_close_r+0x1c>)
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	4608      	mov	r0, r1
 8007fba:	602b      	str	r3, [r5, #0]
 8007fbc:	f7fa fd14 	bl	80029e8 <_close>
 8007fc0:	1c43      	adds	r3, r0, #1
 8007fc2:	d102      	bne.n	8007fca <_close_r+0x1a>
 8007fc4:	682b      	ldr	r3, [r5, #0]
 8007fc6:	b103      	cbz	r3, 8007fca <_close_r+0x1a>
 8007fc8:	6023      	str	r3, [r4, #0]
 8007fca:	bd38      	pop	{r3, r4, r5, pc}
 8007fcc:	200022cc 	.word	0x200022cc

08007fd0 <_lseek_r>:
 8007fd0:	b538      	push	{r3, r4, r5, lr}
 8007fd2:	4d07      	ldr	r5, [pc, #28]	@ (8007ff0 <_lseek_r+0x20>)
 8007fd4:	4604      	mov	r4, r0
 8007fd6:	4608      	mov	r0, r1
 8007fd8:	4611      	mov	r1, r2
 8007fda:	2200      	movs	r2, #0
 8007fdc:	602a      	str	r2, [r5, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	f7fa fd29 	bl	8002a36 <_lseek>
 8007fe4:	1c43      	adds	r3, r0, #1
 8007fe6:	d102      	bne.n	8007fee <_lseek_r+0x1e>
 8007fe8:	682b      	ldr	r3, [r5, #0]
 8007fea:	b103      	cbz	r3, 8007fee <_lseek_r+0x1e>
 8007fec:	6023      	str	r3, [r4, #0]
 8007fee:	bd38      	pop	{r3, r4, r5, pc}
 8007ff0:	200022cc 	.word	0x200022cc

08007ff4 <_read_r>:
 8007ff4:	b538      	push	{r3, r4, r5, lr}
 8007ff6:	4d07      	ldr	r5, [pc, #28]	@ (8008014 <_read_r+0x20>)
 8007ff8:	4604      	mov	r4, r0
 8007ffa:	4608      	mov	r0, r1
 8007ffc:	4611      	mov	r1, r2
 8007ffe:	2200      	movs	r2, #0
 8008000:	602a      	str	r2, [r5, #0]
 8008002:	461a      	mov	r2, r3
 8008004:	f7fa fcd3 	bl	80029ae <_read>
 8008008:	1c43      	adds	r3, r0, #1
 800800a:	d102      	bne.n	8008012 <_read_r+0x1e>
 800800c:	682b      	ldr	r3, [r5, #0]
 800800e:	b103      	cbz	r3, 8008012 <_read_r+0x1e>
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	bd38      	pop	{r3, r4, r5, pc}
 8008014:	200022cc 	.word	0x200022cc

08008018 <_write_r>:
 8008018:	b538      	push	{r3, r4, r5, lr}
 800801a:	4d07      	ldr	r5, [pc, #28]	@ (8008038 <_write_r+0x20>)
 800801c:	4604      	mov	r4, r0
 800801e:	4608      	mov	r0, r1
 8008020:	4611      	mov	r1, r2
 8008022:	2200      	movs	r2, #0
 8008024:	602a      	str	r2, [r5, #0]
 8008026:	461a      	mov	r2, r3
 8008028:	f7f9 f9a2 	bl	8001370 <_write>
 800802c:	1c43      	adds	r3, r0, #1
 800802e:	d102      	bne.n	8008036 <_write_r+0x1e>
 8008030:	682b      	ldr	r3, [r5, #0]
 8008032:	b103      	cbz	r3, 8008036 <_write_r+0x1e>
 8008034:	6023      	str	r3, [r4, #0]
 8008036:	bd38      	pop	{r3, r4, r5, pc}
 8008038:	200022cc 	.word	0x200022cc

0800803c <__errno>:
 800803c:	4b01      	ldr	r3, [pc, #4]	@ (8008044 <__errno+0x8>)
 800803e:	6818      	ldr	r0, [r3, #0]
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	20000018 	.word	0x20000018

08008048 <__libc_init_array>:
 8008048:	b570      	push	{r4, r5, r6, lr}
 800804a:	4d0d      	ldr	r5, [pc, #52]	@ (8008080 <__libc_init_array+0x38>)
 800804c:	4c0d      	ldr	r4, [pc, #52]	@ (8008084 <__libc_init_array+0x3c>)
 800804e:	1b64      	subs	r4, r4, r5
 8008050:	10a4      	asrs	r4, r4, #2
 8008052:	2600      	movs	r6, #0
 8008054:	42a6      	cmp	r6, r4
 8008056:	d109      	bne.n	800806c <__libc_init_array+0x24>
 8008058:	4d0b      	ldr	r5, [pc, #44]	@ (8008088 <__libc_init_array+0x40>)
 800805a:	4c0c      	ldr	r4, [pc, #48]	@ (800808c <__libc_init_array+0x44>)
 800805c:	f002 fb78 	bl	800a750 <_init>
 8008060:	1b64      	subs	r4, r4, r5
 8008062:	10a4      	asrs	r4, r4, #2
 8008064:	2600      	movs	r6, #0
 8008066:	42a6      	cmp	r6, r4
 8008068:	d105      	bne.n	8008076 <__libc_init_array+0x2e>
 800806a:	bd70      	pop	{r4, r5, r6, pc}
 800806c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008070:	4798      	blx	r3
 8008072:	3601      	adds	r6, #1
 8008074:	e7ee      	b.n	8008054 <__libc_init_array+0xc>
 8008076:	f855 3b04 	ldr.w	r3, [r5], #4
 800807a:	4798      	blx	r3
 800807c:	3601      	adds	r6, #1
 800807e:	e7f2      	b.n	8008066 <__libc_init_array+0x1e>
 8008080:	0801e0d8 	.word	0x0801e0d8
 8008084:	0801e0d8 	.word	0x0801e0d8
 8008088:	0801e0d8 	.word	0x0801e0d8
 800808c:	0801e0dc 	.word	0x0801e0dc

08008090 <__retarget_lock_init_recursive>:
 8008090:	4770      	bx	lr

08008092 <__retarget_lock_acquire_recursive>:
 8008092:	4770      	bx	lr

08008094 <__retarget_lock_release_recursive>:
 8008094:	4770      	bx	lr

08008096 <quorem>:
 8008096:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809a:	6903      	ldr	r3, [r0, #16]
 800809c:	690c      	ldr	r4, [r1, #16]
 800809e:	42a3      	cmp	r3, r4
 80080a0:	4607      	mov	r7, r0
 80080a2:	db7e      	blt.n	80081a2 <quorem+0x10c>
 80080a4:	3c01      	subs	r4, #1
 80080a6:	f101 0814 	add.w	r8, r1, #20
 80080aa:	00a3      	lsls	r3, r4, #2
 80080ac:	f100 0514 	add.w	r5, r0, #20
 80080b0:	9300      	str	r3, [sp, #0]
 80080b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080b6:	9301      	str	r3, [sp, #4]
 80080b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080c0:	3301      	adds	r3, #1
 80080c2:	429a      	cmp	r2, r3
 80080c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80080cc:	d32e      	bcc.n	800812c <quorem+0x96>
 80080ce:	f04f 0a00 	mov.w	sl, #0
 80080d2:	46c4      	mov	ip, r8
 80080d4:	46ae      	mov	lr, r5
 80080d6:	46d3      	mov	fp, sl
 80080d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080dc:	b298      	uxth	r0, r3
 80080de:	fb06 a000 	mla	r0, r6, r0, sl
 80080e2:	0c02      	lsrs	r2, r0, #16
 80080e4:	0c1b      	lsrs	r3, r3, #16
 80080e6:	fb06 2303 	mla	r3, r6, r3, r2
 80080ea:	f8de 2000 	ldr.w	r2, [lr]
 80080ee:	b280      	uxth	r0, r0
 80080f0:	b292      	uxth	r2, r2
 80080f2:	1a12      	subs	r2, r2, r0
 80080f4:	445a      	add	r2, fp
 80080f6:	f8de 0000 	ldr.w	r0, [lr]
 80080fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080fe:	b29b      	uxth	r3, r3
 8008100:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008104:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008108:	b292      	uxth	r2, r2
 800810a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800810e:	45e1      	cmp	r9, ip
 8008110:	f84e 2b04 	str.w	r2, [lr], #4
 8008114:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008118:	d2de      	bcs.n	80080d8 <quorem+0x42>
 800811a:	9b00      	ldr	r3, [sp, #0]
 800811c:	58eb      	ldr	r3, [r5, r3]
 800811e:	b92b      	cbnz	r3, 800812c <quorem+0x96>
 8008120:	9b01      	ldr	r3, [sp, #4]
 8008122:	3b04      	subs	r3, #4
 8008124:	429d      	cmp	r5, r3
 8008126:	461a      	mov	r2, r3
 8008128:	d32f      	bcc.n	800818a <quorem+0xf4>
 800812a:	613c      	str	r4, [r7, #16]
 800812c:	4638      	mov	r0, r7
 800812e:	f001 f979 	bl	8009424 <__mcmp>
 8008132:	2800      	cmp	r0, #0
 8008134:	db25      	blt.n	8008182 <quorem+0xec>
 8008136:	4629      	mov	r1, r5
 8008138:	2000      	movs	r0, #0
 800813a:	f858 2b04 	ldr.w	r2, [r8], #4
 800813e:	f8d1 c000 	ldr.w	ip, [r1]
 8008142:	fa1f fe82 	uxth.w	lr, r2
 8008146:	fa1f f38c 	uxth.w	r3, ip
 800814a:	eba3 030e 	sub.w	r3, r3, lr
 800814e:	4403      	add	r3, r0
 8008150:	0c12      	lsrs	r2, r2, #16
 8008152:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008156:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800815a:	b29b      	uxth	r3, r3
 800815c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008160:	45c1      	cmp	r9, r8
 8008162:	f841 3b04 	str.w	r3, [r1], #4
 8008166:	ea4f 4022 	mov.w	r0, r2, asr #16
 800816a:	d2e6      	bcs.n	800813a <quorem+0xa4>
 800816c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008170:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008174:	b922      	cbnz	r2, 8008180 <quorem+0xea>
 8008176:	3b04      	subs	r3, #4
 8008178:	429d      	cmp	r5, r3
 800817a:	461a      	mov	r2, r3
 800817c:	d30b      	bcc.n	8008196 <quorem+0x100>
 800817e:	613c      	str	r4, [r7, #16]
 8008180:	3601      	adds	r6, #1
 8008182:	4630      	mov	r0, r6
 8008184:	b003      	add	sp, #12
 8008186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800818a:	6812      	ldr	r2, [r2, #0]
 800818c:	3b04      	subs	r3, #4
 800818e:	2a00      	cmp	r2, #0
 8008190:	d1cb      	bne.n	800812a <quorem+0x94>
 8008192:	3c01      	subs	r4, #1
 8008194:	e7c6      	b.n	8008124 <quorem+0x8e>
 8008196:	6812      	ldr	r2, [r2, #0]
 8008198:	3b04      	subs	r3, #4
 800819a:	2a00      	cmp	r2, #0
 800819c:	d1ef      	bne.n	800817e <quorem+0xe8>
 800819e:	3c01      	subs	r4, #1
 80081a0:	e7ea      	b.n	8008178 <quorem+0xe2>
 80081a2:	2000      	movs	r0, #0
 80081a4:	e7ee      	b.n	8008184 <quorem+0xee>
	...

080081a8 <_dtoa_r>:
 80081a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ac:	69c7      	ldr	r7, [r0, #28]
 80081ae:	b099      	sub	sp, #100	@ 0x64
 80081b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80081b4:	ec55 4b10 	vmov	r4, r5, d0
 80081b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80081ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80081bc:	4683      	mov	fp, r0
 80081be:	920e      	str	r2, [sp, #56]	@ 0x38
 80081c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80081c2:	b97f      	cbnz	r7, 80081e4 <_dtoa_r+0x3c>
 80081c4:	2010      	movs	r0, #16
 80081c6:	f000 fdfd 	bl	8008dc4 <malloc>
 80081ca:	4602      	mov	r2, r0
 80081cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80081d0:	b920      	cbnz	r0, 80081dc <_dtoa_r+0x34>
 80081d2:	4ba7      	ldr	r3, [pc, #668]	@ (8008470 <_dtoa_r+0x2c8>)
 80081d4:	21ef      	movs	r1, #239	@ 0xef
 80081d6:	48a7      	ldr	r0, [pc, #668]	@ (8008474 <_dtoa_r+0x2cc>)
 80081d8:	f001 fccc 	bl	8009b74 <__assert_func>
 80081dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80081e0:	6007      	str	r7, [r0, #0]
 80081e2:	60c7      	str	r7, [r0, #12]
 80081e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80081e8:	6819      	ldr	r1, [r3, #0]
 80081ea:	b159      	cbz	r1, 8008204 <_dtoa_r+0x5c>
 80081ec:	685a      	ldr	r2, [r3, #4]
 80081ee:	604a      	str	r2, [r1, #4]
 80081f0:	2301      	movs	r3, #1
 80081f2:	4093      	lsls	r3, r2
 80081f4:	608b      	str	r3, [r1, #8]
 80081f6:	4658      	mov	r0, fp
 80081f8:	f000 feda 	bl	8008fb0 <_Bfree>
 80081fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008200:	2200      	movs	r2, #0
 8008202:	601a      	str	r2, [r3, #0]
 8008204:	1e2b      	subs	r3, r5, #0
 8008206:	bfb9      	ittee	lt
 8008208:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800820c:	9303      	strlt	r3, [sp, #12]
 800820e:	2300      	movge	r3, #0
 8008210:	6033      	strge	r3, [r6, #0]
 8008212:	9f03      	ldr	r7, [sp, #12]
 8008214:	4b98      	ldr	r3, [pc, #608]	@ (8008478 <_dtoa_r+0x2d0>)
 8008216:	bfbc      	itt	lt
 8008218:	2201      	movlt	r2, #1
 800821a:	6032      	strlt	r2, [r6, #0]
 800821c:	43bb      	bics	r3, r7
 800821e:	d112      	bne.n	8008246 <_dtoa_r+0x9e>
 8008220:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008222:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008226:	6013      	str	r3, [r2, #0]
 8008228:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800822c:	4323      	orrs	r3, r4
 800822e:	f000 854d 	beq.w	8008ccc <_dtoa_r+0xb24>
 8008232:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008234:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800848c <_dtoa_r+0x2e4>
 8008238:	2b00      	cmp	r3, #0
 800823a:	f000 854f 	beq.w	8008cdc <_dtoa_r+0xb34>
 800823e:	f10a 0303 	add.w	r3, sl, #3
 8008242:	f000 bd49 	b.w	8008cd8 <_dtoa_r+0xb30>
 8008246:	ed9d 7b02 	vldr	d7, [sp, #8]
 800824a:	2200      	movs	r2, #0
 800824c:	ec51 0b17 	vmov	r0, r1, d7
 8008250:	2300      	movs	r3, #0
 8008252:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008256:	f7f8 fcb7 	bl	8000bc8 <__aeabi_dcmpeq>
 800825a:	4680      	mov	r8, r0
 800825c:	b158      	cbz	r0, 8008276 <_dtoa_r+0xce>
 800825e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008260:	2301      	movs	r3, #1
 8008262:	6013      	str	r3, [r2, #0]
 8008264:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008266:	b113      	cbz	r3, 800826e <_dtoa_r+0xc6>
 8008268:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800826a:	4b84      	ldr	r3, [pc, #528]	@ (800847c <_dtoa_r+0x2d4>)
 800826c:	6013      	str	r3, [r2, #0]
 800826e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008490 <_dtoa_r+0x2e8>
 8008272:	f000 bd33 	b.w	8008cdc <_dtoa_r+0xb34>
 8008276:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800827a:	aa16      	add	r2, sp, #88	@ 0x58
 800827c:	a917      	add	r1, sp, #92	@ 0x5c
 800827e:	4658      	mov	r0, fp
 8008280:	f001 f980 	bl	8009584 <__d2b>
 8008284:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008288:	4681      	mov	r9, r0
 800828a:	2e00      	cmp	r6, #0
 800828c:	d077      	beq.n	800837e <_dtoa_r+0x1d6>
 800828e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008290:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008294:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008298:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800829c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80082a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80082a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80082a8:	4619      	mov	r1, r3
 80082aa:	2200      	movs	r2, #0
 80082ac:	4b74      	ldr	r3, [pc, #464]	@ (8008480 <_dtoa_r+0x2d8>)
 80082ae:	f7f8 f86b 	bl	8000388 <__aeabi_dsub>
 80082b2:	a369      	add	r3, pc, #420	@ (adr r3, 8008458 <_dtoa_r+0x2b0>)
 80082b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b8:	f7f8 fa1e 	bl	80006f8 <__aeabi_dmul>
 80082bc:	a368      	add	r3, pc, #416	@ (adr r3, 8008460 <_dtoa_r+0x2b8>)
 80082be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c2:	f7f8 f863 	bl	800038c <__adddf3>
 80082c6:	4604      	mov	r4, r0
 80082c8:	4630      	mov	r0, r6
 80082ca:	460d      	mov	r5, r1
 80082cc:	f7f8 f9aa 	bl	8000624 <__aeabi_i2d>
 80082d0:	a365      	add	r3, pc, #404	@ (adr r3, 8008468 <_dtoa_r+0x2c0>)
 80082d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d6:	f7f8 fa0f 	bl	80006f8 <__aeabi_dmul>
 80082da:	4602      	mov	r2, r0
 80082dc:	460b      	mov	r3, r1
 80082de:	4620      	mov	r0, r4
 80082e0:	4629      	mov	r1, r5
 80082e2:	f7f8 f853 	bl	800038c <__adddf3>
 80082e6:	4604      	mov	r4, r0
 80082e8:	460d      	mov	r5, r1
 80082ea:	f7f8 fcb5 	bl	8000c58 <__aeabi_d2iz>
 80082ee:	2200      	movs	r2, #0
 80082f0:	4607      	mov	r7, r0
 80082f2:	2300      	movs	r3, #0
 80082f4:	4620      	mov	r0, r4
 80082f6:	4629      	mov	r1, r5
 80082f8:	f7f8 fc70 	bl	8000bdc <__aeabi_dcmplt>
 80082fc:	b140      	cbz	r0, 8008310 <_dtoa_r+0x168>
 80082fe:	4638      	mov	r0, r7
 8008300:	f7f8 f990 	bl	8000624 <__aeabi_i2d>
 8008304:	4622      	mov	r2, r4
 8008306:	462b      	mov	r3, r5
 8008308:	f7f8 fc5e 	bl	8000bc8 <__aeabi_dcmpeq>
 800830c:	b900      	cbnz	r0, 8008310 <_dtoa_r+0x168>
 800830e:	3f01      	subs	r7, #1
 8008310:	2f16      	cmp	r7, #22
 8008312:	d851      	bhi.n	80083b8 <_dtoa_r+0x210>
 8008314:	4b5b      	ldr	r3, [pc, #364]	@ (8008484 <_dtoa_r+0x2dc>)
 8008316:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800831a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008322:	f7f8 fc5b 	bl	8000bdc <__aeabi_dcmplt>
 8008326:	2800      	cmp	r0, #0
 8008328:	d048      	beq.n	80083bc <_dtoa_r+0x214>
 800832a:	3f01      	subs	r7, #1
 800832c:	2300      	movs	r3, #0
 800832e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008330:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008332:	1b9b      	subs	r3, r3, r6
 8008334:	1e5a      	subs	r2, r3, #1
 8008336:	bf44      	itt	mi
 8008338:	f1c3 0801 	rsbmi	r8, r3, #1
 800833c:	2300      	movmi	r3, #0
 800833e:	9208      	str	r2, [sp, #32]
 8008340:	bf54      	ite	pl
 8008342:	f04f 0800 	movpl.w	r8, #0
 8008346:	9308      	strmi	r3, [sp, #32]
 8008348:	2f00      	cmp	r7, #0
 800834a:	db39      	blt.n	80083c0 <_dtoa_r+0x218>
 800834c:	9b08      	ldr	r3, [sp, #32]
 800834e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008350:	443b      	add	r3, r7
 8008352:	9308      	str	r3, [sp, #32]
 8008354:	2300      	movs	r3, #0
 8008356:	930a      	str	r3, [sp, #40]	@ 0x28
 8008358:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800835a:	2b09      	cmp	r3, #9
 800835c:	d864      	bhi.n	8008428 <_dtoa_r+0x280>
 800835e:	2b05      	cmp	r3, #5
 8008360:	bfc4      	itt	gt
 8008362:	3b04      	subgt	r3, #4
 8008364:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008368:	f1a3 0302 	sub.w	r3, r3, #2
 800836c:	bfcc      	ite	gt
 800836e:	2400      	movgt	r4, #0
 8008370:	2401      	movle	r4, #1
 8008372:	2b03      	cmp	r3, #3
 8008374:	d863      	bhi.n	800843e <_dtoa_r+0x296>
 8008376:	e8df f003 	tbb	[pc, r3]
 800837a:	372a      	.short	0x372a
 800837c:	5535      	.short	0x5535
 800837e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008382:	441e      	add	r6, r3
 8008384:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008388:	2b20      	cmp	r3, #32
 800838a:	bfc1      	itttt	gt
 800838c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008390:	409f      	lslgt	r7, r3
 8008392:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008396:	fa24 f303 	lsrgt.w	r3, r4, r3
 800839a:	bfd6      	itet	le
 800839c:	f1c3 0320 	rsble	r3, r3, #32
 80083a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80083a4:	fa04 f003 	lslle.w	r0, r4, r3
 80083a8:	f7f8 f92c 	bl	8000604 <__aeabi_ui2d>
 80083ac:	2201      	movs	r2, #1
 80083ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80083b2:	3e01      	subs	r6, #1
 80083b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80083b6:	e777      	b.n	80082a8 <_dtoa_r+0x100>
 80083b8:	2301      	movs	r3, #1
 80083ba:	e7b8      	b.n	800832e <_dtoa_r+0x186>
 80083bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80083be:	e7b7      	b.n	8008330 <_dtoa_r+0x188>
 80083c0:	427b      	negs	r3, r7
 80083c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80083c4:	2300      	movs	r3, #0
 80083c6:	eba8 0807 	sub.w	r8, r8, r7
 80083ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083cc:	e7c4      	b.n	8008358 <_dtoa_r+0x1b0>
 80083ce:	2300      	movs	r3, #0
 80083d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	dc35      	bgt.n	8008444 <_dtoa_r+0x29c>
 80083d8:	2301      	movs	r3, #1
 80083da:	9300      	str	r3, [sp, #0]
 80083dc:	9307      	str	r3, [sp, #28]
 80083de:	461a      	mov	r2, r3
 80083e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80083e2:	e00b      	b.n	80083fc <_dtoa_r+0x254>
 80083e4:	2301      	movs	r3, #1
 80083e6:	e7f3      	b.n	80083d0 <_dtoa_r+0x228>
 80083e8:	2300      	movs	r3, #0
 80083ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083ee:	18fb      	adds	r3, r7, r3
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	3301      	adds	r3, #1
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	9307      	str	r3, [sp, #28]
 80083f8:	bfb8      	it	lt
 80083fa:	2301      	movlt	r3, #1
 80083fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008400:	2100      	movs	r1, #0
 8008402:	2204      	movs	r2, #4
 8008404:	f102 0514 	add.w	r5, r2, #20
 8008408:	429d      	cmp	r5, r3
 800840a:	d91f      	bls.n	800844c <_dtoa_r+0x2a4>
 800840c:	6041      	str	r1, [r0, #4]
 800840e:	4658      	mov	r0, fp
 8008410:	f000 fd8e 	bl	8008f30 <_Balloc>
 8008414:	4682      	mov	sl, r0
 8008416:	2800      	cmp	r0, #0
 8008418:	d13c      	bne.n	8008494 <_dtoa_r+0x2ec>
 800841a:	4b1b      	ldr	r3, [pc, #108]	@ (8008488 <_dtoa_r+0x2e0>)
 800841c:	4602      	mov	r2, r0
 800841e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008422:	e6d8      	b.n	80081d6 <_dtoa_r+0x2e>
 8008424:	2301      	movs	r3, #1
 8008426:	e7e0      	b.n	80083ea <_dtoa_r+0x242>
 8008428:	2401      	movs	r4, #1
 800842a:	2300      	movs	r3, #0
 800842c:	9309      	str	r3, [sp, #36]	@ 0x24
 800842e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008430:	f04f 33ff 	mov.w	r3, #4294967295
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	9307      	str	r3, [sp, #28]
 8008438:	2200      	movs	r2, #0
 800843a:	2312      	movs	r3, #18
 800843c:	e7d0      	b.n	80083e0 <_dtoa_r+0x238>
 800843e:	2301      	movs	r3, #1
 8008440:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008442:	e7f5      	b.n	8008430 <_dtoa_r+0x288>
 8008444:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	9307      	str	r3, [sp, #28]
 800844a:	e7d7      	b.n	80083fc <_dtoa_r+0x254>
 800844c:	3101      	adds	r1, #1
 800844e:	0052      	lsls	r2, r2, #1
 8008450:	e7d8      	b.n	8008404 <_dtoa_r+0x25c>
 8008452:	bf00      	nop
 8008454:	f3af 8000 	nop.w
 8008458:	636f4361 	.word	0x636f4361
 800845c:	3fd287a7 	.word	0x3fd287a7
 8008460:	8b60c8b3 	.word	0x8b60c8b3
 8008464:	3fc68a28 	.word	0x3fc68a28
 8008468:	509f79fb 	.word	0x509f79fb
 800846c:	3fd34413 	.word	0x3fd34413
 8008470:	0801dd65 	.word	0x0801dd65
 8008474:	0801dd7c 	.word	0x0801dd7c
 8008478:	7ff00000 	.word	0x7ff00000
 800847c:	0801dd35 	.word	0x0801dd35
 8008480:	3ff80000 	.word	0x3ff80000
 8008484:	0801de78 	.word	0x0801de78
 8008488:	0801ddd4 	.word	0x0801ddd4
 800848c:	0801dd61 	.word	0x0801dd61
 8008490:	0801dd34 	.word	0x0801dd34
 8008494:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008498:	6018      	str	r0, [r3, #0]
 800849a:	9b07      	ldr	r3, [sp, #28]
 800849c:	2b0e      	cmp	r3, #14
 800849e:	f200 80a4 	bhi.w	80085ea <_dtoa_r+0x442>
 80084a2:	2c00      	cmp	r4, #0
 80084a4:	f000 80a1 	beq.w	80085ea <_dtoa_r+0x442>
 80084a8:	2f00      	cmp	r7, #0
 80084aa:	dd33      	ble.n	8008514 <_dtoa_r+0x36c>
 80084ac:	4bad      	ldr	r3, [pc, #692]	@ (8008764 <_dtoa_r+0x5bc>)
 80084ae:	f007 020f 	and.w	r2, r7, #15
 80084b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084b6:	ed93 7b00 	vldr	d7, [r3]
 80084ba:	05f8      	lsls	r0, r7, #23
 80084bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80084c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80084c4:	d516      	bpl.n	80084f4 <_dtoa_r+0x34c>
 80084c6:	4ba8      	ldr	r3, [pc, #672]	@ (8008768 <_dtoa_r+0x5c0>)
 80084c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084d0:	f7f8 fa3c 	bl	800094c <__aeabi_ddiv>
 80084d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084d8:	f004 040f 	and.w	r4, r4, #15
 80084dc:	2603      	movs	r6, #3
 80084de:	4da2      	ldr	r5, [pc, #648]	@ (8008768 <_dtoa_r+0x5c0>)
 80084e0:	b954      	cbnz	r4, 80084f8 <_dtoa_r+0x350>
 80084e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084ea:	f7f8 fa2f 	bl	800094c <__aeabi_ddiv>
 80084ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084f2:	e028      	b.n	8008546 <_dtoa_r+0x39e>
 80084f4:	2602      	movs	r6, #2
 80084f6:	e7f2      	b.n	80084de <_dtoa_r+0x336>
 80084f8:	07e1      	lsls	r1, r4, #31
 80084fa:	d508      	bpl.n	800850e <_dtoa_r+0x366>
 80084fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008500:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008504:	f7f8 f8f8 	bl	80006f8 <__aeabi_dmul>
 8008508:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800850c:	3601      	adds	r6, #1
 800850e:	1064      	asrs	r4, r4, #1
 8008510:	3508      	adds	r5, #8
 8008512:	e7e5      	b.n	80084e0 <_dtoa_r+0x338>
 8008514:	f000 80d2 	beq.w	80086bc <_dtoa_r+0x514>
 8008518:	427c      	negs	r4, r7
 800851a:	4b92      	ldr	r3, [pc, #584]	@ (8008764 <_dtoa_r+0x5bc>)
 800851c:	4d92      	ldr	r5, [pc, #584]	@ (8008768 <_dtoa_r+0x5c0>)
 800851e:	f004 020f 	and.w	r2, r4, #15
 8008522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800852e:	f7f8 f8e3 	bl	80006f8 <__aeabi_dmul>
 8008532:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008536:	1124      	asrs	r4, r4, #4
 8008538:	2300      	movs	r3, #0
 800853a:	2602      	movs	r6, #2
 800853c:	2c00      	cmp	r4, #0
 800853e:	f040 80b2 	bne.w	80086a6 <_dtoa_r+0x4fe>
 8008542:	2b00      	cmp	r3, #0
 8008544:	d1d3      	bne.n	80084ee <_dtoa_r+0x346>
 8008546:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008548:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800854c:	2b00      	cmp	r3, #0
 800854e:	f000 80b7 	beq.w	80086c0 <_dtoa_r+0x518>
 8008552:	4b86      	ldr	r3, [pc, #536]	@ (800876c <_dtoa_r+0x5c4>)
 8008554:	2200      	movs	r2, #0
 8008556:	4620      	mov	r0, r4
 8008558:	4629      	mov	r1, r5
 800855a:	f7f8 fb3f 	bl	8000bdc <__aeabi_dcmplt>
 800855e:	2800      	cmp	r0, #0
 8008560:	f000 80ae 	beq.w	80086c0 <_dtoa_r+0x518>
 8008564:	9b07      	ldr	r3, [sp, #28]
 8008566:	2b00      	cmp	r3, #0
 8008568:	f000 80aa 	beq.w	80086c0 <_dtoa_r+0x518>
 800856c:	9b00      	ldr	r3, [sp, #0]
 800856e:	2b00      	cmp	r3, #0
 8008570:	dd37      	ble.n	80085e2 <_dtoa_r+0x43a>
 8008572:	1e7b      	subs	r3, r7, #1
 8008574:	9304      	str	r3, [sp, #16]
 8008576:	4620      	mov	r0, r4
 8008578:	4b7d      	ldr	r3, [pc, #500]	@ (8008770 <_dtoa_r+0x5c8>)
 800857a:	2200      	movs	r2, #0
 800857c:	4629      	mov	r1, r5
 800857e:	f7f8 f8bb 	bl	80006f8 <__aeabi_dmul>
 8008582:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008586:	9c00      	ldr	r4, [sp, #0]
 8008588:	3601      	adds	r6, #1
 800858a:	4630      	mov	r0, r6
 800858c:	f7f8 f84a 	bl	8000624 <__aeabi_i2d>
 8008590:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008594:	f7f8 f8b0 	bl	80006f8 <__aeabi_dmul>
 8008598:	4b76      	ldr	r3, [pc, #472]	@ (8008774 <_dtoa_r+0x5cc>)
 800859a:	2200      	movs	r2, #0
 800859c:	f7f7 fef6 	bl	800038c <__adddf3>
 80085a0:	4605      	mov	r5, r0
 80085a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80085a6:	2c00      	cmp	r4, #0
 80085a8:	f040 808d 	bne.w	80086c6 <_dtoa_r+0x51e>
 80085ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085b0:	4b71      	ldr	r3, [pc, #452]	@ (8008778 <_dtoa_r+0x5d0>)
 80085b2:	2200      	movs	r2, #0
 80085b4:	f7f7 fee8 	bl	8000388 <__aeabi_dsub>
 80085b8:	4602      	mov	r2, r0
 80085ba:	460b      	mov	r3, r1
 80085bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80085c0:	462a      	mov	r2, r5
 80085c2:	4633      	mov	r3, r6
 80085c4:	f7f8 fb28 	bl	8000c18 <__aeabi_dcmpgt>
 80085c8:	2800      	cmp	r0, #0
 80085ca:	f040 828b 	bne.w	8008ae4 <_dtoa_r+0x93c>
 80085ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085d2:	462a      	mov	r2, r5
 80085d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80085d8:	f7f8 fb00 	bl	8000bdc <__aeabi_dcmplt>
 80085dc:	2800      	cmp	r0, #0
 80085de:	f040 8128 	bne.w	8008832 <_dtoa_r+0x68a>
 80085e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80085e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80085ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f2c0 815a 	blt.w	80088a6 <_dtoa_r+0x6fe>
 80085f2:	2f0e      	cmp	r7, #14
 80085f4:	f300 8157 	bgt.w	80088a6 <_dtoa_r+0x6fe>
 80085f8:	4b5a      	ldr	r3, [pc, #360]	@ (8008764 <_dtoa_r+0x5bc>)
 80085fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085fe:	ed93 7b00 	vldr	d7, [r3]
 8008602:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008604:	2b00      	cmp	r3, #0
 8008606:	ed8d 7b00 	vstr	d7, [sp]
 800860a:	da03      	bge.n	8008614 <_dtoa_r+0x46c>
 800860c:	9b07      	ldr	r3, [sp, #28]
 800860e:	2b00      	cmp	r3, #0
 8008610:	f340 8101 	ble.w	8008816 <_dtoa_r+0x66e>
 8008614:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008618:	4656      	mov	r6, sl
 800861a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800861e:	4620      	mov	r0, r4
 8008620:	4629      	mov	r1, r5
 8008622:	f7f8 f993 	bl	800094c <__aeabi_ddiv>
 8008626:	f7f8 fb17 	bl	8000c58 <__aeabi_d2iz>
 800862a:	4680      	mov	r8, r0
 800862c:	f7f7 fffa 	bl	8000624 <__aeabi_i2d>
 8008630:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008634:	f7f8 f860 	bl	80006f8 <__aeabi_dmul>
 8008638:	4602      	mov	r2, r0
 800863a:	460b      	mov	r3, r1
 800863c:	4620      	mov	r0, r4
 800863e:	4629      	mov	r1, r5
 8008640:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008644:	f7f7 fea0 	bl	8000388 <__aeabi_dsub>
 8008648:	f806 4b01 	strb.w	r4, [r6], #1
 800864c:	9d07      	ldr	r5, [sp, #28]
 800864e:	eba6 040a 	sub.w	r4, r6, sl
 8008652:	42a5      	cmp	r5, r4
 8008654:	4602      	mov	r2, r0
 8008656:	460b      	mov	r3, r1
 8008658:	f040 8117 	bne.w	800888a <_dtoa_r+0x6e2>
 800865c:	f7f7 fe96 	bl	800038c <__adddf3>
 8008660:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008664:	4604      	mov	r4, r0
 8008666:	460d      	mov	r5, r1
 8008668:	f7f8 fad6 	bl	8000c18 <__aeabi_dcmpgt>
 800866c:	2800      	cmp	r0, #0
 800866e:	f040 80f9 	bne.w	8008864 <_dtoa_r+0x6bc>
 8008672:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008676:	4620      	mov	r0, r4
 8008678:	4629      	mov	r1, r5
 800867a:	f7f8 faa5 	bl	8000bc8 <__aeabi_dcmpeq>
 800867e:	b118      	cbz	r0, 8008688 <_dtoa_r+0x4e0>
 8008680:	f018 0f01 	tst.w	r8, #1
 8008684:	f040 80ee 	bne.w	8008864 <_dtoa_r+0x6bc>
 8008688:	4649      	mov	r1, r9
 800868a:	4658      	mov	r0, fp
 800868c:	f000 fc90 	bl	8008fb0 <_Bfree>
 8008690:	2300      	movs	r3, #0
 8008692:	7033      	strb	r3, [r6, #0]
 8008694:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008696:	3701      	adds	r7, #1
 8008698:	601f      	str	r7, [r3, #0]
 800869a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800869c:	2b00      	cmp	r3, #0
 800869e:	f000 831d 	beq.w	8008cdc <_dtoa_r+0xb34>
 80086a2:	601e      	str	r6, [r3, #0]
 80086a4:	e31a      	b.n	8008cdc <_dtoa_r+0xb34>
 80086a6:	07e2      	lsls	r2, r4, #31
 80086a8:	d505      	bpl.n	80086b6 <_dtoa_r+0x50e>
 80086aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086ae:	f7f8 f823 	bl	80006f8 <__aeabi_dmul>
 80086b2:	3601      	adds	r6, #1
 80086b4:	2301      	movs	r3, #1
 80086b6:	1064      	asrs	r4, r4, #1
 80086b8:	3508      	adds	r5, #8
 80086ba:	e73f      	b.n	800853c <_dtoa_r+0x394>
 80086bc:	2602      	movs	r6, #2
 80086be:	e742      	b.n	8008546 <_dtoa_r+0x39e>
 80086c0:	9c07      	ldr	r4, [sp, #28]
 80086c2:	9704      	str	r7, [sp, #16]
 80086c4:	e761      	b.n	800858a <_dtoa_r+0x3e2>
 80086c6:	4b27      	ldr	r3, [pc, #156]	@ (8008764 <_dtoa_r+0x5bc>)
 80086c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086d2:	4454      	add	r4, sl
 80086d4:	2900      	cmp	r1, #0
 80086d6:	d053      	beq.n	8008780 <_dtoa_r+0x5d8>
 80086d8:	4928      	ldr	r1, [pc, #160]	@ (800877c <_dtoa_r+0x5d4>)
 80086da:	2000      	movs	r0, #0
 80086dc:	f7f8 f936 	bl	800094c <__aeabi_ddiv>
 80086e0:	4633      	mov	r3, r6
 80086e2:	462a      	mov	r2, r5
 80086e4:	f7f7 fe50 	bl	8000388 <__aeabi_dsub>
 80086e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80086ec:	4656      	mov	r6, sl
 80086ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086f2:	f7f8 fab1 	bl	8000c58 <__aeabi_d2iz>
 80086f6:	4605      	mov	r5, r0
 80086f8:	f7f7 ff94 	bl	8000624 <__aeabi_i2d>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008704:	f7f7 fe40 	bl	8000388 <__aeabi_dsub>
 8008708:	3530      	adds	r5, #48	@ 0x30
 800870a:	4602      	mov	r2, r0
 800870c:	460b      	mov	r3, r1
 800870e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008712:	f806 5b01 	strb.w	r5, [r6], #1
 8008716:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800871a:	f7f8 fa5f 	bl	8000bdc <__aeabi_dcmplt>
 800871e:	2800      	cmp	r0, #0
 8008720:	d171      	bne.n	8008806 <_dtoa_r+0x65e>
 8008722:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008726:	4911      	ldr	r1, [pc, #68]	@ (800876c <_dtoa_r+0x5c4>)
 8008728:	2000      	movs	r0, #0
 800872a:	f7f7 fe2d 	bl	8000388 <__aeabi_dsub>
 800872e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008732:	f7f8 fa53 	bl	8000bdc <__aeabi_dcmplt>
 8008736:	2800      	cmp	r0, #0
 8008738:	f040 8095 	bne.w	8008866 <_dtoa_r+0x6be>
 800873c:	42a6      	cmp	r6, r4
 800873e:	f43f af50 	beq.w	80085e2 <_dtoa_r+0x43a>
 8008742:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008746:	4b0a      	ldr	r3, [pc, #40]	@ (8008770 <_dtoa_r+0x5c8>)
 8008748:	2200      	movs	r2, #0
 800874a:	f7f7 ffd5 	bl	80006f8 <__aeabi_dmul>
 800874e:	4b08      	ldr	r3, [pc, #32]	@ (8008770 <_dtoa_r+0x5c8>)
 8008750:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008754:	2200      	movs	r2, #0
 8008756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800875a:	f7f7 ffcd 	bl	80006f8 <__aeabi_dmul>
 800875e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008762:	e7c4      	b.n	80086ee <_dtoa_r+0x546>
 8008764:	0801de78 	.word	0x0801de78
 8008768:	0801de50 	.word	0x0801de50
 800876c:	3ff00000 	.word	0x3ff00000
 8008770:	40240000 	.word	0x40240000
 8008774:	401c0000 	.word	0x401c0000
 8008778:	40140000 	.word	0x40140000
 800877c:	3fe00000 	.word	0x3fe00000
 8008780:	4631      	mov	r1, r6
 8008782:	4628      	mov	r0, r5
 8008784:	f7f7 ffb8 	bl	80006f8 <__aeabi_dmul>
 8008788:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800878c:	9415      	str	r4, [sp, #84]	@ 0x54
 800878e:	4656      	mov	r6, sl
 8008790:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008794:	f7f8 fa60 	bl	8000c58 <__aeabi_d2iz>
 8008798:	4605      	mov	r5, r0
 800879a:	f7f7 ff43 	bl	8000624 <__aeabi_i2d>
 800879e:	4602      	mov	r2, r0
 80087a0:	460b      	mov	r3, r1
 80087a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087a6:	f7f7 fdef 	bl	8000388 <__aeabi_dsub>
 80087aa:	3530      	adds	r5, #48	@ 0x30
 80087ac:	f806 5b01 	strb.w	r5, [r6], #1
 80087b0:	4602      	mov	r2, r0
 80087b2:	460b      	mov	r3, r1
 80087b4:	42a6      	cmp	r6, r4
 80087b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087ba:	f04f 0200 	mov.w	r2, #0
 80087be:	d124      	bne.n	800880a <_dtoa_r+0x662>
 80087c0:	4bac      	ldr	r3, [pc, #688]	@ (8008a74 <_dtoa_r+0x8cc>)
 80087c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087c6:	f7f7 fde1 	bl	800038c <__adddf3>
 80087ca:	4602      	mov	r2, r0
 80087cc:	460b      	mov	r3, r1
 80087ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087d2:	f7f8 fa21 	bl	8000c18 <__aeabi_dcmpgt>
 80087d6:	2800      	cmp	r0, #0
 80087d8:	d145      	bne.n	8008866 <_dtoa_r+0x6be>
 80087da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80087de:	49a5      	ldr	r1, [pc, #660]	@ (8008a74 <_dtoa_r+0x8cc>)
 80087e0:	2000      	movs	r0, #0
 80087e2:	f7f7 fdd1 	bl	8000388 <__aeabi_dsub>
 80087e6:	4602      	mov	r2, r0
 80087e8:	460b      	mov	r3, r1
 80087ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087ee:	f7f8 f9f5 	bl	8000bdc <__aeabi_dcmplt>
 80087f2:	2800      	cmp	r0, #0
 80087f4:	f43f aef5 	beq.w	80085e2 <_dtoa_r+0x43a>
 80087f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80087fa:	1e73      	subs	r3, r6, #1
 80087fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80087fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008802:	2b30      	cmp	r3, #48	@ 0x30
 8008804:	d0f8      	beq.n	80087f8 <_dtoa_r+0x650>
 8008806:	9f04      	ldr	r7, [sp, #16]
 8008808:	e73e      	b.n	8008688 <_dtoa_r+0x4e0>
 800880a:	4b9b      	ldr	r3, [pc, #620]	@ (8008a78 <_dtoa_r+0x8d0>)
 800880c:	f7f7 ff74 	bl	80006f8 <__aeabi_dmul>
 8008810:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008814:	e7bc      	b.n	8008790 <_dtoa_r+0x5e8>
 8008816:	d10c      	bne.n	8008832 <_dtoa_r+0x68a>
 8008818:	4b98      	ldr	r3, [pc, #608]	@ (8008a7c <_dtoa_r+0x8d4>)
 800881a:	2200      	movs	r2, #0
 800881c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008820:	f7f7 ff6a 	bl	80006f8 <__aeabi_dmul>
 8008824:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008828:	f7f8 f9ec 	bl	8000c04 <__aeabi_dcmpge>
 800882c:	2800      	cmp	r0, #0
 800882e:	f000 8157 	beq.w	8008ae0 <_dtoa_r+0x938>
 8008832:	2400      	movs	r4, #0
 8008834:	4625      	mov	r5, r4
 8008836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008838:	43db      	mvns	r3, r3
 800883a:	9304      	str	r3, [sp, #16]
 800883c:	4656      	mov	r6, sl
 800883e:	2700      	movs	r7, #0
 8008840:	4621      	mov	r1, r4
 8008842:	4658      	mov	r0, fp
 8008844:	f000 fbb4 	bl	8008fb0 <_Bfree>
 8008848:	2d00      	cmp	r5, #0
 800884a:	d0dc      	beq.n	8008806 <_dtoa_r+0x65e>
 800884c:	b12f      	cbz	r7, 800885a <_dtoa_r+0x6b2>
 800884e:	42af      	cmp	r7, r5
 8008850:	d003      	beq.n	800885a <_dtoa_r+0x6b2>
 8008852:	4639      	mov	r1, r7
 8008854:	4658      	mov	r0, fp
 8008856:	f000 fbab 	bl	8008fb0 <_Bfree>
 800885a:	4629      	mov	r1, r5
 800885c:	4658      	mov	r0, fp
 800885e:	f000 fba7 	bl	8008fb0 <_Bfree>
 8008862:	e7d0      	b.n	8008806 <_dtoa_r+0x65e>
 8008864:	9704      	str	r7, [sp, #16]
 8008866:	4633      	mov	r3, r6
 8008868:	461e      	mov	r6, r3
 800886a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800886e:	2a39      	cmp	r2, #57	@ 0x39
 8008870:	d107      	bne.n	8008882 <_dtoa_r+0x6da>
 8008872:	459a      	cmp	sl, r3
 8008874:	d1f8      	bne.n	8008868 <_dtoa_r+0x6c0>
 8008876:	9a04      	ldr	r2, [sp, #16]
 8008878:	3201      	adds	r2, #1
 800887a:	9204      	str	r2, [sp, #16]
 800887c:	2230      	movs	r2, #48	@ 0x30
 800887e:	f88a 2000 	strb.w	r2, [sl]
 8008882:	781a      	ldrb	r2, [r3, #0]
 8008884:	3201      	adds	r2, #1
 8008886:	701a      	strb	r2, [r3, #0]
 8008888:	e7bd      	b.n	8008806 <_dtoa_r+0x65e>
 800888a:	4b7b      	ldr	r3, [pc, #492]	@ (8008a78 <_dtoa_r+0x8d0>)
 800888c:	2200      	movs	r2, #0
 800888e:	f7f7 ff33 	bl	80006f8 <__aeabi_dmul>
 8008892:	2200      	movs	r2, #0
 8008894:	2300      	movs	r3, #0
 8008896:	4604      	mov	r4, r0
 8008898:	460d      	mov	r5, r1
 800889a:	f7f8 f995 	bl	8000bc8 <__aeabi_dcmpeq>
 800889e:	2800      	cmp	r0, #0
 80088a0:	f43f aebb 	beq.w	800861a <_dtoa_r+0x472>
 80088a4:	e6f0      	b.n	8008688 <_dtoa_r+0x4e0>
 80088a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80088a8:	2a00      	cmp	r2, #0
 80088aa:	f000 80db 	beq.w	8008a64 <_dtoa_r+0x8bc>
 80088ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088b0:	2a01      	cmp	r2, #1
 80088b2:	f300 80bf 	bgt.w	8008a34 <_dtoa_r+0x88c>
 80088b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80088b8:	2a00      	cmp	r2, #0
 80088ba:	f000 80b7 	beq.w	8008a2c <_dtoa_r+0x884>
 80088be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80088c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80088c4:	4646      	mov	r6, r8
 80088c6:	9a08      	ldr	r2, [sp, #32]
 80088c8:	2101      	movs	r1, #1
 80088ca:	441a      	add	r2, r3
 80088cc:	4658      	mov	r0, fp
 80088ce:	4498      	add	r8, r3
 80088d0:	9208      	str	r2, [sp, #32]
 80088d2:	f000 fc21 	bl	8009118 <__i2b>
 80088d6:	4605      	mov	r5, r0
 80088d8:	b15e      	cbz	r6, 80088f2 <_dtoa_r+0x74a>
 80088da:	9b08      	ldr	r3, [sp, #32]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	dd08      	ble.n	80088f2 <_dtoa_r+0x74a>
 80088e0:	42b3      	cmp	r3, r6
 80088e2:	9a08      	ldr	r2, [sp, #32]
 80088e4:	bfa8      	it	ge
 80088e6:	4633      	movge	r3, r6
 80088e8:	eba8 0803 	sub.w	r8, r8, r3
 80088ec:	1af6      	subs	r6, r6, r3
 80088ee:	1ad3      	subs	r3, r2, r3
 80088f0:	9308      	str	r3, [sp, #32]
 80088f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088f4:	b1f3      	cbz	r3, 8008934 <_dtoa_r+0x78c>
 80088f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 80b7 	beq.w	8008a6c <_dtoa_r+0x8c4>
 80088fe:	b18c      	cbz	r4, 8008924 <_dtoa_r+0x77c>
 8008900:	4629      	mov	r1, r5
 8008902:	4622      	mov	r2, r4
 8008904:	4658      	mov	r0, fp
 8008906:	f000 fcc7 	bl	8009298 <__pow5mult>
 800890a:	464a      	mov	r2, r9
 800890c:	4601      	mov	r1, r0
 800890e:	4605      	mov	r5, r0
 8008910:	4658      	mov	r0, fp
 8008912:	f000 fc17 	bl	8009144 <__multiply>
 8008916:	4649      	mov	r1, r9
 8008918:	9004      	str	r0, [sp, #16]
 800891a:	4658      	mov	r0, fp
 800891c:	f000 fb48 	bl	8008fb0 <_Bfree>
 8008920:	9b04      	ldr	r3, [sp, #16]
 8008922:	4699      	mov	r9, r3
 8008924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008926:	1b1a      	subs	r2, r3, r4
 8008928:	d004      	beq.n	8008934 <_dtoa_r+0x78c>
 800892a:	4649      	mov	r1, r9
 800892c:	4658      	mov	r0, fp
 800892e:	f000 fcb3 	bl	8009298 <__pow5mult>
 8008932:	4681      	mov	r9, r0
 8008934:	2101      	movs	r1, #1
 8008936:	4658      	mov	r0, fp
 8008938:	f000 fbee 	bl	8009118 <__i2b>
 800893c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800893e:	4604      	mov	r4, r0
 8008940:	2b00      	cmp	r3, #0
 8008942:	f000 81cf 	beq.w	8008ce4 <_dtoa_r+0xb3c>
 8008946:	461a      	mov	r2, r3
 8008948:	4601      	mov	r1, r0
 800894a:	4658      	mov	r0, fp
 800894c:	f000 fca4 	bl	8009298 <__pow5mult>
 8008950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008952:	2b01      	cmp	r3, #1
 8008954:	4604      	mov	r4, r0
 8008956:	f300 8095 	bgt.w	8008a84 <_dtoa_r+0x8dc>
 800895a:	9b02      	ldr	r3, [sp, #8]
 800895c:	2b00      	cmp	r3, #0
 800895e:	f040 8087 	bne.w	8008a70 <_dtoa_r+0x8c8>
 8008962:	9b03      	ldr	r3, [sp, #12]
 8008964:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008968:	2b00      	cmp	r3, #0
 800896a:	f040 8089 	bne.w	8008a80 <_dtoa_r+0x8d8>
 800896e:	9b03      	ldr	r3, [sp, #12]
 8008970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008974:	0d1b      	lsrs	r3, r3, #20
 8008976:	051b      	lsls	r3, r3, #20
 8008978:	b12b      	cbz	r3, 8008986 <_dtoa_r+0x7de>
 800897a:	9b08      	ldr	r3, [sp, #32]
 800897c:	3301      	adds	r3, #1
 800897e:	9308      	str	r3, [sp, #32]
 8008980:	f108 0801 	add.w	r8, r8, #1
 8008984:	2301      	movs	r3, #1
 8008986:	930a      	str	r3, [sp, #40]	@ 0x28
 8008988:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 81b0 	beq.w	8008cf0 <_dtoa_r+0xb48>
 8008990:	6923      	ldr	r3, [r4, #16]
 8008992:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008996:	6918      	ldr	r0, [r3, #16]
 8008998:	f000 fb72 	bl	8009080 <__hi0bits>
 800899c:	f1c0 0020 	rsb	r0, r0, #32
 80089a0:	9b08      	ldr	r3, [sp, #32]
 80089a2:	4418      	add	r0, r3
 80089a4:	f010 001f 	ands.w	r0, r0, #31
 80089a8:	d077      	beq.n	8008a9a <_dtoa_r+0x8f2>
 80089aa:	f1c0 0320 	rsb	r3, r0, #32
 80089ae:	2b04      	cmp	r3, #4
 80089b0:	dd6b      	ble.n	8008a8a <_dtoa_r+0x8e2>
 80089b2:	9b08      	ldr	r3, [sp, #32]
 80089b4:	f1c0 001c 	rsb	r0, r0, #28
 80089b8:	4403      	add	r3, r0
 80089ba:	4480      	add	r8, r0
 80089bc:	4406      	add	r6, r0
 80089be:	9308      	str	r3, [sp, #32]
 80089c0:	f1b8 0f00 	cmp.w	r8, #0
 80089c4:	dd05      	ble.n	80089d2 <_dtoa_r+0x82a>
 80089c6:	4649      	mov	r1, r9
 80089c8:	4642      	mov	r2, r8
 80089ca:	4658      	mov	r0, fp
 80089cc:	f000 fcbe 	bl	800934c <__lshift>
 80089d0:	4681      	mov	r9, r0
 80089d2:	9b08      	ldr	r3, [sp, #32]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	dd05      	ble.n	80089e4 <_dtoa_r+0x83c>
 80089d8:	4621      	mov	r1, r4
 80089da:	461a      	mov	r2, r3
 80089dc:	4658      	mov	r0, fp
 80089de:	f000 fcb5 	bl	800934c <__lshift>
 80089e2:	4604      	mov	r4, r0
 80089e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d059      	beq.n	8008a9e <_dtoa_r+0x8f6>
 80089ea:	4621      	mov	r1, r4
 80089ec:	4648      	mov	r0, r9
 80089ee:	f000 fd19 	bl	8009424 <__mcmp>
 80089f2:	2800      	cmp	r0, #0
 80089f4:	da53      	bge.n	8008a9e <_dtoa_r+0x8f6>
 80089f6:	1e7b      	subs	r3, r7, #1
 80089f8:	9304      	str	r3, [sp, #16]
 80089fa:	4649      	mov	r1, r9
 80089fc:	2300      	movs	r3, #0
 80089fe:	220a      	movs	r2, #10
 8008a00:	4658      	mov	r0, fp
 8008a02:	f000 faf7 	bl	8008ff4 <__multadd>
 8008a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a08:	4681      	mov	r9, r0
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	f000 8172 	beq.w	8008cf4 <_dtoa_r+0xb4c>
 8008a10:	2300      	movs	r3, #0
 8008a12:	4629      	mov	r1, r5
 8008a14:	220a      	movs	r2, #10
 8008a16:	4658      	mov	r0, fp
 8008a18:	f000 faec 	bl	8008ff4 <__multadd>
 8008a1c:	9b00      	ldr	r3, [sp, #0]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	4605      	mov	r5, r0
 8008a22:	dc67      	bgt.n	8008af4 <_dtoa_r+0x94c>
 8008a24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a26:	2b02      	cmp	r3, #2
 8008a28:	dc41      	bgt.n	8008aae <_dtoa_r+0x906>
 8008a2a:	e063      	b.n	8008af4 <_dtoa_r+0x94c>
 8008a2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a32:	e746      	b.n	80088c2 <_dtoa_r+0x71a>
 8008a34:	9b07      	ldr	r3, [sp, #28]
 8008a36:	1e5c      	subs	r4, r3, #1
 8008a38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a3a:	42a3      	cmp	r3, r4
 8008a3c:	bfbf      	itttt	lt
 8008a3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008a40:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008a42:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008a44:	1ae3      	sublt	r3, r4, r3
 8008a46:	bfb4      	ite	lt
 8008a48:	18d2      	addlt	r2, r2, r3
 8008a4a:	1b1c      	subge	r4, r3, r4
 8008a4c:	9b07      	ldr	r3, [sp, #28]
 8008a4e:	bfbc      	itt	lt
 8008a50:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008a52:	2400      	movlt	r4, #0
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	bfb5      	itete	lt
 8008a58:	eba8 0603 	sublt.w	r6, r8, r3
 8008a5c:	9b07      	ldrge	r3, [sp, #28]
 8008a5e:	2300      	movlt	r3, #0
 8008a60:	4646      	movge	r6, r8
 8008a62:	e730      	b.n	80088c6 <_dtoa_r+0x71e>
 8008a64:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a66:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008a68:	4646      	mov	r6, r8
 8008a6a:	e735      	b.n	80088d8 <_dtoa_r+0x730>
 8008a6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a6e:	e75c      	b.n	800892a <_dtoa_r+0x782>
 8008a70:	2300      	movs	r3, #0
 8008a72:	e788      	b.n	8008986 <_dtoa_r+0x7de>
 8008a74:	3fe00000 	.word	0x3fe00000
 8008a78:	40240000 	.word	0x40240000
 8008a7c:	40140000 	.word	0x40140000
 8008a80:	9b02      	ldr	r3, [sp, #8]
 8008a82:	e780      	b.n	8008986 <_dtoa_r+0x7de>
 8008a84:	2300      	movs	r3, #0
 8008a86:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a88:	e782      	b.n	8008990 <_dtoa_r+0x7e8>
 8008a8a:	d099      	beq.n	80089c0 <_dtoa_r+0x818>
 8008a8c:	9a08      	ldr	r2, [sp, #32]
 8008a8e:	331c      	adds	r3, #28
 8008a90:	441a      	add	r2, r3
 8008a92:	4498      	add	r8, r3
 8008a94:	441e      	add	r6, r3
 8008a96:	9208      	str	r2, [sp, #32]
 8008a98:	e792      	b.n	80089c0 <_dtoa_r+0x818>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	e7f6      	b.n	8008a8c <_dtoa_r+0x8e4>
 8008a9e:	9b07      	ldr	r3, [sp, #28]
 8008aa0:	9704      	str	r7, [sp, #16]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	dc20      	bgt.n	8008ae8 <_dtoa_r+0x940>
 8008aa6:	9300      	str	r3, [sp, #0]
 8008aa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aaa:	2b02      	cmp	r3, #2
 8008aac:	dd1e      	ble.n	8008aec <_dtoa_r+0x944>
 8008aae:	9b00      	ldr	r3, [sp, #0]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f47f aec0 	bne.w	8008836 <_dtoa_r+0x68e>
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	2205      	movs	r2, #5
 8008aba:	4658      	mov	r0, fp
 8008abc:	f000 fa9a 	bl	8008ff4 <__multadd>
 8008ac0:	4601      	mov	r1, r0
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	4648      	mov	r0, r9
 8008ac6:	f000 fcad 	bl	8009424 <__mcmp>
 8008aca:	2800      	cmp	r0, #0
 8008acc:	f77f aeb3 	ble.w	8008836 <_dtoa_r+0x68e>
 8008ad0:	4656      	mov	r6, sl
 8008ad2:	2331      	movs	r3, #49	@ 0x31
 8008ad4:	f806 3b01 	strb.w	r3, [r6], #1
 8008ad8:	9b04      	ldr	r3, [sp, #16]
 8008ada:	3301      	adds	r3, #1
 8008adc:	9304      	str	r3, [sp, #16]
 8008ade:	e6ae      	b.n	800883e <_dtoa_r+0x696>
 8008ae0:	9c07      	ldr	r4, [sp, #28]
 8008ae2:	9704      	str	r7, [sp, #16]
 8008ae4:	4625      	mov	r5, r4
 8008ae6:	e7f3      	b.n	8008ad0 <_dtoa_r+0x928>
 8008ae8:	9b07      	ldr	r3, [sp, #28]
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	f000 8104 	beq.w	8008cfc <_dtoa_r+0xb54>
 8008af4:	2e00      	cmp	r6, #0
 8008af6:	dd05      	ble.n	8008b04 <_dtoa_r+0x95c>
 8008af8:	4629      	mov	r1, r5
 8008afa:	4632      	mov	r2, r6
 8008afc:	4658      	mov	r0, fp
 8008afe:	f000 fc25 	bl	800934c <__lshift>
 8008b02:	4605      	mov	r5, r0
 8008b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d05a      	beq.n	8008bc0 <_dtoa_r+0xa18>
 8008b0a:	6869      	ldr	r1, [r5, #4]
 8008b0c:	4658      	mov	r0, fp
 8008b0e:	f000 fa0f 	bl	8008f30 <_Balloc>
 8008b12:	4606      	mov	r6, r0
 8008b14:	b928      	cbnz	r0, 8008b22 <_dtoa_r+0x97a>
 8008b16:	4b84      	ldr	r3, [pc, #528]	@ (8008d28 <_dtoa_r+0xb80>)
 8008b18:	4602      	mov	r2, r0
 8008b1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b1e:	f7ff bb5a 	b.w	80081d6 <_dtoa_r+0x2e>
 8008b22:	692a      	ldr	r2, [r5, #16]
 8008b24:	3202      	adds	r2, #2
 8008b26:	0092      	lsls	r2, r2, #2
 8008b28:	f105 010c 	add.w	r1, r5, #12
 8008b2c:	300c      	adds	r0, #12
 8008b2e:	f001 f813 	bl	8009b58 <memcpy>
 8008b32:	2201      	movs	r2, #1
 8008b34:	4631      	mov	r1, r6
 8008b36:	4658      	mov	r0, fp
 8008b38:	f000 fc08 	bl	800934c <__lshift>
 8008b3c:	f10a 0301 	add.w	r3, sl, #1
 8008b40:	9307      	str	r3, [sp, #28]
 8008b42:	9b00      	ldr	r3, [sp, #0]
 8008b44:	4453      	add	r3, sl
 8008b46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b48:	9b02      	ldr	r3, [sp, #8]
 8008b4a:	f003 0301 	and.w	r3, r3, #1
 8008b4e:	462f      	mov	r7, r5
 8008b50:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b52:	4605      	mov	r5, r0
 8008b54:	9b07      	ldr	r3, [sp, #28]
 8008b56:	4621      	mov	r1, r4
 8008b58:	3b01      	subs	r3, #1
 8008b5a:	4648      	mov	r0, r9
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	f7ff fa9a 	bl	8008096 <quorem>
 8008b62:	4639      	mov	r1, r7
 8008b64:	9002      	str	r0, [sp, #8]
 8008b66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008b6a:	4648      	mov	r0, r9
 8008b6c:	f000 fc5a 	bl	8009424 <__mcmp>
 8008b70:	462a      	mov	r2, r5
 8008b72:	9008      	str	r0, [sp, #32]
 8008b74:	4621      	mov	r1, r4
 8008b76:	4658      	mov	r0, fp
 8008b78:	f000 fc70 	bl	800945c <__mdiff>
 8008b7c:	68c2      	ldr	r2, [r0, #12]
 8008b7e:	4606      	mov	r6, r0
 8008b80:	bb02      	cbnz	r2, 8008bc4 <_dtoa_r+0xa1c>
 8008b82:	4601      	mov	r1, r0
 8008b84:	4648      	mov	r0, r9
 8008b86:	f000 fc4d 	bl	8009424 <__mcmp>
 8008b8a:	4602      	mov	r2, r0
 8008b8c:	4631      	mov	r1, r6
 8008b8e:	4658      	mov	r0, fp
 8008b90:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b92:	f000 fa0d 	bl	8008fb0 <_Bfree>
 8008b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b9a:	9e07      	ldr	r6, [sp, #28]
 8008b9c:	ea43 0102 	orr.w	r1, r3, r2
 8008ba0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ba2:	4319      	orrs	r1, r3
 8008ba4:	d110      	bne.n	8008bc8 <_dtoa_r+0xa20>
 8008ba6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008baa:	d029      	beq.n	8008c00 <_dtoa_r+0xa58>
 8008bac:	9b08      	ldr	r3, [sp, #32]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	dd02      	ble.n	8008bb8 <_dtoa_r+0xa10>
 8008bb2:	9b02      	ldr	r3, [sp, #8]
 8008bb4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008bb8:	9b00      	ldr	r3, [sp, #0]
 8008bba:	f883 8000 	strb.w	r8, [r3]
 8008bbe:	e63f      	b.n	8008840 <_dtoa_r+0x698>
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	e7bb      	b.n	8008b3c <_dtoa_r+0x994>
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	e7e1      	b.n	8008b8c <_dtoa_r+0x9e4>
 8008bc8:	9b08      	ldr	r3, [sp, #32]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	db04      	blt.n	8008bd8 <_dtoa_r+0xa30>
 8008bce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bd0:	430b      	orrs	r3, r1
 8008bd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008bd4:	430b      	orrs	r3, r1
 8008bd6:	d120      	bne.n	8008c1a <_dtoa_r+0xa72>
 8008bd8:	2a00      	cmp	r2, #0
 8008bda:	dded      	ble.n	8008bb8 <_dtoa_r+0xa10>
 8008bdc:	4649      	mov	r1, r9
 8008bde:	2201      	movs	r2, #1
 8008be0:	4658      	mov	r0, fp
 8008be2:	f000 fbb3 	bl	800934c <__lshift>
 8008be6:	4621      	mov	r1, r4
 8008be8:	4681      	mov	r9, r0
 8008bea:	f000 fc1b 	bl	8009424 <__mcmp>
 8008bee:	2800      	cmp	r0, #0
 8008bf0:	dc03      	bgt.n	8008bfa <_dtoa_r+0xa52>
 8008bf2:	d1e1      	bne.n	8008bb8 <_dtoa_r+0xa10>
 8008bf4:	f018 0f01 	tst.w	r8, #1
 8008bf8:	d0de      	beq.n	8008bb8 <_dtoa_r+0xa10>
 8008bfa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008bfe:	d1d8      	bne.n	8008bb2 <_dtoa_r+0xa0a>
 8008c00:	9a00      	ldr	r2, [sp, #0]
 8008c02:	2339      	movs	r3, #57	@ 0x39
 8008c04:	7013      	strb	r3, [r2, #0]
 8008c06:	4633      	mov	r3, r6
 8008c08:	461e      	mov	r6, r3
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008c10:	2a39      	cmp	r2, #57	@ 0x39
 8008c12:	d052      	beq.n	8008cba <_dtoa_r+0xb12>
 8008c14:	3201      	adds	r2, #1
 8008c16:	701a      	strb	r2, [r3, #0]
 8008c18:	e612      	b.n	8008840 <_dtoa_r+0x698>
 8008c1a:	2a00      	cmp	r2, #0
 8008c1c:	dd07      	ble.n	8008c2e <_dtoa_r+0xa86>
 8008c1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c22:	d0ed      	beq.n	8008c00 <_dtoa_r+0xa58>
 8008c24:	9a00      	ldr	r2, [sp, #0]
 8008c26:	f108 0301 	add.w	r3, r8, #1
 8008c2a:	7013      	strb	r3, [r2, #0]
 8008c2c:	e608      	b.n	8008840 <_dtoa_r+0x698>
 8008c2e:	9b07      	ldr	r3, [sp, #28]
 8008c30:	9a07      	ldr	r2, [sp, #28]
 8008c32:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008c36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d028      	beq.n	8008c8e <_dtoa_r+0xae6>
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	2300      	movs	r3, #0
 8008c40:	220a      	movs	r2, #10
 8008c42:	4658      	mov	r0, fp
 8008c44:	f000 f9d6 	bl	8008ff4 <__multadd>
 8008c48:	42af      	cmp	r7, r5
 8008c4a:	4681      	mov	r9, r0
 8008c4c:	f04f 0300 	mov.w	r3, #0
 8008c50:	f04f 020a 	mov.w	r2, #10
 8008c54:	4639      	mov	r1, r7
 8008c56:	4658      	mov	r0, fp
 8008c58:	d107      	bne.n	8008c6a <_dtoa_r+0xac2>
 8008c5a:	f000 f9cb 	bl	8008ff4 <__multadd>
 8008c5e:	4607      	mov	r7, r0
 8008c60:	4605      	mov	r5, r0
 8008c62:	9b07      	ldr	r3, [sp, #28]
 8008c64:	3301      	adds	r3, #1
 8008c66:	9307      	str	r3, [sp, #28]
 8008c68:	e774      	b.n	8008b54 <_dtoa_r+0x9ac>
 8008c6a:	f000 f9c3 	bl	8008ff4 <__multadd>
 8008c6e:	4629      	mov	r1, r5
 8008c70:	4607      	mov	r7, r0
 8008c72:	2300      	movs	r3, #0
 8008c74:	220a      	movs	r2, #10
 8008c76:	4658      	mov	r0, fp
 8008c78:	f000 f9bc 	bl	8008ff4 <__multadd>
 8008c7c:	4605      	mov	r5, r0
 8008c7e:	e7f0      	b.n	8008c62 <_dtoa_r+0xaba>
 8008c80:	9b00      	ldr	r3, [sp, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	bfcc      	ite	gt
 8008c86:	461e      	movgt	r6, r3
 8008c88:	2601      	movle	r6, #1
 8008c8a:	4456      	add	r6, sl
 8008c8c:	2700      	movs	r7, #0
 8008c8e:	4649      	mov	r1, r9
 8008c90:	2201      	movs	r2, #1
 8008c92:	4658      	mov	r0, fp
 8008c94:	f000 fb5a 	bl	800934c <__lshift>
 8008c98:	4621      	mov	r1, r4
 8008c9a:	4681      	mov	r9, r0
 8008c9c:	f000 fbc2 	bl	8009424 <__mcmp>
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	dcb0      	bgt.n	8008c06 <_dtoa_r+0xa5e>
 8008ca4:	d102      	bne.n	8008cac <_dtoa_r+0xb04>
 8008ca6:	f018 0f01 	tst.w	r8, #1
 8008caa:	d1ac      	bne.n	8008c06 <_dtoa_r+0xa5e>
 8008cac:	4633      	mov	r3, r6
 8008cae:	461e      	mov	r6, r3
 8008cb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008cb4:	2a30      	cmp	r2, #48	@ 0x30
 8008cb6:	d0fa      	beq.n	8008cae <_dtoa_r+0xb06>
 8008cb8:	e5c2      	b.n	8008840 <_dtoa_r+0x698>
 8008cba:	459a      	cmp	sl, r3
 8008cbc:	d1a4      	bne.n	8008c08 <_dtoa_r+0xa60>
 8008cbe:	9b04      	ldr	r3, [sp, #16]
 8008cc0:	3301      	adds	r3, #1
 8008cc2:	9304      	str	r3, [sp, #16]
 8008cc4:	2331      	movs	r3, #49	@ 0x31
 8008cc6:	f88a 3000 	strb.w	r3, [sl]
 8008cca:	e5b9      	b.n	8008840 <_dtoa_r+0x698>
 8008ccc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008cce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008d2c <_dtoa_r+0xb84>
 8008cd2:	b11b      	cbz	r3, 8008cdc <_dtoa_r+0xb34>
 8008cd4:	f10a 0308 	add.w	r3, sl, #8
 8008cd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008cda:	6013      	str	r3, [r2, #0]
 8008cdc:	4650      	mov	r0, sl
 8008cde:	b019      	add	sp, #100	@ 0x64
 8008ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	f77f ae37 	ble.w	800895a <_dtoa_r+0x7b2>
 8008cec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cee:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cf0:	2001      	movs	r0, #1
 8008cf2:	e655      	b.n	80089a0 <_dtoa_r+0x7f8>
 8008cf4:	9b00      	ldr	r3, [sp, #0]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	f77f aed6 	ble.w	8008aa8 <_dtoa_r+0x900>
 8008cfc:	4656      	mov	r6, sl
 8008cfe:	4621      	mov	r1, r4
 8008d00:	4648      	mov	r0, r9
 8008d02:	f7ff f9c8 	bl	8008096 <quorem>
 8008d06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d0a:	f806 8b01 	strb.w	r8, [r6], #1
 8008d0e:	9b00      	ldr	r3, [sp, #0]
 8008d10:	eba6 020a 	sub.w	r2, r6, sl
 8008d14:	4293      	cmp	r3, r2
 8008d16:	ddb3      	ble.n	8008c80 <_dtoa_r+0xad8>
 8008d18:	4649      	mov	r1, r9
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	220a      	movs	r2, #10
 8008d1e:	4658      	mov	r0, fp
 8008d20:	f000 f968 	bl	8008ff4 <__multadd>
 8008d24:	4681      	mov	r9, r0
 8008d26:	e7ea      	b.n	8008cfe <_dtoa_r+0xb56>
 8008d28:	0801ddd4 	.word	0x0801ddd4
 8008d2c:	0801dd58 	.word	0x0801dd58

08008d30 <_free_r>:
 8008d30:	b538      	push	{r3, r4, r5, lr}
 8008d32:	4605      	mov	r5, r0
 8008d34:	2900      	cmp	r1, #0
 8008d36:	d041      	beq.n	8008dbc <_free_r+0x8c>
 8008d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d3c:	1f0c      	subs	r4, r1, #4
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	bfb8      	it	lt
 8008d42:	18e4      	addlt	r4, r4, r3
 8008d44:	f000 f8e8 	bl	8008f18 <__malloc_lock>
 8008d48:	4a1d      	ldr	r2, [pc, #116]	@ (8008dc0 <_free_r+0x90>)
 8008d4a:	6813      	ldr	r3, [r2, #0]
 8008d4c:	b933      	cbnz	r3, 8008d5c <_free_r+0x2c>
 8008d4e:	6063      	str	r3, [r4, #4]
 8008d50:	6014      	str	r4, [r2, #0]
 8008d52:	4628      	mov	r0, r5
 8008d54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d58:	f000 b8e4 	b.w	8008f24 <__malloc_unlock>
 8008d5c:	42a3      	cmp	r3, r4
 8008d5e:	d908      	bls.n	8008d72 <_free_r+0x42>
 8008d60:	6820      	ldr	r0, [r4, #0]
 8008d62:	1821      	adds	r1, r4, r0
 8008d64:	428b      	cmp	r3, r1
 8008d66:	bf01      	itttt	eq
 8008d68:	6819      	ldreq	r1, [r3, #0]
 8008d6a:	685b      	ldreq	r3, [r3, #4]
 8008d6c:	1809      	addeq	r1, r1, r0
 8008d6e:	6021      	streq	r1, [r4, #0]
 8008d70:	e7ed      	b.n	8008d4e <_free_r+0x1e>
 8008d72:	461a      	mov	r2, r3
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	b10b      	cbz	r3, 8008d7c <_free_r+0x4c>
 8008d78:	42a3      	cmp	r3, r4
 8008d7a:	d9fa      	bls.n	8008d72 <_free_r+0x42>
 8008d7c:	6811      	ldr	r1, [r2, #0]
 8008d7e:	1850      	adds	r0, r2, r1
 8008d80:	42a0      	cmp	r0, r4
 8008d82:	d10b      	bne.n	8008d9c <_free_r+0x6c>
 8008d84:	6820      	ldr	r0, [r4, #0]
 8008d86:	4401      	add	r1, r0
 8008d88:	1850      	adds	r0, r2, r1
 8008d8a:	4283      	cmp	r3, r0
 8008d8c:	6011      	str	r1, [r2, #0]
 8008d8e:	d1e0      	bne.n	8008d52 <_free_r+0x22>
 8008d90:	6818      	ldr	r0, [r3, #0]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	6053      	str	r3, [r2, #4]
 8008d96:	4408      	add	r0, r1
 8008d98:	6010      	str	r0, [r2, #0]
 8008d9a:	e7da      	b.n	8008d52 <_free_r+0x22>
 8008d9c:	d902      	bls.n	8008da4 <_free_r+0x74>
 8008d9e:	230c      	movs	r3, #12
 8008da0:	602b      	str	r3, [r5, #0]
 8008da2:	e7d6      	b.n	8008d52 <_free_r+0x22>
 8008da4:	6820      	ldr	r0, [r4, #0]
 8008da6:	1821      	adds	r1, r4, r0
 8008da8:	428b      	cmp	r3, r1
 8008daa:	bf04      	itt	eq
 8008dac:	6819      	ldreq	r1, [r3, #0]
 8008dae:	685b      	ldreq	r3, [r3, #4]
 8008db0:	6063      	str	r3, [r4, #4]
 8008db2:	bf04      	itt	eq
 8008db4:	1809      	addeq	r1, r1, r0
 8008db6:	6021      	streq	r1, [r4, #0]
 8008db8:	6054      	str	r4, [r2, #4]
 8008dba:	e7ca      	b.n	8008d52 <_free_r+0x22>
 8008dbc:	bd38      	pop	{r3, r4, r5, pc}
 8008dbe:	bf00      	nop
 8008dc0:	200022d8 	.word	0x200022d8

08008dc4 <malloc>:
 8008dc4:	4b02      	ldr	r3, [pc, #8]	@ (8008dd0 <malloc+0xc>)
 8008dc6:	4601      	mov	r1, r0
 8008dc8:	6818      	ldr	r0, [r3, #0]
 8008dca:	f000 b825 	b.w	8008e18 <_malloc_r>
 8008dce:	bf00      	nop
 8008dd0:	20000018 	.word	0x20000018

08008dd4 <sbrk_aligned>:
 8008dd4:	b570      	push	{r4, r5, r6, lr}
 8008dd6:	4e0f      	ldr	r6, [pc, #60]	@ (8008e14 <sbrk_aligned+0x40>)
 8008dd8:	460c      	mov	r4, r1
 8008dda:	6831      	ldr	r1, [r6, #0]
 8008ddc:	4605      	mov	r5, r0
 8008dde:	b911      	cbnz	r1, 8008de6 <sbrk_aligned+0x12>
 8008de0:	f000 feaa 	bl	8009b38 <_sbrk_r>
 8008de4:	6030      	str	r0, [r6, #0]
 8008de6:	4621      	mov	r1, r4
 8008de8:	4628      	mov	r0, r5
 8008dea:	f000 fea5 	bl	8009b38 <_sbrk_r>
 8008dee:	1c43      	adds	r3, r0, #1
 8008df0:	d103      	bne.n	8008dfa <sbrk_aligned+0x26>
 8008df2:	f04f 34ff 	mov.w	r4, #4294967295
 8008df6:	4620      	mov	r0, r4
 8008df8:	bd70      	pop	{r4, r5, r6, pc}
 8008dfa:	1cc4      	adds	r4, r0, #3
 8008dfc:	f024 0403 	bic.w	r4, r4, #3
 8008e00:	42a0      	cmp	r0, r4
 8008e02:	d0f8      	beq.n	8008df6 <sbrk_aligned+0x22>
 8008e04:	1a21      	subs	r1, r4, r0
 8008e06:	4628      	mov	r0, r5
 8008e08:	f000 fe96 	bl	8009b38 <_sbrk_r>
 8008e0c:	3001      	adds	r0, #1
 8008e0e:	d1f2      	bne.n	8008df6 <sbrk_aligned+0x22>
 8008e10:	e7ef      	b.n	8008df2 <sbrk_aligned+0x1e>
 8008e12:	bf00      	nop
 8008e14:	200022d4 	.word	0x200022d4

08008e18 <_malloc_r>:
 8008e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e1c:	1ccd      	adds	r5, r1, #3
 8008e1e:	f025 0503 	bic.w	r5, r5, #3
 8008e22:	3508      	adds	r5, #8
 8008e24:	2d0c      	cmp	r5, #12
 8008e26:	bf38      	it	cc
 8008e28:	250c      	movcc	r5, #12
 8008e2a:	2d00      	cmp	r5, #0
 8008e2c:	4606      	mov	r6, r0
 8008e2e:	db01      	blt.n	8008e34 <_malloc_r+0x1c>
 8008e30:	42a9      	cmp	r1, r5
 8008e32:	d904      	bls.n	8008e3e <_malloc_r+0x26>
 8008e34:	230c      	movs	r3, #12
 8008e36:	6033      	str	r3, [r6, #0]
 8008e38:	2000      	movs	r0, #0
 8008e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f14 <_malloc_r+0xfc>
 8008e42:	f000 f869 	bl	8008f18 <__malloc_lock>
 8008e46:	f8d8 3000 	ldr.w	r3, [r8]
 8008e4a:	461c      	mov	r4, r3
 8008e4c:	bb44      	cbnz	r4, 8008ea0 <_malloc_r+0x88>
 8008e4e:	4629      	mov	r1, r5
 8008e50:	4630      	mov	r0, r6
 8008e52:	f7ff ffbf 	bl	8008dd4 <sbrk_aligned>
 8008e56:	1c43      	adds	r3, r0, #1
 8008e58:	4604      	mov	r4, r0
 8008e5a:	d158      	bne.n	8008f0e <_malloc_r+0xf6>
 8008e5c:	f8d8 4000 	ldr.w	r4, [r8]
 8008e60:	4627      	mov	r7, r4
 8008e62:	2f00      	cmp	r7, #0
 8008e64:	d143      	bne.n	8008eee <_malloc_r+0xd6>
 8008e66:	2c00      	cmp	r4, #0
 8008e68:	d04b      	beq.n	8008f02 <_malloc_r+0xea>
 8008e6a:	6823      	ldr	r3, [r4, #0]
 8008e6c:	4639      	mov	r1, r7
 8008e6e:	4630      	mov	r0, r6
 8008e70:	eb04 0903 	add.w	r9, r4, r3
 8008e74:	f000 fe60 	bl	8009b38 <_sbrk_r>
 8008e78:	4581      	cmp	r9, r0
 8008e7a:	d142      	bne.n	8008f02 <_malloc_r+0xea>
 8008e7c:	6821      	ldr	r1, [r4, #0]
 8008e7e:	1a6d      	subs	r5, r5, r1
 8008e80:	4629      	mov	r1, r5
 8008e82:	4630      	mov	r0, r6
 8008e84:	f7ff ffa6 	bl	8008dd4 <sbrk_aligned>
 8008e88:	3001      	adds	r0, #1
 8008e8a:	d03a      	beq.n	8008f02 <_malloc_r+0xea>
 8008e8c:	6823      	ldr	r3, [r4, #0]
 8008e8e:	442b      	add	r3, r5
 8008e90:	6023      	str	r3, [r4, #0]
 8008e92:	f8d8 3000 	ldr.w	r3, [r8]
 8008e96:	685a      	ldr	r2, [r3, #4]
 8008e98:	bb62      	cbnz	r2, 8008ef4 <_malloc_r+0xdc>
 8008e9a:	f8c8 7000 	str.w	r7, [r8]
 8008e9e:	e00f      	b.n	8008ec0 <_malloc_r+0xa8>
 8008ea0:	6822      	ldr	r2, [r4, #0]
 8008ea2:	1b52      	subs	r2, r2, r5
 8008ea4:	d420      	bmi.n	8008ee8 <_malloc_r+0xd0>
 8008ea6:	2a0b      	cmp	r2, #11
 8008ea8:	d917      	bls.n	8008eda <_malloc_r+0xc2>
 8008eaa:	1961      	adds	r1, r4, r5
 8008eac:	42a3      	cmp	r3, r4
 8008eae:	6025      	str	r5, [r4, #0]
 8008eb0:	bf18      	it	ne
 8008eb2:	6059      	strne	r1, [r3, #4]
 8008eb4:	6863      	ldr	r3, [r4, #4]
 8008eb6:	bf08      	it	eq
 8008eb8:	f8c8 1000 	streq.w	r1, [r8]
 8008ebc:	5162      	str	r2, [r4, r5]
 8008ebe:	604b      	str	r3, [r1, #4]
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f000 f82f 	bl	8008f24 <__malloc_unlock>
 8008ec6:	f104 000b 	add.w	r0, r4, #11
 8008eca:	1d23      	adds	r3, r4, #4
 8008ecc:	f020 0007 	bic.w	r0, r0, #7
 8008ed0:	1ac2      	subs	r2, r0, r3
 8008ed2:	bf1c      	itt	ne
 8008ed4:	1a1b      	subne	r3, r3, r0
 8008ed6:	50a3      	strne	r3, [r4, r2]
 8008ed8:	e7af      	b.n	8008e3a <_malloc_r+0x22>
 8008eda:	6862      	ldr	r2, [r4, #4]
 8008edc:	42a3      	cmp	r3, r4
 8008ede:	bf0c      	ite	eq
 8008ee0:	f8c8 2000 	streq.w	r2, [r8]
 8008ee4:	605a      	strne	r2, [r3, #4]
 8008ee6:	e7eb      	b.n	8008ec0 <_malloc_r+0xa8>
 8008ee8:	4623      	mov	r3, r4
 8008eea:	6864      	ldr	r4, [r4, #4]
 8008eec:	e7ae      	b.n	8008e4c <_malloc_r+0x34>
 8008eee:	463c      	mov	r4, r7
 8008ef0:	687f      	ldr	r7, [r7, #4]
 8008ef2:	e7b6      	b.n	8008e62 <_malloc_r+0x4a>
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	42a3      	cmp	r3, r4
 8008efa:	d1fb      	bne.n	8008ef4 <_malloc_r+0xdc>
 8008efc:	2300      	movs	r3, #0
 8008efe:	6053      	str	r3, [r2, #4]
 8008f00:	e7de      	b.n	8008ec0 <_malloc_r+0xa8>
 8008f02:	230c      	movs	r3, #12
 8008f04:	6033      	str	r3, [r6, #0]
 8008f06:	4630      	mov	r0, r6
 8008f08:	f000 f80c 	bl	8008f24 <__malloc_unlock>
 8008f0c:	e794      	b.n	8008e38 <_malloc_r+0x20>
 8008f0e:	6005      	str	r5, [r0, #0]
 8008f10:	e7d6      	b.n	8008ec0 <_malloc_r+0xa8>
 8008f12:	bf00      	nop
 8008f14:	200022d8 	.word	0x200022d8

08008f18 <__malloc_lock>:
 8008f18:	4801      	ldr	r0, [pc, #4]	@ (8008f20 <__malloc_lock+0x8>)
 8008f1a:	f7ff b8ba 	b.w	8008092 <__retarget_lock_acquire_recursive>
 8008f1e:	bf00      	nop
 8008f20:	200022d0 	.word	0x200022d0

08008f24 <__malloc_unlock>:
 8008f24:	4801      	ldr	r0, [pc, #4]	@ (8008f2c <__malloc_unlock+0x8>)
 8008f26:	f7ff b8b5 	b.w	8008094 <__retarget_lock_release_recursive>
 8008f2a:	bf00      	nop
 8008f2c:	200022d0 	.word	0x200022d0

08008f30 <_Balloc>:
 8008f30:	b570      	push	{r4, r5, r6, lr}
 8008f32:	69c6      	ldr	r6, [r0, #28]
 8008f34:	4604      	mov	r4, r0
 8008f36:	460d      	mov	r5, r1
 8008f38:	b976      	cbnz	r6, 8008f58 <_Balloc+0x28>
 8008f3a:	2010      	movs	r0, #16
 8008f3c:	f7ff ff42 	bl	8008dc4 <malloc>
 8008f40:	4602      	mov	r2, r0
 8008f42:	61e0      	str	r0, [r4, #28]
 8008f44:	b920      	cbnz	r0, 8008f50 <_Balloc+0x20>
 8008f46:	4b18      	ldr	r3, [pc, #96]	@ (8008fa8 <_Balloc+0x78>)
 8008f48:	4818      	ldr	r0, [pc, #96]	@ (8008fac <_Balloc+0x7c>)
 8008f4a:	216b      	movs	r1, #107	@ 0x6b
 8008f4c:	f000 fe12 	bl	8009b74 <__assert_func>
 8008f50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f54:	6006      	str	r6, [r0, #0]
 8008f56:	60c6      	str	r6, [r0, #12]
 8008f58:	69e6      	ldr	r6, [r4, #28]
 8008f5a:	68f3      	ldr	r3, [r6, #12]
 8008f5c:	b183      	cbz	r3, 8008f80 <_Balloc+0x50>
 8008f5e:	69e3      	ldr	r3, [r4, #28]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f66:	b9b8      	cbnz	r0, 8008f98 <_Balloc+0x68>
 8008f68:	2101      	movs	r1, #1
 8008f6a:	fa01 f605 	lsl.w	r6, r1, r5
 8008f6e:	1d72      	adds	r2, r6, #5
 8008f70:	0092      	lsls	r2, r2, #2
 8008f72:	4620      	mov	r0, r4
 8008f74:	f000 fe1c 	bl	8009bb0 <_calloc_r>
 8008f78:	b160      	cbz	r0, 8008f94 <_Balloc+0x64>
 8008f7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f7e:	e00e      	b.n	8008f9e <_Balloc+0x6e>
 8008f80:	2221      	movs	r2, #33	@ 0x21
 8008f82:	2104      	movs	r1, #4
 8008f84:	4620      	mov	r0, r4
 8008f86:	f000 fe13 	bl	8009bb0 <_calloc_r>
 8008f8a:	69e3      	ldr	r3, [r4, #28]
 8008f8c:	60f0      	str	r0, [r6, #12]
 8008f8e:	68db      	ldr	r3, [r3, #12]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d1e4      	bne.n	8008f5e <_Balloc+0x2e>
 8008f94:	2000      	movs	r0, #0
 8008f96:	bd70      	pop	{r4, r5, r6, pc}
 8008f98:	6802      	ldr	r2, [r0, #0]
 8008f9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fa4:	e7f7      	b.n	8008f96 <_Balloc+0x66>
 8008fa6:	bf00      	nop
 8008fa8:	0801dd65 	.word	0x0801dd65
 8008fac:	0801dde5 	.word	0x0801dde5

08008fb0 <_Bfree>:
 8008fb0:	b570      	push	{r4, r5, r6, lr}
 8008fb2:	69c6      	ldr	r6, [r0, #28]
 8008fb4:	4605      	mov	r5, r0
 8008fb6:	460c      	mov	r4, r1
 8008fb8:	b976      	cbnz	r6, 8008fd8 <_Bfree+0x28>
 8008fba:	2010      	movs	r0, #16
 8008fbc:	f7ff ff02 	bl	8008dc4 <malloc>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	61e8      	str	r0, [r5, #28]
 8008fc4:	b920      	cbnz	r0, 8008fd0 <_Bfree+0x20>
 8008fc6:	4b09      	ldr	r3, [pc, #36]	@ (8008fec <_Bfree+0x3c>)
 8008fc8:	4809      	ldr	r0, [pc, #36]	@ (8008ff0 <_Bfree+0x40>)
 8008fca:	218f      	movs	r1, #143	@ 0x8f
 8008fcc:	f000 fdd2 	bl	8009b74 <__assert_func>
 8008fd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fd4:	6006      	str	r6, [r0, #0]
 8008fd6:	60c6      	str	r6, [r0, #12]
 8008fd8:	b13c      	cbz	r4, 8008fea <_Bfree+0x3a>
 8008fda:	69eb      	ldr	r3, [r5, #28]
 8008fdc:	6862      	ldr	r2, [r4, #4]
 8008fde:	68db      	ldr	r3, [r3, #12]
 8008fe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fe4:	6021      	str	r1, [r4, #0]
 8008fe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fea:	bd70      	pop	{r4, r5, r6, pc}
 8008fec:	0801dd65 	.word	0x0801dd65
 8008ff0:	0801dde5 	.word	0x0801dde5

08008ff4 <__multadd>:
 8008ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ff8:	690d      	ldr	r5, [r1, #16]
 8008ffa:	4607      	mov	r7, r0
 8008ffc:	460c      	mov	r4, r1
 8008ffe:	461e      	mov	r6, r3
 8009000:	f101 0c14 	add.w	ip, r1, #20
 8009004:	2000      	movs	r0, #0
 8009006:	f8dc 3000 	ldr.w	r3, [ip]
 800900a:	b299      	uxth	r1, r3
 800900c:	fb02 6101 	mla	r1, r2, r1, r6
 8009010:	0c1e      	lsrs	r6, r3, #16
 8009012:	0c0b      	lsrs	r3, r1, #16
 8009014:	fb02 3306 	mla	r3, r2, r6, r3
 8009018:	b289      	uxth	r1, r1
 800901a:	3001      	adds	r0, #1
 800901c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009020:	4285      	cmp	r5, r0
 8009022:	f84c 1b04 	str.w	r1, [ip], #4
 8009026:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800902a:	dcec      	bgt.n	8009006 <__multadd+0x12>
 800902c:	b30e      	cbz	r6, 8009072 <__multadd+0x7e>
 800902e:	68a3      	ldr	r3, [r4, #8]
 8009030:	42ab      	cmp	r3, r5
 8009032:	dc19      	bgt.n	8009068 <__multadd+0x74>
 8009034:	6861      	ldr	r1, [r4, #4]
 8009036:	4638      	mov	r0, r7
 8009038:	3101      	adds	r1, #1
 800903a:	f7ff ff79 	bl	8008f30 <_Balloc>
 800903e:	4680      	mov	r8, r0
 8009040:	b928      	cbnz	r0, 800904e <__multadd+0x5a>
 8009042:	4602      	mov	r2, r0
 8009044:	4b0c      	ldr	r3, [pc, #48]	@ (8009078 <__multadd+0x84>)
 8009046:	480d      	ldr	r0, [pc, #52]	@ (800907c <__multadd+0x88>)
 8009048:	21ba      	movs	r1, #186	@ 0xba
 800904a:	f000 fd93 	bl	8009b74 <__assert_func>
 800904e:	6922      	ldr	r2, [r4, #16]
 8009050:	3202      	adds	r2, #2
 8009052:	f104 010c 	add.w	r1, r4, #12
 8009056:	0092      	lsls	r2, r2, #2
 8009058:	300c      	adds	r0, #12
 800905a:	f000 fd7d 	bl	8009b58 <memcpy>
 800905e:	4621      	mov	r1, r4
 8009060:	4638      	mov	r0, r7
 8009062:	f7ff ffa5 	bl	8008fb0 <_Bfree>
 8009066:	4644      	mov	r4, r8
 8009068:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800906c:	3501      	adds	r5, #1
 800906e:	615e      	str	r6, [r3, #20]
 8009070:	6125      	str	r5, [r4, #16]
 8009072:	4620      	mov	r0, r4
 8009074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009078:	0801ddd4 	.word	0x0801ddd4
 800907c:	0801dde5 	.word	0x0801dde5

08009080 <__hi0bits>:
 8009080:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009084:	4603      	mov	r3, r0
 8009086:	bf36      	itet	cc
 8009088:	0403      	lslcc	r3, r0, #16
 800908a:	2000      	movcs	r0, #0
 800908c:	2010      	movcc	r0, #16
 800908e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009092:	bf3c      	itt	cc
 8009094:	021b      	lslcc	r3, r3, #8
 8009096:	3008      	addcc	r0, #8
 8009098:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800909c:	bf3c      	itt	cc
 800909e:	011b      	lslcc	r3, r3, #4
 80090a0:	3004      	addcc	r0, #4
 80090a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090a6:	bf3c      	itt	cc
 80090a8:	009b      	lslcc	r3, r3, #2
 80090aa:	3002      	addcc	r0, #2
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	db05      	blt.n	80090bc <__hi0bits+0x3c>
 80090b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80090b4:	f100 0001 	add.w	r0, r0, #1
 80090b8:	bf08      	it	eq
 80090ba:	2020      	moveq	r0, #32
 80090bc:	4770      	bx	lr

080090be <__lo0bits>:
 80090be:	6803      	ldr	r3, [r0, #0]
 80090c0:	4602      	mov	r2, r0
 80090c2:	f013 0007 	ands.w	r0, r3, #7
 80090c6:	d00b      	beq.n	80090e0 <__lo0bits+0x22>
 80090c8:	07d9      	lsls	r1, r3, #31
 80090ca:	d421      	bmi.n	8009110 <__lo0bits+0x52>
 80090cc:	0798      	lsls	r0, r3, #30
 80090ce:	bf49      	itett	mi
 80090d0:	085b      	lsrmi	r3, r3, #1
 80090d2:	089b      	lsrpl	r3, r3, #2
 80090d4:	2001      	movmi	r0, #1
 80090d6:	6013      	strmi	r3, [r2, #0]
 80090d8:	bf5c      	itt	pl
 80090da:	6013      	strpl	r3, [r2, #0]
 80090dc:	2002      	movpl	r0, #2
 80090de:	4770      	bx	lr
 80090e0:	b299      	uxth	r1, r3
 80090e2:	b909      	cbnz	r1, 80090e8 <__lo0bits+0x2a>
 80090e4:	0c1b      	lsrs	r3, r3, #16
 80090e6:	2010      	movs	r0, #16
 80090e8:	b2d9      	uxtb	r1, r3
 80090ea:	b909      	cbnz	r1, 80090f0 <__lo0bits+0x32>
 80090ec:	3008      	adds	r0, #8
 80090ee:	0a1b      	lsrs	r3, r3, #8
 80090f0:	0719      	lsls	r1, r3, #28
 80090f2:	bf04      	itt	eq
 80090f4:	091b      	lsreq	r3, r3, #4
 80090f6:	3004      	addeq	r0, #4
 80090f8:	0799      	lsls	r1, r3, #30
 80090fa:	bf04      	itt	eq
 80090fc:	089b      	lsreq	r3, r3, #2
 80090fe:	3002      	addeq	r0, #2
 8009100:	07d9      	lsls	r1, r3, #31
 8009102:	d403      	bmi.n	800910c <__lo0bits+0x4e>
 8009104:	085b      	lsrs	r3, r3, #1
 8009106:	f100 0001 	add.w	r0, r0, #1
 800910a:	d003      	beq.n	8009114 <__lo0bits+0x56>
 800910c:	6013      	str	r3, [r2, #0]
 800910e:	4770      	bx	lr
 8009110:	2000      	movs	r0, #0
 8009112:	4770      	bx	lr
 8009114:	2020      	movs	r0, #32
 8009116:	4770      	bx	lr

08009118 <__i2b>:
 8009118:	b510      	push	{r4, lr}
 800911a:	460c      	mov	r4, r1
 800911c:	2101      	movs	r1, #1
 800911e:	f7ff ff07 	bl	8008f30 <_Balloc>
 8009122:	4602      	mov	r2, r0
 8009124:	b928      	cbnz	r0, 8009132 <__i2b+0x1a>
 8009126:	4b05      	ldr	r3, [pc, #20]	@ (800913c <__i2b+0x24>)
 8009128:	4805      	ldr	r0, [pc, #20]	@ (8009140 <__i2b+0x28>)
 800912a:	f240 1145 	movw	r1, #325	@ 0x145
 800912e:	f000 fd21 	bl	8009b74 <__assert_func>
 8009132:	2301      	movs	r3, #1
 8009134:	6144      	str	r4, [r0, #20]
 8009136:	6103      	str	r3, [r0, #16]
 8009138:	bd10      	pop	{r4, pc}
 800913a:	bf00      	nop
 800913c:	0801ddd4 	.word	0x0801ddd4
 8009140:	0801dde5 	.word	0x0801dde5

08009144 <__multiply>:
 8009144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009148:	4614      	mov	r4, r2
 800914a:	690a      	ldr	r2, [r1, #16]
 800914c:	6923      	ldr	r3, [r4, #16]
 800914e:	429a      	cmp	r2, r3
 8009150:	bfa8      	it	ge
 8009152:	4623      	movge	r3, r4
 8009154:	460f      	mov	r7, r1
 8009156:	bfa4      	itt	ge
 8009158:	460c      	movge	r4, r1
 800915a:	461f      	movge	r7, r3
 800915c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009160:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009164:	68a3      	ldr	r3, [r4, #8]
 8009166:	6861      	ldr	r1, [r4, #4]
 8009168:	eb0a 0609 	add.w	r6, sl, r9
 800916c:	42b3      	cmp	r3, r6
 800916e:	b085      	sub	sp, #20
 8009170:	bfb8      	it	lt
 8009172:	3101      	addlt	r1, #1
 8009174:	f7ff fedc 	bl	8008f30 <_Balloc>
 8009178:	b930      	cbnz	r0, 8009188 <__multiply+0x44>
 800917a:	4602      	mov	r2, r0
 800917c:	4b44      	ldr	r3, [pc, #272]	@ (8009290 <__multiply+0x14c>)
 800917e:	4845      	ldr	r0, [pc, #276]	@ (8009294 <__multiply+0x150>)
 8009180:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009184:	f000 fcf6 	bl	8009b74 <__assert_func>
 8009188:	f100 0514 	add.w	r5, r0, #20
 800918c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009190:	462b      	mov	r3, r5
 8009192:	2200      	movs	r2, #0
 8009194:	4543      	cmp	r3, r8
 8009196:	d321      	bcc.n	80091dc <__multiply+0x98>
 8009198:	f107 0114 	add.w	r1, r7, #20
 800919c:	f104 0214 	add.w	r2, r4, #20
 80091a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80091a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80091a8:	9302      	str	r3, [sp, #8]
 80091aa:	1b13      	subs	r3, r2, r4
 80091ac:	3b15      	subs	r3, #21
 80091ae:	f023 0303 	bic.w	r3, r3, #3
 80091b2:	3304      	adds	r3, #4
 80091b4:	f104 0715 	add.w	r7, r4, #21
 80091b8:	42ba      	cmp	r2, r7
 80091ba:	bf38      	it	cc
 80091bc:	2304      	movcc	r3, #4
 80091be:	9301      	str	r3, [sp, #4]
 80091c0:	9b02      	ldr	r3, [sp, #8]
 80091c2:	9103      	str	r1, [sp, #12]
 80091c4:	428b      	cmp	r3, r1
 80091c6:	d80c      	bhi.n	80091e2 <__multiply+0x9e>
 80091c8:	2e00      	cmp	r6, #0
 80091ca:	dd03      	ble.n	80091d4 <__multiply+0x90>
 80091cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d05b      	beq.n	800928c <__multiply+0x148>
 80091d4:	6106      	str	r6, [r0, #16]
 80091d6:	b005      	add	sp, #20
 80091d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091dc:	f843 2b04 	str.w	r2, [r3], #4
 80091e0:	e7d8      	b.n	8009194 <__multiply+0x50>
 80091e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80091e6:	f1ba 0f00 	cmp.w	sl, #0
 80091ea:	d024      	beq.n	8009236 <__multiply+0xf2>
 80091ec:	f104 0e14 	add.w	lr, r4, #20
 80091f0:	46a9      	mov	r9, r5
 80091f2:	f04f 0c00 	mov.w	ip, #0
 80091f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80091fa:	f8d9 3000 	ldr.w	r3, [r9]
 80091fe:	fa1f fb87 	uxth.w	fp, r7
 8009202:	b29b      	uxth	r3, r3
 8009204:	fb0a 330b 	mla	r3, sl, fp, r3
 8009208:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800920c:	f8d9 7000 	ldr.w	r7, [r9]
 8009210:	4463      	add	r3, ip
 8009212:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009216:	fb0a c70b 	mla	r7, sl, fp, ip
 800921a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800921e:	b29b      	uxth	r3, r3
 8009220:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009224:	4572      	cmp	r2, lr
 8009226:	f849 3b04 	str.w	r3, [r9], #4
 800922a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800922e:	d8e2      	bhi.n	80091f6 <__multiply+0xb2>
 8009230:	9b01      	ldr	r3, [sp, #4]
 8009232:	f845 c003 	str.w	ip, [r5, r3]
 8009236:	9b03      	ldr	r3, [sp, #12]
 8009238:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800923c:	3104      	adds	r1, #4
 800923e:	f1b9 0f00 	cmp.w	r9, #0
 8009242:	d021      	beq.n	8009288 <__multiply+0x144>
 8009244:	682b      	ldr	r3, [r5, #0]
 8009246:	f104 0c14 	add.w	ip, r4, #20
 800924a:	46ae      	mov	lr, r5
 800924c:	f04f 0a00 	mov.w	sl, #0
 8009250:	f8bc b000 	ldrh.w	fp, [ip]
 8009254:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009258:	fb09 770b 	mla	r7, r9, fp, r7
 800925c:	4457      	add	r7, sl
 800925e:	b29b      	uxth	r3, r3
 8009260:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009264:	f84e 3b04 	str.w	r3, [lr], #4
 8009268:	f85c 3b04 	ldr.w	r3, [ip], #4
 800926c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009270:	f8be 3000 	ldrh.w	r3, [lr]
 8009274:	fb09 330a 	mla	r3, r9, sl, r3
 8009278:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800927c:	4562      	cmp	r2, ip
 800927e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009282:	d8e5      	bhi.n	8009250 <__multiply+0x10c>
 8009284:	9f01      	ldr	r7, [sp, #4]
 8009286:	51eb      	str	r3, [r5, r7]
 8009288:	3504      	adds	r5, #4
 800928a:	e799      	b.n	80091c0 <__multiply+0x7c>
 800928c:	3e01      	subs	r6, #1
 800928e:	e79b      	b.n	80091c8 <__multiply+0x84>
 8009290:	0801ddd4 	.word	0x0801ddd4
 8009294:	0801dde5 	.word	0x0801dde5

08009298 <__pow5mult>:
 8009298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800929c:	4615      	mov	r5, r2
 800929e:	f012 0203 	ands.w	r2, r2, #3
 80092a2:	4607      	mov	r7, r0
 80092a4:	460e      	mov	r6, r1
 80092a6:	d007      	beq.n	80092b8 <__pow5mult+0x20>
 80092a8:	4c25      	ldr	r4, [pc, #148]	@ (8009340 <__pow5mult+0xa8>)
 80092aa:	3a01      	subs	r2, #1
 80092ac:	2300      	movs	r3, #0
 80092ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092b2:	f7ff fe9f 	bl	8008ff4 <__multadd>
 80092b6:	4606      	mov	r6, r0
 80092b8:	10ad      	asrs	r5, r5, #2
 80092ba:	d03d      	beq.n	8009338 <__pow5mult+0xa0>
 80092bc:	69fc      	ldr	r4, [r7, #28]
 80092be:	b97c      	cbnz	r4, 80092e0 <__pow5mult+0x48>
 80092c0:	2010      	movs	r0, #16
 80092c2:	f7ff fd7f 	bl	8008dc4 <malloc>
 80092c6:	4602      	mov	r2, r0
 80092c8:	61f8      	str	r0, [r7, #28]
 80092ca:	b928      	cbnz	r0, 80092d8 <__pow5mult+0x40>
 80092cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009344 <__pow5mult+0xac>)
 80092ce:	481e      	ldr	r0, [pc, #120]	@ (8009348 <__pow5mult+0xb0>)
 80092d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80092d4:	f000 fc4e 	bl	8009b74 <__assert_func>
 80092d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092dc:	6004      	str	r4, [r0, #0]
 80092de:	60c4      	str	r4, [r0, #12]
 80092e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80092e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092e8:	b94c      	cbnz	r4, 80092fe <__pow5mult+0x66>
 80092ea:	f240 2171 	movw	r1, #625	@ 0x271
 80092ee:	4638      	mov	r0, r7
 80092f0:	f7ff ff12 	bl	8009118 <__i2b>
 80092f4:	2300      	movs	r3, #0
 80092f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80092fa:	4604      	mov	r4, r0
 80092fc:	6003      	str	r3, [r0, #0]
 80092fe:	f04f 0900 	mov.w	r9, #0
 8009302:	07eb      	lsls	r3, r5, #31
 8009304:	d50a      	bpl.n	800931c <__pow5mult+0x84>
 8009306:	4631      	mov	r1, r6
 8009308:	4622      	mov	r2, r4
 800930a:	4638      	mov	r0, r7
 800930c:	f7ff ff1a 	bl	8009144 <__multiply>
 8009310:	4631      	mov	r1, r6
 8009312:	4680      	mov	r8, r0
 8009314:	4638      	mov	r0, r7
 8009316:	f7ff fe4b 	bl	8008fb0 <_Bfree>
 800931a:	4646      	mov	r6, r8
 800931c:	106d      	asrs	r5, r5, #1
 800931e:	d00b      	beq.n	8009338 <__pow5mult+0xa0>
 8009320:	6820      	ldr	r0, [r4, #0]
 8009322:	b938      	cbnz	r0, 8009334 <__pow5mult+0x9c>
 8009324:	4622      	mov	r2, r4
 8009326:	4621      	mov	r1, r4
 8009328:	4638      	mov	r0, r7
 800932a:	f7ff ff0b 	bl	8009144 <__multiply>
 800932e:	6020      	str	r0, [r4, #0]
 8009330:	f8c0 9000 	str.w	r9, [r0]
 8009334:	4604      	mov	r4, r0
 8009336:	e7e4      	b.n	8009302 <__pow5mult+0x6a>
 8009338:	4630      	mov	r0, r6
 800933a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800933e:	bf00      	nop
 8009340:	0801de40 	.word	0x0801de40
 8009344:	0801dd65 	.word	0x0801dd65
 8009348:	0801dde5 	.word	0x0801dde5

0800934c <__lshift>:
 800934c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009350:	460c      	mov	r4, r1
 8009352:	6849      	ldr	r1, [r1, #4]
 8009354:	6923      	ldr	r3, [r4, #16]
 8009356:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800935a:	68a3      	ldr	r3, [r4, #8]
 800935c:	4607      	mov	r7, r0
 800935e:	4691      	mov	r9, r2
 8009360:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009364:	f108 0601 	add.w	r6, r8, #1
 8009368:	42b3      	cmp	r3, r6
 800936a:	db0b      	blt.n	8009384 <__lshift+0x38>
 800936c:	4638      	mov	r0, r7
 800936e:	f7ff fddf 	bl	8008f30 <_Balloc>
 8009372:	4605      	mov	r5, r0
 8009374:	b948      	cbnz	r0, 800938a <__lshift+0x3e>
 8009376:	4602      	mov	r2, r0
 8009378:	4b28      	ldr	r3, [pc, #160]	@ (800941c <__lshift+0xd0>)
 800937a:	4829      	ldr	r0, [pc, #164]	@ (8009420 <__lshift+0xd4>)
 800937c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009380:	f000 fbf8 	bl	8009b74 <__assert_func>
 8009384:	3101      	adds	r1, #1
 8009386:	005b      	lsls	r3, r3, #1
 8009388:	e7ee      	b.n	8009368 <__lshift+0x1c>
 800938a:	2300      	movs	r3, #0
 800938c:	f100 0114 	add.w	r1, r0, #20
 8009390:	f100 0210 	add.w	r2, r0, #16
 8009394:	4618      	mov	r0, r3
 8009396:	4553      	cmp	r3, sl
 8009398:	db33      	blt.n	8009402 <__lshift+0xb6>
 800939a:	6920      	ldr	r0, [r4, #16]
 800939c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093a0:	f104 0314 	add.w	r3, r4, #20
 80093a4:	f019 091f 	ands.w	r9, r9, #31
 80093a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093b0:	d02b      	beq.n	800940a <__lshift+0xbe>
 80093b2:	f1c9 0e20 	rsb	lr, r9, #32
 80093b6:	468a      	mov	sl, r1
 80093b8:	2200      	movs	r2, #0
 80093ba:	6818      	ldr	r0, [r3, #0]
 80093bc:	fa00 f009 	lsl.w	r0, r0, r9
 80093c0:	4310      	orrs	r0, r2
 80093c2:	f84a 0b04 	str.w	r0, [sl], #4
 80093c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093ca:	459c      	cmp	ip, r3
 80093cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80093d0:	d8f3      	bhi.n	80093ba <__lshift+0x6e>
 80093d2:	ebac 0304 	sub.w	r3, ip, r4
 80093d6:	3b15      	subs	r3, #21
 80093d8:	f023 0303 	bic.w	r3, r3, #3
 80093dc:	3304      	adds	r3, #4
 80093de:	f104 0015 	add.w	r0, r4, #21
 80093e2:	4584      	cmp	ip, r0
 80093e4:	bf38      	it	cc
 80093e6:	2304      	movcc	r3, #4
 80093e8:	50ca      	str	r2, [r1, r3]
 80093ea:	b10a      	cbz	r2, 80093f0 <__lshift+0xa4>
 80093ec:	f108 0602 	add.w	r6, r8, #2
 80093f0:	3e01      	subs	r6, #1
 80093f2:	4638      	mov	r0, r7
 80093f4:	612e      	str	r6, [r5, #16]
 80093f6:	4621      	mov	r1, r4
 80093f8:	f7ff fdda 	bl	8008fb0 <_Bfree>
 80093fc:	4628      	mov	r0, r5
 80093fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009402:	f842 0f04 	str.w	r0, [r2, #4]!
 8009406:	3301      	adds	r3, #1
 8009408:	e7c5      	b.n	8009396 <__lshift+0x4a>
 800940a:	3904      	subs	r1, #4
 800940c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009410:	f841 2f04 	str.w	r2, [r1, #4]!
 8009414:	459c      	cmp	ip, r3
 8009416:	d8f9      	bhi.n	800940c <__lshift+0xc0>
 8009418:	e7ea      	b.n	80093f0 <__lshift+0xa4>
 800941a:	bf00      	nop
 800941c:	0801ddd4 	.word	0x0801ddd4
 8009420:	0801dde5 	.word	0x0801dde5

08009424 <__mcmp>:
 8009424:	690a      	ldr	r2, [r1, #16]
 8009426:	4603      	mov	r3, r0
 8009428:	6900      	ldr	r0, [r0, #16]
 800942a:	1a80      	subs	r0, r0, r2
 800942c:	b530      	push	{r4, r5, lr}
 800942e:	d10e      	bne.n	800944e <__mcmp+0x2a>
 8009430:	3314      	adds	r3, #20
 8009432:	3114      	adds	r1, #20
 8009434:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009438:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800943c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009440:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009444:	4295      	cmp	r5, r2
 8009446:	d003      	beq.n	8009450 <__mcmp+0x2c>
 8009448:	d205      	bcs.n	8009456 <__mcmp+0x32>
 800944a:	f04f 30ff 	mov.w	r0, #4294967295
 800944e:	bd30      	pop	{r4, r5, pc}
 8009450:	42a3      	cmp	r3, r4
 8009452:	d3f3      	bcc.n	800943c <__mcmp+0x18>
 8009454:	e7fb      	b.n	800944e <__mcmp+0x2a>
 8009456:	2001      	movs	r0, #1
 8009458:	e7f9      	b.n	800944e <__mcmp+0x2a>
	...

0800945c <__mdiff>:
 800945c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009460:	4689      	mov	r9, r1
 8009462:	4606      	mov	r6, r0
 8009464:	4611      	mov	r1, r2
 8009466:	4648      	mov	r0, r9
 8009468:	4614      	mov	r4, r2
 800946a:	f7ff ffdb 	bl	8009424 <__mcmp>
 800946e:	1e05      	subs	r5, r0, #0
 8009470:	d112      	bne.n	8009498 <__mdiff+0x3c>
 8009472:	4629      	mov	r1, r5
 8009474:	4630      	mov	r0, r6
 8009476:	f7ff fd5b 	bl	8008f30 <_Balloc>
 800947a:	4602      	mov	r2, r0
 800947c:	b928      	cbnz	r0, 800948a <__mdiff+0x2e>
 800947e:	4b3f      	ldr	r3, [pc, #252]	@ (800957c <__mdiff+0x120>)
 8009480:	f240 2137 	movw	r1, #567	@ 0x237
 8009484:	483e      	ldr	r0, [pc, #248]	@ (8009580 <__mdiff+0x124>)
 8009486:	f000 fb75 	bl	8009b74 <__assert_func>
 800948a:	2301      	movs	r3, #1
 800948c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009490:	4610      	mov	r0, r2
 8009492:	b003      	add	sp, #12
 8009494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009498:	bfbc      	itt	lt
 800949a:	464b      	movlt	r3, r9
 800949c:	46a1      	movlt	r9, r4
 800949e:	4630      	mov	r0, r6
 80094a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80094a4:	bfba      	itte	lt
 80094a6:	461c      	movlt	r4, r3
 80094a8:	2501      	movlt	r5, #1
 80094aa:	2500      	movge	r5, #0
 80094ac:	f7ff fd40 	bl	8008f30 <_Balloc>
 80094b0:	4602      	mov	r2, r0
 80094b2:	b918      	cbnz	r0, 80094bc <__mdiff+0x60>
 80094b4:	4b31      	ldr	r3, [pc, #196]	@ (800957c <__mdiff+0x120>)
 80094b6:	f240 2145 	movw	r1, #581	@ 0x245
 80094ba:	e7e3      	b.n	8009484 <__mdiff+0x28>
 80094bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80094c0:	6926      	ldr	r6, [r4, #16]
 80094c2:	60c5      	str	r5, [r0, #12]
 80094c4:	f109 0310 	add.w	r3, r9, #16
 80094c8:	f109 0514 	add.w	r5, r9, #20
 80094cc:	f104 0e14 	add.w	lr, r4, #20
 80094d0:	f100 0b14 	add.w	fp, r0, #20
 80094d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80094d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80094dc:	9301      	str	r3, [sp, #4]
 80094de:	46d9      	mov	r9, fp
 80094e0:	f04f 0c00 	mov.w	ip, #0
 80094e4:	9b01      	ldr	r3, [sp, #4]
 80094e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80094ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80094ee:	9301      	str	r3, [sp, #4]
 80094f0:	fa1f f38a 	uxth.w	r3, sl
 80094f4:	4619      	mov	r1, r3
 80094f6:	b283      	uxth	r3, r0
 80094f8:	1acb      	subs	r3, r1, r3
 80094fa:	0c00      	lsrs	r0, r0, #16
 80094fc:	4463      	add	r3, ip
 80094fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009502:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009506:	b29b      	uxth	r3, r3
 8009508:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800950c:	4576      	cmp	r6, lr
 800950e:	f849 3b04 	str.w	r3, [r9], #4
 8009512:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009516:	d8e5      	bhi.n	80094e4 <__mdiff+0x88>
 8009518:	1b33      	subs	r3, r6, r4
 800951a:	3b15      	subs	r3, #21
 800951c:	f023 0303 	bic.w	r3, r3, #3
 8009520:	3415      	adds	r4, #21
 8009522:	3304      	adds	r3, #4
 8009524:	42a6      	cmp	r6, r4
 8009526:	bf38      	it	cc
 8009528:	2304      	movcc	r3, #4
 800952a:	441d      	add	r5, r3
 800952c:	445b      	add	r3, fp
 800952e:	461e      	mov	r6, r3
 8009530:	462c      	mov	r4, r5
 8009532:	4544      	cmp	r4, r8
 8009534:	d30e      	bcc.n	8009554 <__mdiff+0xf8>
 8009536:	f108 0103 	add.w	r1, r8, #3
 800953a:	1b49      	subs	r1, r1, r5
 800953c:	f021 0103 	bic.w	r1, r1, #3
 8009540:	3d03      	subs	r5, #3
 8009542:	45a8      	cmp	r8, r5
 8009544:	bf38      	it	cc
 8009546:	2100      	movcc	r1, #0
 8009548:	440b      	add	r3, r1
 800954a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800954e:	b191      	cbz	r1, 8009576 <__mdiff+0x11a>
 8009550:	6117      	str	r7, [r2, #16]
 8009552:	e79d      	b.n	8009490 <__mdiff+0x34>
 8009554:	f854 1b04 	ldr.w	r1, [r4], #4
 8009558:	46e6      	mov	lr, ip
 800955a:	0c08      	lsrs	r0, r1, #16
 800955c:	fa1c fc81 	uxtah	ip, ip, r1
 8009560:	4471      	add	r1, lr
 8009562:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009566:	b289      	uxth	r1, r1
 8009568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800956c:	f846 1b04 	str.w	r1, [r6], #4
 8009570:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009574:	e7dd      	b.n	8009532 <__mdiff+0xd6>
 8009576:	3f01      	subs	r7, #1
 8009578:	e7e7      	b.n	800954a <__mdiff+0xee>
 800957a:	bf00      	nop
 800957c:	0801ddd4 	.word	0x0801ddd4
 8009580:	0801dde5 	.word	0x0801dde5

08009584 <__d2b>:
 8009584:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009588:	460f      	mov	r7, r1
 800958a:	2101      	movs	r1, #1
 800958c:	ec59 8b10 	vmov	r8, r9, d0
 8009590:	4616      	mov	r6, r2
 8009592:	f7ff fccd 	bl	8008f30 <_Balloc>
 8009596:	4604      	mov	r4, r0
 8009598:	b930      	cbnz	r0, 80095a8 <__d2b+0x24>
 800959a:	4602      	mov	r2, r0
 800959c:	4b23      	ldr	r3, [pc, #140]	@ (800962c <__d2b+0xa8>)
 800959e:	4824      	ldr	r0, [pc, #144]	@ (8009630 <__d2b+0xac>)
 80095a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80095a4:	f000 fae6 	bl	8009b74 <__assert_func>
 80095a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80095ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095b0:	b10d      	cbz	r5, 80095b6 <__d2b+0x32>
 80095b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095b6:	9301      	str	r3, [sp, #4]
 80095b8:	f1b8 0300 	subs.w	r3, r8, #0
 80095bc:	d023      	beq.n	8009606 <__d2b+0x82>
 80095be:	4668      	mov	r0, sp
 80095c0:	9300      	str	r3, [sp, #0]
 80095c2:	f7ff fd7c 	bl	80090be <__lo0bits>
 80095c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80095ca:	b1d0      	cbz	r0, 8009602 <__d2b+0x7e>
 80095cc:	f1c0 0320 	rsb	r3, r0, #32
 80095d0:	fa02 f303 	lsl.w	r3, r2, r3
 80095d4:	430b      	orrs	r3, r1
 80095d6:	40c2      	lsrs	r2, r0
 80095d8:	6163      	str	r3, [r4, #20]
 80095da:	9201      	str	r2, [sp, #4]
 80095dc:	9b01      	ldr	r3, [sp, #4]
 80095de:	61a3      	str	r3, [r4, #24]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	bf0c      	ite	eq
 80095e4:	2201      	moveq	r2, #1
 80095e6:	2202      	movne	r2, #2
 80095e8:	6122      	str	r2, [r4, #16]
 80095ea:	b1a5      	cbz	r5, 8009616 <__d2b+0x92>
 80095ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80095f0:	4405      	add	r5, r0
 80095f2:	603d      	str	r5, [r7, #0]
 80095f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80095f8:	6030      	str	r0, [r6, #0]
 80095fa:	4620      	mov	r0, r4
 80095fc:	b003      	add	sp, #12
 80095fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009602:	6161      	str	r1, [r4, #20]
 8009604:	e7ea      	b.n	80095dc <__d2b+0x58>
 8009606:	a801      	add	r0, sp, #4
 8009608:	f7ff fd59 	bl	80090be <__lo0bits>
 800960c:	9b01      	ldr	r3, [sp, #4]
 800960e:	6163      	str	r3, [r4, #20]
 8009610:	3020      	adds	r0, #32
 8009612:	2201      	movs	r2, #1
 8009614:	e7e8      	b.n	80095e8 <__d2b+0x64>
 8009616:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800961a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800961e:	6038      	str	r0, [r7, #0]
 8009620:	6918      	ldr	r0, [r3, #16]
 8009622:	f7ff fd2d 	bl	8009080 <__hi0bits>
 8009626:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800962a:	e7e5      	b.n	80095f8 <__d2b+0x74>
 800962c:	0801ddd4 	.word	0x0801ddd4
 8009630:	0801dde5 	.word	0x0801dde5

08009634 <__sfputc_r>:
 8009634:	6893      	ldr	r3, [r2, #8]
 8009636:	3b01      	subs	r3, #1
 8009638:	2b00      	cmp	r3, #0
 800963a:	b410      	push	{r4}
 800963c:	6093      	str	r3, [r2, #8]
 800963e:	da08      	bge.n	8009652 <__sfputc_r+0x1e>
 8009640:	6994      	ldr	r4, [r2, #24]
 8009642:	42a3      	cmp	r3, r4
 8009644:	db01      	blt.n	800964a <__sfputc_r+0x16>
 8009646:	290a      	cmp	r1, #10
 8009648:	d103      	bne.n	8009652 <__sfputc_r+0x1e>
 800964a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800964e:	f000 b9df 	b.w	8009a10 <__swbuf_r>
 8009652:	6813      	ldr	r3, [r2, #0]
 8009654:	1c58      	adds	r0, r3, #1
 8009656:	6010      	str	r0, [r2, #0]
 8009658:	7019      	strb	r1, [r3, #0]
 800965a:	4608      	mov	r0, r1
 800965c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009660:	4770      	bx	lr

08009662 <__sfputs_r>:
 8009662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009664:	4606      	mov	r6, r0
 8009666:	460f      	mov	r7, r1
 8009668:	4614      	mov	r4, r2
 800966a:	18d5      	adds	r5, r2, r3
 800966c:	42ac      	cmp	r4, r5
 800966e:	d101      	bne.n	8009674 <__sfputs_r+0x12>
 8009670:	2000      	movs	r0, #0
 8009672:	e007      	b.n	8009684 <__sfputs_r+0x22>
 8009674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009678:	463a      	mov	r2, r7
 800967a:	4630      	mov	r0, r6
 800967c:	f7ff ffda 	bl	8009634 <__sfputc_r>
 8009680:	1c43      	adds	r3, r0, #1
 8009682:	d1f3      	bne.n	800966c <__sfputs_r+0xa>
 8009684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009688 <_vfiprintf_r>:
 8009688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800968c:	460d      	mov	r5, r1
 800968e:	b09d      	sub	sp, #116	@ 0x74
 8009690:	4614      	mov	r4, r2
 8009692:	4698      	mov	r8, r3
 8009694:	4606      	mov	r6, r0
 8009696:	b118      	cbz	r0, 80096a0 <_vfiprintf_r+0x18>
 8009698:	6a03      	ldr	r3, [r0, #32]
 800969a:	b90b      	cbnz	r3, 80096a0 <_vfiprintf_r+0x18>
 800969c:	f7fe fbf0 	bl	8007e80 <__sinit>
 80096a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096a2:	07d9      	lsls	r1, r3, #31
 80096a4:	d405      	bmi.n	80096b2 <_vfiprintf_r+0x2a>
 80096a6:	89ab      	ldrh	r3, [r5, #12]
 80096a8:	059a      	lsls	r2, r3, #22
 80096aa:	d402      	bmi.n	80096b2 <_vfiprintf_r+0x2a>
 80096ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096ae:	f7fe fcf0 	bl	8008092 <__retarget_lock_acquire_recursive>
 80096b2:	89ab      	ldrh	r3, [r5, #12]
 80096b4:	071b      	lsls	r3, r3, #28
 80096b6:	d501      	bpl.n	80096bc <_vfiprintf_r+0x34>
 80096b8:	692b      	ldr	r3, [r5, #16]
 80096ba:	b99b      	cbnz	r3, 80096e4 <_vfiprintf_r+0x5c>
 80096bc:	4629      	mov	r1, r5
 80096be:	4630      	mov	r0, r6
 80096c0:	f000 f9e4 	bl	8009a8c <__swsetup_r>
 80096c4:	b170      	cbz	r0, 80096e4 <_vfiprintf_r+0x5c>
 80096c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096c8:	07dc      	lsls	r4, r3, #31
 80096ca:	d504      	bpl.n	80096d6 <_vfiprintf_r+0x4e>
 80096cc:	f04f 30ff 	mov.w	r0, #4294967295
 80096d0:	b01d      	add	sp, #116	@ 0x74
 80096d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096d6:	89ab      	ldrh	r3, [r5, #12]
 80096d8:	0598      	lsls	r0, r3, #22
 80096da:	d4f7      	bmi.n	80096cc <_vfiprintf_r+0x44>
 80096dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096de:	f7fe fcd9 	bl	8008094 <__retarget_lock_release_recursive>
 80096e2:	e7f3      	b.n	80096cc <_vfiprintf_r+0x44>
 80096e4:	2300      	movs	r3, #0
 80096e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80096e8:	2320      	movs	r3, #32
 80096ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80096ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80096f2:	2330      	movs	r3, #48	@ 0x30
 80096f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80098a4 <_vfiprintf_r+0x21c>
 80096f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80096fc:	f04f 0901 	mov.w	r9, #1
 8009700:	4623      	mov	r3, r4
 8009702:	469a      	mov	sl, r3
 8009704:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009708:	b10a      	cbz	r2, 800970e <_vfiprintf_r+0x86>
 800970a:	2a25      	cmp	r2, #37	@ 0x25
 800970c:	d1f9      	bne.n	8009702 <_vfiprintf_r+0x7a>
 800970e:	ebba 0b04 	subs.w	fp, sl, r4
 8009712:	d00b      	beq.n	800972c <_vfiprintf_r+0xa4>
 8009714:	465b      	mov	r3, fp
 8009716:	4622      	mov	r2, r4
 8009718:	4629      	mov	r1, r5
 800971a:	4630      	mov	r0, r6
 800971c:	f7ff ffa1 	bl	8009662 <__sfputs_r>
 8009720:	3001      	adds	r0, #1
 8009722:	f000 80a7 	beq.w	8009874 <_vfiprintf_r+0x1ec>
 8009726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009728:	445a      	add	r2, fp
 800972a:	9209      	str	r2, [sp, #36]	@ 0x24
 800972c:	f89a 3000 	ldrb.w	r3, [sl]
 8009730:	2b00      	cmp	r3, #0
 8009732:	f000 809f 	beq.w	8009874 <_vfiprintf_r+0x1ec>
 8009736:	2300      	movs	r3, #0
 8009738:	f04f 32ff 	mov.w	r2, #4294967295
 800973c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009740:	f10a 0a01 	add.w	sl, sl, #1
 8009744:	9304      	str	r3, [sp, #16]
 8009746:	9307      	str	r3, [sp, #28]
 8009748:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800974c:	931a      	str	r3, [sp, #104]	@ 0x68
 800974e:	4654      	mov	r4, sl
 8009750:	2205      	movs	r2, #5
 8009752:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009756:	4853      	ldr	r0, [pc, #332]	@ (80098a4 <_vfiprintf_r+0x21c>)
 8009758:	f7f6 fdba 	bl	80002d0 <memchr>
 800975c:	9a04      	ldr	r2, [sp, #16]
 800975e:	b9d8      	cbnz	r0, 8009798 <_vfiprintf_r+0x110>
 8009760:	06d1      	lsls	r1, r2, #27
 8009762:	bf44      	itt	mi
 8009764:	2320      	movmi	r3, #32
 8009766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800976a:	0713      	lsls	r3, r2, #28
 800976c:	bf44      	itt	mi
 800976e:	232b      	movmi	r3, #43	@ 0x2b
 8009770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009774:	f89a 3000 	ldrb.w	r3, [sl]
 8009778:	2b2a      	cmp	r3, #42	@ 0x2a
 800977a:	d015      	beq.n	80097a8 <_vfiprintf_r+0x120>
 800977c:	9a07      	ldr	r2, [sp, #28]
 800977e:	4654      	mov	r4, sl
 8009780:	2000      	movs	r0, #0
 8009782:	f04f 0c0a 	mov.w	ip, #10
 8009786:	4621      	mov	r1, r4
 8009788:	f811 3b01 	ldrb.w	r3, [r1], #1
 800978c:	3b30      	subs	r3, #48	@ 0x30
 800978e:	2b09      	cmp	r3, #9
 8009790:	d94b      	bls.n	800982a <_vfiprintf_r+0x1a2>
 8009792:	b1b0      	cbz	r0, 80097c2 <_vfiprintf_r+0x13a>
 8009794:	9207      	str	r2, [sp, #28]
 8009796:	e014      	b.n	80097c2 <_vfiprintf_r+0x13a>
 8009798:	eba0 0308 	sub.w	r3, r0, r8
 800979c:	fa09 f303 	lsl.w	r3, r9, r3
 80097a0:	4313      	orrs	r3, r2
 80097a2:	9304      	str	r3, [sp, #16]
 80097a4:	46a2      	mov	sl, r4
 80097a6:	e7d2      	b.n	800974e <_vfiprintf_r+0xc6>
 80097a8:	9b03      	ldr	r3, [sp, #12]
 80097aa:	1d19      	adds	r1, r3, #4
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	9103      	str	r1, [sp, #12]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	bfbb      	ittet	lt
 80097b4:	425b      	neglt	r3, r3
 80097b6:	f042 0202 	orrlt.w	r2, r2, #2
 80097ba:	9307      	strge	r3, [sp, #28]
 80097bc:	9307      	strlt	r3, [sp, #28]
 80097be:	bfb8      	it	lt
 80097c0:	9204      	strlt	r2, [sp, #16]
 80097c2:	7823      	ldrb	r3, [r4, #0]
 80097c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80097c6:	d10a      	bne.n	80097de <_vfiprintf_r+0x156>
 80097c8:	7863      	ldrb	r3, [r4, #1]
 80097ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80097cc:	d132      	bne.n	8009834 <_vfiprintf_r+0x1ac>
 80097ce:	9b03      	ldr	r3, [sp, #12]
 80097d0:	1d1a      	adds	r2, r3, #4
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	9203      	str	r2, [sp, #12]
 80097d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097da:	3402      	adds	r4, #2
 80097dc:	9305      	str	r3, [sp, #20]
 80097de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80098b4 <_vfiprintf_r+0x22c>
 80097e2:	7821      	ldrb	r1, [r4, #0]
 80097e4:	2203      	movs	r2, #3
 80097e6:	4650      	mov	r0, sl
 80097e8:	f7f6 fd72 	bl	80002d0 <memchr>
 80097ec:	b138      	cbz	r0, 80097fe <_vfiprintf_r+0x176>
 80097ee:	9b04      	ldr	r3, [sp, #16]
 80097f0:	eba0 000a 	sub.w	r0, r0, sl
 80097f4:	2240      	movs	r2, #64	@ 0x40
 80097f6:	4082      	lsls	r2, r0
 80097f8:	4313      	orrs	r3, r2
 80097fa:	3401      	adds	r4, #1
 80097fc:	9304      	str	r3, [sp, #16]
 80097fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009802:	4829      	ldr	r0, [pc, #164]	@ (80098a8 <_vfiprintf_r+0x220>)
 8009804:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009808:	2206      	movs	r2, #6
 800980a:	f7f6 fd61 	bl	80002d0 <memchr>
 800980e:	2800      	cmp	r0, #0
 8009810:	d03f      	beq.n	8009892 <_vfiprintf_r+0x20a>
 8009812:	4b26      	ldr	r3, [pc, #152]	@ (80098ac <_vfiprintf_r+0x224>)
 8009814:	bb1b      	cbnz	r3, 800985e <_vfiprintf_r+0x1d6>
 8009816:	9b03      	ldr	r3, [sp, #12]
 8009818:	3307      	adds	r3, #7
 800981a:	f023 0307 	bic.w	r3, r3, #7
 800981e:	3308      	adds	r3, #8
 8009820:	9303      	str	r3, [sp, #12]
 8009822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009824:	443b      	add	r3, r7
 8009826:	9309      	str	r3, [sp, #36]	@ 0x24
 8009828:	e76a      	b.n	8009700 <_vfiprintf_r+0x78>
 800982a:	fb0c 3202 	mla	r2, ip, r2, r3
 800982e:	460c      	mov	r4, r1
 8009830:	2001      	movs	r0, #1
 8009832:	e7a8      	b.n	8009786 <_vfiprintf_r+0xfe>
 8009834:	2300      	movs	r3, #0
 8009836:	3401      	adds	r4, #1
 8009838:	9305      	str	r3, [sp, #20]
 800983a:	4619      	mov	r1, r3
 800983c:	f04f 0c0a 	mov.w	ip, #10
 8009840:	4620      	mov	r0, r4
 8009842:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009846:	3a30      	subs	r2, #48	@ 0x30
 8009848:	2a09      	cmp	r2, #9
 800984a:	d903      	bls.n	8009854 <_vfiprintf_r+0x1cc>
 800984c:	2b00      	cmp	r3, #0
 800984e:	d0c6      	beq.n	80097de <_vfiprintf_r+0x156>
 8009850:	9105      	str	r1, [sp, #20]
 8009852:	e7c4      	b.n	80097de <_vfiprintf_r+0x156>
 8009854:	fb0c 2101 	mla	r1, ip, r1, r2
 8009858:	4604      	mov	r4, r0
 800985a:	2301      	movs	r3, #1
 800985c:	e7f0      	b.n	8009840 <_vfiprintf_r+0x1b8>
 800985e:	ab03      	add	r3, sp, #12
 8009860:	9300      	str	r3, [sp, #0]
 8009862:	462a      	mov	r2, r5
 8009864:	4b12      	ldr	r3, [pc, #72]	@ (80098b0 <_vfiprintf_r+0x228>)
 8009866:	a904      	add	r1, sp, #16
 8009868:	4630      	mov	r0, r6
 800986a:	f7fd fec5 	bl	80075f8 <_printf_float>
 800986e:	4607      	mov	r7, r0
 8009870:	1c78      	adds	r0, r7, #1
 8009872:	d1d6      	bne.n	8009822 <_vfiprintf_r+0x19a>
 8009874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009876:	07d9      	lsls	r1, r3, #31
 8009878:	d405      	bmi.n	8009886 <_vfiprintf_r+0x1fe>
 800987a:	89ab      	ldrh	r3, [r5, #12]
 800987c:	059a      	lsls	r2, r3, #22
 800987e:	d402      	bmi.n	8009886 <_vfiprintf_r+0x1fe>
 8009880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009882:	f7fe fc07 	bl	8008094 <__retarget_lock_release_recursive>
 8009886:	89ab      	ldrh	r3, [r5, #12]
 8009888:	065b      	lsls	r3, r3, #25
 800988a:	f53f af1f 	bmi.w	80096cc <_vfiprintf_r+0x44>
 800988e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009890:	e71e      	b.n	80096d0 <_vfiprintf_r+0x48>
 8009892:	ab03      	add	r3, sp, #12
 8009894:	9300      	str	r3, [sp, #0]
 8009896:	462a      	mov	r2, r5
 8009898:	4b05      	ldr	r3, [pc, #20]	@ (80098b0 <_vfiprintf_r+0x228>)
 800989a:	a904      	add	r1, sp, #16
 800989c:	4630      	mov	r0, r6
 800989e:	f7fe f943 	bl	8007b28 <_printf_i>
 80098a2:	e7e4      	b.n	800986e <_vfiprintf_r+0x1e6>
 80098a4:	0801df40 	.word	0x0801df40
 80098a8:	0801df4a 	.word	0x0801df4a
 80098ac:	080075f9 	.word	0x080075f9
 80098b0:	08009663 	.word	0x08009663
 80098b4:	0801df46 	.word	0x0801df46

080098b8 <__sflush_r>:
 80098b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c0:	0716      	lsls	r6, r2, #28
 80098c2:	4605      	mov	r5, r0
 80098c4:	460c      	mov	r4, r1
 80098c6:	d454      	bmi.n	8009972 <__sflush_r+0xba>
 80098c8:	684b      	ldr	r3, [r1, #4]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	dc02      	bgt.n	80098d4 <__sflush_r+0x1c>
 80098ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	dd48      	ble.n	8009966 <__sflush_r+0xae>
 80098d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098d6:	2e00      	cmp	r6, #0
 80098d8:	d045      	beq.n	8009966 <__sflush_r+0xae>
 80098da:	2300      	movs	r3, #0
 80098dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098e0:	682f      	ldr	r7, [r5, #0]
 80098e2:	6a21      	ldr	r1, [r4, #32]
 80098e4:	602b      	str	r3, [r5, #0]
 80098e6:	d030      	beq.n	800994a <__sflush_r+0x92>
 80098e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098ea:	89a3      	ldrh	r3, [r4, #12]
 80098ec:	0759      	lsls	r1, r3, #29
 80098ee:	d505      	bpl.n	80098fc <__sflush_r+0x44>
 80098f0:	6863      	ldr	r3, [r4, #4]
 80098f2:	1ad2      	subs	r2, r2, r3
 80098f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098f6:	b10b      	cbz	r3, 80098fc <__sflush_r+0x44>
 80098f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098fa:	1ad2      	subs	r2, r2, r3
 80098fc:	2300      	movs	r3, #0
 80098fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009900:	6a21      	ldr	r1, [r4, #32]
 8009902:	4628      	mov	r0, r5
 8009904:	47b0      	blx	r6
 8009906:	1c43      	adds	r3, r0, #1
 8009908:	89a3      	ldrh	r3, [r4, #12]
 800990a:	d106      	bne.n	800991a <__sflush_r+0x62>
 800990c:	6829      	ldr	r1, [r5, #0]
 800990e:	291d      	cmp	r1, #29
 8009910:	d82b      	bhi.n	800996a <__sflush_r+0xb2>
 8009912:	4a2a      	ldr	r2, [pc, #168]	@ (80099bc <__sflush_r+0x104>)
 8009914:	410a      	asrs	r2, r1
 8009916:	07d6      	lsls	r6, r2, #31
 8009918:	d427      	bmi.n	800996a <__sflush_r+0xb2>
 800991a:	2200      	movs	r2, #0
 800991c:	6062      	str	r2, [r4, #4]
 800991e:	04d9      	lsls	r1, r3, #19
 8009920:	6922      	ldr	r2, [r4, #16]
 8009922:	6022      	str	r2, [r4, #0]
 8009924:	d504      	bpl.n	8009930 <__sflush_r+0x78>
 8009926:	1c42      	adds	r2, r0, #1
 8009928:	d101      	bne.n	800992e <__sflush_r+0x76>
 800992a:	682b      	ldr	r3, [r5, #0]
 800992c:	b903      	cbnz	r3, 8009930 <__sflush_r+0x78>
 800992e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009932:	602f      	str	r7, [r5, #0]
 8009934:	b1b9      	cbz	r1, 8009966 <__sflush_r+0xae>
 8009936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800993a:	4299      	cmp	r1, r3
 800993c:	d002      	beq.n	8009944 <__sflush_r+0x8c>
 800993e:	4628      	mov	r0, r5
 8009940:	f7ff f9f6 	bl	8008d30 <_free_r>
 8009944:	2300      	movs	r3, #0
 8009946:	6363      	str	r3, [r4, #52]	@ 0x34
 8009948:	e00d      	b.n	8009966 <__sflush_r+0xae>
 800994a:	2301      	movs	r3, #1
 800994c:	4628      	mov	r0, r5
 800994e:	47b0      	blx	r6
 8009950:	4602      	mov	r2, r0
 8009952:	1c50      	adds	r0, r2, #1
 8009954:	d1c9      	bne.n	80098ea <__sflush_r+0x32>
 8009956:	682b      	ldr	r3, [r5, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d0c6      	beq.n	80098ea <__sflush_r+0x32>
 800995c:	2b1d      	cmp	r3, #29
 800995e:	d001      	beq.n	8009964 <__sflush_r+0xac>
 8009960:	2b16      	cmp	r3, #22
 8009962:	d11e      	bne.n	80099a2 <__sflush_r+0xea>
 8009964:	602f      	str	r7, [r5, #0]
 8009966:	2000      	movs	r0, #0
 8009968:	e022      	b.n	80099b0 <__sflush_r+0xf8>
 800996a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800996e:	b21b      	sxth	r3, r3
 8009970:	e01b      	b.n	80099aa <__sflush_r+0xf2>
 8009972:	690f      	ldr	r7, [r1, #16]
 8009974:	2f00      	cmp	r7, #0
 8009976:	d0f6      	beq.n	8009966 <__sflush_r+0xae>
 8009978:	0793      	lsls	r3, r2, #30
 800997a:	680e      	ldr	r6, [r1, #0]
 800997c:	bf08      	it	eq
 800997e:	694b      	ldreq	r3, [r1, #20]
 8009980:	600f      	str	r7, [r1, #0]
 8009982:	bf18      	it	ne
 8009984:	2300      	movne	r3, #0
 8009986:	eba6 0807 	sub.w	r8, r6, r7
 800998a:	608b      	str	r3, [r1, #8]
 800998c:	f1b8 0f00 	cmp.w	r8, #0
 8009990:	dde9      	ble.n	8009966 <__sflush_r+0xae>
 8009992:	6a21      	ldr	r1, [r4, #32]
 8009994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009996:	4643      	mov	r3, r8
 8009998:	463a      	mov	r2, r7
 800999a:	4628      	mov	r0, r5
 800999c:	47b0      	blx	r6
 800999e:	2800      	cmp	r0, #0
 80099a0:	dc08      	bgt.n	80099b4 <__sflush_r+0xfc>
 80099a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099aa:	81a3      	strh	r3, [r4, #12]
 80099ac:	f04f 30ff 	mov.w	r0, #4294967295
 80099b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099b4:	4407      	add	r7, r0
 80099b6:	eba8 0800 	sub.w	r8, r8, r0
 80099ba:	e7e7      	b.n	800998c <__sflush_r+0xd4>
 80099bc:	dfbffffe 	.word	0xdfbffffe

080099c0 <_fflush_r>:
 80099c0:	b538      	push	{r3, r4, r5, lr}
 80099c2:	690b      	ldr	r3, [r1, #16]
 80099c4:	4605      	mov	r5, r0
 80099c6:	460c      	mov	r4, r1
 80099c8:	b913      	cbnz	r3, 80099d0 <_fflush_r+0x10>
 80099ca:	2500      	movs	r5, #0
 80099cc:	4628      	mov	r0, r5
 80099ce:	bd38      	pop	{r3, r4, r5, pc}
 80099d0:	b118      	cbz	r0, 80099da <_fflush_r+0x1a>
 80099d2:	6a03      	ldr	r3, [r0, #32]
 80099d4:	b90b      	cbnz	r3, 80099da <_fflush_r+0x1a>
 80099d6:	f7fe fa53 	bl	8007e80 <__sinit>
 80099da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d0f3      	beq.n	80099ca <_fflush_r+0xa>
 80099e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099e4:	07d0      	lsls	r0, r2, #31
 80099e6:	d404      	bmi.n	80099f2 <_fflush_r+0x32>
 80099e8:	0599      	lsls	r1, r3, #22
 80099ea:	d402      	bmi.n	80099f2 <_fflush_r+0x32>
 80099ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ee:	f7fe fb50 	bl	8008092 <__retarget_lock_acquire_recursive>
 80099f2:	4628      	mov	r0, r5
 80099f4:	4621      	mov	r1, r4
 80099f6:	f7ff ff5f 	bl	80098b8 <__sflush_r>
 80099fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099fc:	07da      	lsls	r2, r3, #31
 80099fe:	4605      	mov	r5, r0
 8009a00:	d4e4      	bmi.n	80099cc <_fflush_r+0xc>
 8009a02:	89a3      	ldrh	r3, [r4, #12]
 8009a04:	059b      	lsls	r3, r3, #22
 8009a06:	d4e1      	bmi.n	80099cc <_fflush_r+0xc>
 8009a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a0a:	f7fe fb43 	bl	8008094 <__retarget_lock_release_recursive>
 8009a0e:	e7dd      	b.n	80099cc <_fflush_r+0xc>

08009a10 <__swbuf_r>:
 8009a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a12:	460e      	mov	r6, r1
 8009a14:	4614      	mov	r4, r2
 8009a16:	4605      	mov	r5, r0
 8009a18:	b118      	cbz	r0, 8009a22 <__swbuf_r+0x12>
 8009a1a:	6a03      	ldr	r3, [r0, #32]
 8009a1c:	b90b      	cbnz	r3, 8009a22 <__swbuf_r+0x12>
 8009a1e:	f7fe fa2f 	bl	8007e80 <__sinit>
 8009a22:	69a3      	ldr	r3, [r4, #24]
 8009a24:	60a3      	str	r3, [r4, #8]
 8009a26:	89a3      	ldrh	r3, [r4, #12]
 8009a28:	071a      	lsls	r2, r3, #28
 8009a2a:	d501      	bpl.n	8009a30 <__swbuf_r+0x20>
 8009a2c:	6923      	ldr	r3, [r4, #16]
 8009a2e:	b943      	cbnz	r3, 8009a42 <__swbuf_r+0x32>
 8009a30:	4621      	mov	r1, r4
 8009a32:	4628      	mov	r0, r5
 8009a34:	f000 f82a 	bl	8009a8c <__swsetup_r>
 8009a38:	b118      	cbz	r0, 8009a42 <__swbuf_r+0x32>
 8009a3a:	f04f 37ff 	mov.w	r7, #4294967295
 8009a3e:	4638      	mov	r0, r7
 8009a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a42:	6823      	ldr	r3, [r4, #0]
 8009a44:	6922      	ldr	r2, [r4, #16]
 8009a46:	1a98      	subs	r0, r3, r2
 8009a48:	6963      	ldr	r3, [r4, #20]
 8009a4a:	b2f6      	uxtb	r6, r6
 8009a4c:	4283      	cmp	r3, r0
 8009a4e:	4637      	mov	r7, r6
 8009a50:	dc05      	bgt.n	8009a5e <__swbuf_r+0x4e>
 8009a52:	4621      	mov	r1, r4
 8009a54:	4628      	mov	r0, r5
 8009a56:	f7ff ffb3 	bl	80099c0 <_fflush_r>
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	d1ed      	bne.n	8009a3a <__swbuf_r+0x2a>
 8009a5e:	68a3      	ldr	r3, [r4, #8]
 8009a60:	3b01      	subs	r3, #1
 8009a62:	60a3      	str	r3, [r4, #8]
 8009a64:	6823      	ldr	r3, [r4, #0]
 8009a66:	1c5a      	adds	r2, r3, #1
 8009a68:	6022      	str	r2, [r4, #0]
 8009a6a:	701e      	strb	r6, [r3, #0]
 8009a6c:	6962      	ldr	r2, [r4, #20]
 8009a6e:	1c43      	adds	r3, r0, #1
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d004      	beq.n	8009a7e <__swbuf_r+0x6e>
 8009a74:	89a3      	ldrh	r3, [r4, #12]
 8009a76:	07db      	lsls	r3, r3, #31
 8009a78:	d5e1      	bpl.n	8009a3e <__swbuf_r+0x2e>
 8009a7a:	2e0a      	cmp	r6, #10
 8009a7c:	d1df      	bne.n	8009a3e <__swbuf_r+0x2e>
 8009a7e:	4621      	mov	r1, r4
 8009a80:	4628      	mov	r0, r5
 8009a82:	f7ff ff9d 	bl	80099c0 <_fflush_r>
 8009a86:	2800      	cmp	r0, #0
 8009a88:	d0d9      	beq.n	8009a3e <__swbuf_r+0x2e>
 8009a8a:	e7d6      	b.n	8009a3a <__swbuf_r+0x2a>

08009a8c <__swsetup_r>:
 8009a8c:	b538      	push	{r3, r4, r5, lr}
 8009a8e:	4b29      	ldr	r3, [pc, #164]	@ (8009b34 <__swsetup_r+0xa8>)
 8009a90:	4605      	mov	r5, r0
 8009a92:	6818      	ldr	r0, [r3, #0]
 8009a94:	460c      	mov	r4, r1
 8009a96:	b118      	cbz	r0, 8009aa0 <__swsetup_r+0x14>
 8009a98:	6a03      	ldr	r3, [r0, #32]
 8009a9a:	b90b      	cbnz	r3, 8009aa0 <__swsetup_r+0x14>
 8009a9c:	f7fe f9f0 	bl	8007e80 <__sinit>
 8009aa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aa4:	0719      	lsls	r1, r3, #28
 8009aa6:	d422      	bmi.n	8009aee <__swsetup_r+0x62>
 8009aa8:	06da      	lsls	r2, r3, #27
 8009aaa:	d407      	bmi.n	8009abc <__swsetup_r+0x30>
 8009aac:	2209      	movs	r2, #9
 8009aae:	602a      	str	r2, [r5, #0]
 8009ab0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ab4:	81a3      	strh	r3, [r4, #12]
 8009ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aba:	e033      	b.n	8009b24 <__swsetup_r+0x98>
 8009abc:	0758      	lsls	r0, r3, #29
 8009abe:	d512      	bpl.n	8009ae6 <__swsetup_r+0x5a>
 8009ac0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ac2:	b141      	cbz	r1, 8009ad6 <__swsetup_r+0x4a>
 8009ac4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ac8:	4299      	cmp	r1, r3
 8009aca:	d002      	beq.n	8009ad2 <__swsetup_r+0x46>
 8009acc:	4628      	mov	r0, r5
 8009ace:	f7ff f92f 	bl	8008d30 <_free_r>
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ad6:	89a3      	ldrh	r3, [r4, #12]
 8009ad8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009adc:	81a3      	strh	r3, [r4, #12]
 8009ade:	2300      	movs	r3, #0
 8009ae0:	6063      	str	r3, [r4, #4]
 8009ae2:	6923      	ldr	r3, [r4, #16]
 8009ae4:	6023      	str	r3, [r4, #0]
 8009ae6:	89a3      	ldrh	r3, [r4, #12]
 8009ae8:	f043 0308 	orr.w	r3, r3, #8
 8009aec:	81a3      	strh	r3, [r4, #12]
 8009aee:	6923      	ldr	r3, [r4, #16]
 8009af0:	b94b      	cbnz	r3, 8009b06 <__swsetup_r+0x7a>
 8009af2:	89a3      	ldrh	r3, [r4, #12]
 8009af4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009af8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009afc:	d003      	beq.n	8009b06 <__swsetup_r+0x7a>
 8009afe:	4621      	mov	r1, r4
 8009b00:	4628      	mov	r0, r5
 8009b02:	f000 f8c1 	bl	8009c88 <__smakebuf_r>
 8009b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b0a:	f013 0201 	ands.w	r2, r3, #1
 8009b0e:	d00a      	beq.n	8009b26 <__swsetup_r+0x9a>
 8009b10:	2200      	movs	r2, #0
 8009b12:	60a2      	str	r2, [r4, #8]
 8009b14:	6962      	ldr	r2, [r4, #20]
 8009b16:	4252      	negs	r2, r2
 8009b18:	61a2      	str	r2, [r4, #24]
 8009b1a:	6922      	ldr	r2, [r4, #16]
 8009b1c:	b942      	cbnz	r2, 8009b30 <__swsetup_r+0xa4>
 8009b1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009b22:	d1c5      	bne.n	8009ab0 <__swsetup_r+0x24>
 8009b24:	bd38      	pop	{r3, r4, r5, pc}
 8009b26:	0799      	lsls	r1, r3, #30
 8009b28:	bf58      	it	pl
 8009b2a:	6962      	ldrpl	r2, [r4, #20]
 8009b2c:	60a2      	str	r2, [r4, #8]
 8009b2e:	e7f4      	b.n	8009b1a <__swsetup_r+0x8e>
 8009b30:	2000      	movs	r0, #0
 8009b32:	e7f7      	b.n	8009b24 <__swsetup_r+0x98>
 8009b34:	20000018 	.word	0x20000018

08009b38 <_sbrk_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4d06      	ldr	r5, [pc, #24]	@ (8009b54 <_sbrk_r+0x1c>)
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	4604      	mov	r4, r0
 8009b40:	4608      	mov	r0, r1
 8009b42:	602b      	str	r3, [r5, #0]
 8009b44:	f7f8 ff84 	bl	8002a50 <_sbrk>
 8009b48:	1c43      	adds	r3, r0, #1
 8009b4a:	d102      	bne.n	8009b52 <_sbrk_r+0x1a>
 8009b4c:	682b      	ldr	r3, [r5, #0]
 8009b4e:	b103      	cbz	r3, 8009b52 <_sbrk_r+0x1a>
 8009b50:	6023      	str	r3, [r4, #0]
 8009b52:	bd38      	pop	{r3, r4, r5, pc}
 8009b54:	200022cc 	.word	0x200022cc

08009b58 <memcpy>:
 8009b58:	440a      	add	r2, r1
 8009b5a:	4291      	cmp	r1, r2
 8009b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b60:	d100      	bne.n	8009b64 <memcpy+0xc>
 8009b62:	4770      	bx	lr
 8009b64:	b510      	push	{r4, lr}
 8009b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b6e:	4291      	cmp	r1, r2
 8009b70:	d1f9      	bne.n	8009b66 <memcpy+0xe>
 8009b72:	bd10      	pop	{r4, pc}

08009b74 <__assert_func>:
 8009b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b76:	4614      	mov	r4, r2
 8009b78:	461a      	mov	r2, r3
 8009b7a:	4b09      	ldr	r3, [pc, #36]	@ (8009ba0 <__assert_func+0x2c>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4605      	mov	r5, r0
 8009b80:	68d8      	ldr	r0, [r3, #12]
 8009b82:	b954      	cbnz	r4, 8009b9a <__assert_func+0x26>
 8009b84:	4b07      	ldr	r3, [pc, #28]	@ (8009ba4 <__assert_func+0x30>)
 8009b86:	461c      	mov	r4, r3
 8009b88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b8c:	9100      	str	r1, [sp, #0]
 8009b8e:	462b      	mov	r3, r5
 8009b90:	4905      	ldr	r1, [pc, #20]	@ (8009ba8 <__assert_func+0x34>)
 8009b92:	f000 f841 	bl	8009c18 <fiprintf>
 8009b96:	f000 f8d5 	bl	8009d44 <abort>
 8009b9a:	4b04      	ldr	r3, [pc, #16]	@ (8009bac <__assert_func+0x38>)
 8009b9c:	e7f4      	b.n	8009b88 <__assert_func+0x14>
 8009b9e:	bf00      	nop
 8009ba0:	20000018 	.word	0x20000018
 8009ba4:	0801df96 	.word	0x0801df96
 8009ba8:	0801df68 	.word	0x0801df68
 8009bac:	0801df5b 	.word	0x0801df5b

08009bb0 <_calloc_r>:
 8009bb0:	b570      	push	{r4, r5, r6, lr}
 8009bb2:	fba1 5402 	umull	r5, r4, r1, r2
 8009bb6:	b93c      	cbnz	r4, 8009bc8 <_calloc_r+0x18>
 8009bb8:	4629      	mov	r1, r5
 8009bba:	f7ff f92d 	bl	8008e18 <_malloc_r>
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	b928      	cbnz	r0, 8009bce <_calloc_r+0x1e>
 8009bc2:	2600      	movs	r6, #0
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	bd70      	pop	{r4, r5, r6, pc}
 8009bc8:	220c      	movs	r2, #12
 8009bca:	6002      	str	r2, [r0, #0]
 8009bcc:	e7f9      	b.n	8009bc2 <_calloc_r+0x12>
 8009bce:	462a      	mov	r2, r5
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	f7fe f9e0 	bl	8007f96 <memset>
 8009bd6:	e7f5      	b.n	8009bc4 <_calloc_r+0x14>

08009bd8 <__ascii_mbtowc>:
 8009bd8:	b082      	sub	sp, #8
 8009bda:	b901      	cbnz	r1, 8009bde <__ascii_mbtowc+0x6>
 8009bdc:	a901      	add	r1, sp, #4
 8009bde:	b142      	cbz	r2, 8009bf2 <__ascii_mbtowc+0x1a>
 8009be0:	b14b      	cbz	r3, 8009bf6 <__ascii_mbtowc+0x1e>
 8009be2:	7813      	ldrb	r3, [r2, #0]
 8009be4:	600b      	str	r3, [r1, #0]
 8009be6:	7812      	ldrb	r2, [r2, #0]
 8009be8:	1e10      	subs	r0, r2, #0
 8009bea:	bf18      	it	ne
 8009bec:	2001      	movne	r0, #1
 8009bee:	b002      	add	sp, #8
 8009bf0:	4770      	bx	lr
 8009bf2:	4610      	mov	r0, r2
 8009bf4:	e7fb      	b.n	8009bee <__ascii_mbtowc+0x16>
 8009bf6:	f06f 0001 	mvn.w	r0, #1
 8009bfa:	e7f8      	b.n	8009bee <__ascii_mbtowc+0x16>

08009bfc <__ascii_wctomb>:
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	4608      	mov	r0, r1
 8009c00:	b141      	cbz	r1, 8009c14 <__ascii_wctomb+0x18>
 8009c02:	2aff      	cmp	r2, #255	@ 0xff
 8009c04:	d904      	bls.n	8009c10 <__ascii_wctomb+0x14>
 8009c06:	228a      	movs	r2, #138	@ 0x8a
 8009c08:	601a      	str	r2, [r3, #0]
 8009c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c0e:	4770      	bx	lr
 8009c10:	700a      	strb	r2, [r1, #0]
 8009c12:	2001      	movs	r0, #1
 8009c14:	4770      	bx	lr
	...

08009c18 <fiprintf>:
 8009c18:	b40e      	push	{r1, r2, r3}
 8009c1a:	b503      	push	{r0, r1, lr}
 8009c1c:	4601      	mov	r1, r0
 8009c1e:	ab03      	add	r3, sp, #12
 8009c20:	4805      	ldr	r0, [pc, #20]	@ (8009c38 <fiprintf+0x20>)
 8009c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c26:	6800      	ldr	r0, [r0, #0]
 8009c28:	9301      	str	r3, [sp, #4]
 8009c2a:	f7ff fd2d 	bl	8009688 <_vfiprintf_r>
 8009c2e:	b002      	add	sp, #8
 8009c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c34:	b003      	add	sp, #12
 8009c36:	4770      	bx	lr
 8009c38:	20000018 	.word	0x20000018

08009c3c <__swhatbuf_r>:
 8009c3c:	b570      	push	{r4, r5, r6, lr}
 8009c3e:	460c      	mov	r4, r1
 8009c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c44:	2900      	cmp	r1, #0
 8009c46:	b096      	sub	sp, #88	@ 0x58
 8009c48:	4615      	mov	r5, r2
 8009c4a:	461e      	mov	r6, r3
 8009c4c:	da0d      	bge.n	8009c6a <__swhatbuf_r+0x2e>
 8009c4e:	89a3      	ldrh	r3, [r4, #12]
 8009c50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009c54:	f04f 0100 	mov.w	r1, #0
 8009c58:	bf14      	ite	ne
 8009c5a:	2340      	movne	r3, #64	@ 0x40
 8009c5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009c60:	2000      	movs	r0, #0
 8009c62:	6031      	str	r1, [r6, #0]
 8009c64:	602b      	str	r3, [r5, #0]
 8009c66:	b016      	add	sp, #88	@ 0x58
 8009c68:	bd70      	pop	{r4, r5, r6, pc}
 8009c6a:	466a      	mov	r2, sp
 8009c6c:	f000 f848 	bl	8009d00 <_fstat_r>
 8009c70:	2800      	cmp	r0, #0
 8009c72:	dbec      	blt.n	8009c4e <__swhatbuf_r+0x12>
 8009c74:	9901      	ldr	r1, [sp, #4]
 8009c76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009c7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009c7e:	4259      	negs	r1, r3
 8009c80:	4159      	adcs	r1, r3
 8009c82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c86:	e7eb      	b.n	8009c60 <__swhatbuf_r+0x24>

08009c88 <__smakebuf_r>:
 8009c88:	898b      	ldrh	r3, [r1, #12]
 8009c8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c8c:	079d      	lsls	r5, r3, #30
 8009c8e:	4606      	mov	r6, r0
 8009c90:	460c      	mov	r4, r1
 8009c92:	d507      	bpl.n	8009ca4 <__smakebuf_r+0x1c>
 8009c94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009c98:	6023      	str	r3, [r4, #0]
 8009c9a:	6123      	str	r3, [r4, #16]
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	6163      	str	r3, [r4, #20]
 8009ca0:	b003      	add	sp, #12
 8009ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ca4:	ab01      	add	r3, sp, #4
 8009ca6:	466a      	mov	r2, sp
 8009ca8:	f7ff ffc8 	bl	8009c3c <__swhatbuf_r>
 8009cac:	9f00      	ldr	r7, [sp, #0]
 8009cae:	4605      	mov	r5, r0
 8009cb0:	4639      	mov	r1, r7
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	f7ff f8b0 	bl	8008e18 <_malloc_r>
 8009cb8:	b948      	cbnz	r0, 8009cce <__smakebuf_r+0x46>
 8009cba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cbe:	059a      	lsls	r2, r3, #22
 8009cc0:	d4ee      	bmi.n	8009ca0 <__smakebuf_r+0x18>
 8009cc2:	f023 0303 	bic.w	r3, r3, #3
 8009cc6:	f043 0302 	orr.w	r3, r3, #2
 8009cca:	81a3      	strh	r3, [r4, #12]
 8009ccc:	e7e2      	b.n	8009c94 <__smakebuf_r+0xc>
 8009cce:	89a3      	ldrh	r3, [r4, #12]
 8009cd0:	6020      	str	r0, [r4, #0]
 8009cd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cd6:	81a3      	strh	r3, [r4, #12]
 8009cd8:	9b01      	ldr	r3, [sp, #4]
 8009cda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009cde:	b15b      	cbz	r3, 8009cf8 <__smakebuf_r+0x70>
 8009ce0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ce4:	4630      	mov	r0, r6
 8009ce6:	f000 f81d 	bl	8009d24 <_isatty_r>
 8009cea:	b128      	cbz	r0, 8009cf8 <__smakebuf_r+0x70>
 8009cec:	89a3      	ldrh	r3, [r4, #12]
 8009cee:	f023 0303 	bic.w	r3, r3, #3
 8009cf2:	f043 0301 	orr.w	r3, r3, #1
 8009cf6:	81a3      	strh	r3, [r4, #12]
 8009cf8:	89a3      	ldrh	r3, [r4, #12]
 8009cfa:	431d      	orrs	r5, r3
 8009cfc:	81a5      	strh	r5, [r4, #12]
 8009cfe:	e7cf      	b.n	8009ca0 <__smakebuf_r+0x18>

08009d00 <_fstat_r>:
 8009d00:	b538      	push	{r3, r4, r5, lr}
 8009d02:	4d07      	ldr	r5, [pc, #28]	@ (8009d20 <_fstat_r+0x20>)
 8009d04:	2300      	movs	r3, #0
 8009d06:	4604      	mov	r4, r0
 8009d08:	4608      	mov	r0, r1
 8009d0a:	4611      	mov	r1, r2
 8009d0c:	602b      	str	r3, [r5, #0]
 8009d0e:	f7f8 fe77 	bl	8002a00 <_fstat>
 8009d12:	1c43      	adds	r3, r0, #1
 8009d14:	d102      	bne.n	8009d1c <_fstat_r+0x1c>
 8009d16:	682b      	ldr	r3, [r5, #0]
 8009d18:	b103      	cbz	r3, 8009d1c <_fstat_r+0x1c>
 8009d1a:	6023      	str	r3, [r4, #0]
 8009d1c:	bd38      	pop	{r3, r4, r5, pc}
 8009d1e:	bf00      	nop
 8009d20:	200022cc 	.word	0x200022cc

08009d24 <_isatty_r>:
 8009d24:	b538      	push	{r3, r4, r5, lr}
 8009d26:	4d06      	ldr	r5, [pc, #24]	@ (8009d40 <_isatty_r+0x1c>)
 8009d28:	2300      	movs	r3, #0
 8009d2a:	4604      	mov	r4, r0
 8009d2c:	4608      	mov	r0, r1
 8009d2e:	602b      	str	r3, [r5, #0]
 8009d30:	f7f8 fe76 	bl	8002a20 <_isatty>
 8009d34:	1c43      	adds	r3, r0, #1
 8009d36:	d102      	bne.n	8009d3e <_isatty_r+0x1a>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	b103      	cbz	r3, 8009d3e <_isatty_r+0x1a>
 8009d3c:	6023      	str	r3, [r4, #0]
 8009d3e:	bd38      	pop	{r3, r4, r5, pc}
 8009d40:	200022cc 	.word	0x200022cc

08009d44 <abort>:
 8009d44:	b508      	push	{r3, lr}
 8009d46:	2006      	movs	r0, #6
 8009d48:	f000 f82c 	bl	8009da4 <raise>
 8009d4c:	2001      	movs	r0, #1
 8009d4e:	f7f8 fe23 	bl	8002998 <_exit>

08009d52 <_raise_r>:
 8009d52:	291f      	cmp	r1, #31
 8009d54:	b538      	push	{r3, r4, r5, lr}
 8009d56:	4605      	mov	r5, r0
 8009d58:	460c      	mov	r4, r1
 8009d5a:	d904      	bls.n	8009d66 <_raise_r+0x14>
 8009d5c:	2316      	movs	r3, #22
 8009d5e:	6003      	str	r3, [r0, #0]
 8009d60:	f04f 30ff 	mov.w	r0, #4294967295
 8009d64:	bd38      	pop	{r3, r4, r5, pc}
 8009d66:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009d68:	b112      	cbz	r2, 8009d70 <_raise_r+0x1e>
 8009d6a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d6e:	b94b      	cbnz	r3, 8009d84 <_raise_r+0x32>
 8009d70:	4628      	mov	r0, r5
 8009d72:	f000 f831 	bl	8009dd8 <_getpid_r>
 8009d76:	4622      	mov	r2, r4
 8009d78:	4601      	mov	r1, r0
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d80:	f000 b818 	b.w	8009db4 <_kill_r>
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	d00a      	beq.n	8009d9e <_raise_r+0x4c>
 8009d88:	1c59      	adds	r1, r3, #1
 8009d8a:	d103      	bne.n	8009d94 <_raise_r+0x42>
 8009d8c:	2316      	movs	r3, #22
 8009d8e:	6003      	str	r3, [r0, #0]
 8009d90:	2001      	movs	r0, #1
 8009d92:	e7e7      	b.n	8009d64 <_raise_r+0x12>
 8009d94:	2100      	movs	r1, #0
 8009d96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009d9a:	4620      	mov	r0, r4
 8009d9c:	4798      	blx	r3
 8009d9e:	2000      	movs	r0, #0
 8009da0:	e7e0      	b.n	8009d64 <_raise_r+0x12>
	...

08009da4 <raise>:
 8009da4:	4b02      	ldr	r3, [pc, #8]	@ (8009db0 <raise+0xc>)
 8009da6:	4601      	mov	r1, r0
 8009da8:	6818      	ldr	r0, [r3, #0]
 8009daa:	f7ff bfd2 	b.w	8009d52 <_raise_r>
 8009dae:	bf00      	nop
 8009db0:	20000018 	.word	0x20000018

08009db4 <_kill_r>:
 8009db4:	b538      	push	{r3, r4, r5, lr}
 8009db6:	4d07      	ldr	r5, [pc, #28]	@ (8009dd4 <_kill_r+0x20>)
 8009db8:	2300      	movs	r3, #0
 8009dba:	4604      	mov	r4, r0
 8009dbc:	4608      	mov	r0, r1
 8009dbe:	4611      	mov	r1, r2
 8009dc0:	602b      	str	r3, [r5, #0]
 8009dc2:	f7f8 fdd9 	bl	8002978 <_kill>
 8009dc6:	1c43      	adds	r3, r0, #1
 8009dc8:	d102      	bne.n	8009dd0 <_kill_r+0x1c>
 8009dca:	682b      	ldr	r3, [r5, #0]
 8009dcc:	b103      	cbz	r3, 8009dd0 <_kill_r+0x1c>
 8009dce:	6023      	str	r3, [r4, #0]
 8009dd0:	bd38      	pop	{r3, r4, r5, pc}
 8009dd2:	bf00      	nop
 8009dd4:	200022cc 	.word	0x200022cc

08009dd8 <_getpid_r>:
 8009dd8:	f7f8 bdc6 	b.w	8002968 <_getpid>
 8009ddc:	0000      	movs	r0, r0
	...

08009de0 <log>:
 8009de0:	b538      	push	{r3, r4, r5, lr}
 8009de2:	ed2d 8b02 	vpush	{d8}
 8009de6:	ec55 4b10 	vmov	r4, r5, d0
 8009dea:	f000 f8a1 	bl	8009f30 <__ieee754_log>
 8009dee:	4622      	mov	r2, r4
 8009df0:	462b      	mov	r3, r5
 8009df2:	4620      	mov	r0, r4
 8009df4:	4629      	mov	r1, r5
 8009df6:	eeb0 8a40 	vmov.f32	s16, s0
 8009dfa:	eef0 8a60 	vmov.f32	s17, s1
 8009dfe:	f7f6 ff15 	bl	8000c2c <__aeabi_dcmpun>
 8009e02:	b998      	cbnz	r0, 8009e2c <log+0x4c>
 8009e04:	2200      	movs	r2, #0
 8009e06:	2300      	movs	r3, #0
 8009e08:	4620      	mov	r0, r4
 8009e0a:	4629      	mov	r1, r5
 8009e0c:	f7f6 ff04 	bl	8000c18 <__aeabi_dcmpgt>
 8009e10:	b960      	cbnz	r0, 8009e2c <log+0x4c>
 8009e12:	2200      	movs	r2, #0
 8009e14:	2300      	movs	r3, #0
 8009e16:	4620      	mov	r0, r4
 8009e18:	4629      	mov	r1, r5
 8009e1a:	f7f6 fed5 	bl	8000bc8 <__aeabi_dcmpeq>
 8009e1e:	b160      	cbz	r0, 8009e3a <log+0x5a>
 8009e20:	f7fe f90c 	bl	800803c <__errno>
 8009e24:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8009e50 <log+0x70>
 8009e28:	2322      	movs	r3, #34	@ 0x22
 8009e2a:	6003      	str	r3, [r0, #0]
 8009e2c:	eeb0 0a48 	vmov.f32	s0, s16
 8009e30:	eef0 0a68 	vmov.f32	s1, s17
 8009e34:	ecbd 8b02 	vpop	{d8}
 8009e38:	bd38      	pop	{r3, r4, r5, pc}
 8009e3a:	f7fe f8ff 	bl	800803c <__errno>
 8009e3e:	ecbd 8b02 	vpop	{d8}
 8009e42:	2321      	movs	r3, #33	@ 0x21
 8009e44:	6003      	str	r3, [r0, #0]
 8009e46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e4a:	4803      	ldr	r0, [pc, #12]	@ (8009e58 <log+0x78>)
 8009e4c:	f000 b85c 	b.w	8009f08 <nan>
 8009e50:	00000000 	.word	0x00000000
 8009e54:	fff00000 	.word	0xfff00000
 8009e58:	0801df96 	.word	0x0801df96

08009e5c <asinf>:
 8009e5c:	b508      	push	{r3, lr}
 8009e5e:	ed2d 8b02 	vpush	{d8}
 8009e62:	eeb0 8a40 	vmov.f32	s16, s0
 8009e66:	f000 fa19 	bl	800a29c <__ieee754_asinf>
 8009e6a:	eeb4 8a48 	vcmp.f32	s16, s16
 8009e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e72:	eef0 8a40 	vmov.f32	s17, s0
 8009e76:	d615      	bvs.n	8009ea4 <asinf+0x48>
 8009e78:	eeb0 0a48 	vmov.f32	s0, s16
 8009e7c:	f000 f83a 	bl	8009ef4 <fabsf>
 8009e80:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009e84:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8009e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e8c:	dd0a      	ble.n	8009ea4 <asinf+0x48>
 8009e8e:	f7fe f8d5 	bl	800803c <__errno>
 8009e92:	ecbd 8b02 	vpop	{d8}
 8009e96:	2321      	movs	r3, #33	@ 0x21
 8009e98:	6003      	str	r3, [r0, #0]
 8009e9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009e9e:	4804      	ldr	r0, [pc, #16]	@ (8009eb0 <asinf+0x54>)
 8009ea0:	f000 b83a 	b.w	8009f18 <nanf>
 8009ea4:	eeb0 0a68 	vmov.f32	s0, s17
 8009ea8:	ecbd 8b02 	vpop	{d8}
 8009eac:	bd08      	pop	{r3, pc}
 8009eae:	bf00      	nop
 8009eb0:	0801df96 	.word	0x0801df96

08009eb4 <atan2f>:
 8009eb4:	f000 bad8 	b.w	800a468 <__ieee754_atan2f>

08009eb8 <sqrtf>:
 8009eb8:	b508      	push	{r3, lr}
 8009eba:	ed2d 8b02 	vpush	{d8}
 8009ebe:	eeb0 8a40 	vmov.f32	s16, s0
 8009ec2:	f000 f82f 	bl	8009f24 <__ieee754_sqrtf>
 8009ec6:	eeb4 8a48 	vcmp.f32	s16, s16
 8009eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ece:	d60c      	bvs.n	8009eea <sqrtf+0x32>
 8009ed0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009ef0 <sqrtf+0x38>
 8009ed4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009edc:	d505      	bpl.n	8009eea <sqrtf+0x32>
 8009ede:	f7fe f8ad 	bl	800803c <__errno>
 8009ee2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009ee6:	2321      	movs	r3, #33	@ 0x21
 8009ee8:	6003      	str	r3, [r0, #0]
 8009eea:	ecbd 8b02 	vpop	{d8}
 8009eee:	bd08      	pop	{r3, pc}
 8009ef0:	00000000 	.word	0x00000000

08009ef4 <fabsf>:
 8009ef4:	ee10 3a10 	vmov	r3, s0
 8009ef8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009efc:	ee00 3a10 	vmov	s0, r3
 8009f00:	4770      	bx	lr
 8009f02:	0000      	movs	r0, r0
 8009f04:	0000      	movs	r0, r0
	...

08009f08 <nan>:
 8009f08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009f10 <nan+0x8>
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	00000000 	.word	0x00000000
 8009f14:	7ff80000 	.word	0x7ff80000

08009f18 <nanf>:
 8009f18:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009f20 <nanf+0x8>
 8009f1c:	4770      	bx	lr
 8009f1e:	bf00      	nop
 8009f20:	7fc00000 	.word	0x7fc00000

08009f24 <__ieee754_sqrtf>:
 8009f24:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009f28:	4770      	bx	lr
 8009f2a:	0000      	movs	r0, r0
 8009f2c:	0000      	movs	r0, r0
	...

08009f30 <__ieee754_log>:
 8009f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f34:	ec51 0b10 	vmov	r0, r1, d0
 8009f38:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8009f3c:	b087      	sub	sp, #28
 8009f3e:	460d      	mov	r5, r1
 8009f40:	da26      	bge.n	8009f90 <__ieee754_log+0x60>
 8009f42:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009f46:	4303      	orrs	r3, r0
 8009f48:	4602      	mov	r2, r0
 8009f4a:	d10a      	bne.n	8009f62 <__ieee754_log+0x32>
 8009f4c:	49ce      	ldr	r1, [pc, #824]	@ (800a288 <__ieee754_log+0x358>)
 8009f4e:	2200      	movs	r2, #0
 8009f50:	2300      	movs	r3, #0
 8009f52:	2000      	movs	r0, #0
 8009f54:	f7f6 fcfa 	bl	800094c <__aeabi_ddiv>
 8009f58:	ec41 0b10 	vmov	d0, r0, r1
 8009f5c:	b007      	add	sp, #28
 8009f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f62:	2900      	cmp	r1, #0
 8009f64:	da05      	bge.n	8009f72 <__ieee754_log+0x42>
 8009f66:	460b      	mov	r3, r1
 8009f68:	f7f6 fa0e 	bl	8000388 <__aeabi_dsub>
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	2300      	movs	r3, #0
 8009f70:	e7f0      	b.n	8009f54 <__ieee754_log+0x24>
 8009f72:	4bc6      	ldr	r3, [pc, #792]	@ (800a28c <__ieee754_log+0x35c>)
 8009f74:	2200      	movs	r2, #0
 8009f76:	f7f6 fbbf 	bl	80006f8 <__aeabi_dmul>
 8009f7a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 8009f7e:	460d      	mov	r5, r1
 8009f80:	4ac3      	ldr	r2, [pc, #780]	@ (800a290 <__ieee754_log+0x360>)
 8009f82:	4295      	cmp	r5, r2
 8009f84:	dd06      	ble.n	8009f94 <__ieee754_log+0x64>
 8009f86:	4602      	mov	r2, r0
 8009f88:	460b      	mov	r3, r1
 8009f8a:	f7f6 f9ff 	bl	800038c <__adddf3>
 8009f8e:	e7e3      	b.n	8009f58 <__ieee754_log+0x28>
 8009f90:	2300      	movs	r3, #0
 8009f92:	e7f5      	b.n	8009f80 <__ieee754_log+0x50>
 8009f94:	152c      	asrs	r4, r5, #20
 8009f96:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8009f9a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8009f9e:	441c      	add	r4, r3
 8009fa0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8009fa4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8009fa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009fac:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8009fb0:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8009fb4:	ea42 0105 	orr.w	r1, r2, r5
 8009fb8:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	4bb5      	ldr	r3, [pc, #724]	@ (800a294 <__ieee754_log+0x364>)
 8009fc0:	f7f6 f9e2 	bl	8000388 <__aeabi_dsub>
 8009fc4:	1cab      	adds	r3, r5, #2
 8009fc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fca:	2b02      	cmp	r3, #2
 8009fcc:	4682      	mov	sl, r0
 8009fce:	468b      	mov	fp, r1
 8009fd0:	f04f 0200 	mov.w	r2, #0
 8009fd4:	dc53      	bgt.n	800a07e <__ieee754_log+0x14e>
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	f7f6 fdf6 	bl	8000bc8 <__aeabi_dcmpeq>
 8009fdc:	b1d0      	cbz	r0, 800a014 <__ieee754_log+0xe4>
 8009fde:	2c00      	cmp	r4, #0
 8009fe0:	f000 8120 	beq.w	800a224 <__ieee754_log+0x2f4>
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	f7f6 fb1d 	bl	8000624 <__aeabi_i2d>
 8009fea:	a391      	add	r3, pc, #580	@ (adr r3, 800a230 <__ieee754_log+0x300>)
 8009fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff0:	4606      	mov	r6, r0
 8009ff2:	460f      	mov	r7, r1
 8009ff4:	f7f6 fb80 	bl	80006f8 <__aeabi_dmul>
 8009ff8:	a38f      	add	r3, pc, #572	@ (adr r3, 800a238 <__ieee754_log+0x308>)
 8009ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ffe:	4604      	mov	r4, r0
 800a000:	460d      	mov	r5, r1
 800a002:	4630      	mov	r0, r6
 800a004:	4639      	mov	r1, r7
 800a006:	f7f6 fb77 	bl	80006f8 <__aeabi_dmul>
 800a00a:	4602      	mov	r2, r0
 800a00c:	460b      	mov	r3, r1
 800a00e:	4620      	mov	r0, r4
 800a010:	4629      	mov	r1, r5
 800a012:	e7ba      	b.n	8009f8a <__ieee754_log+0x5a>
 800a014:	a38a      	add	r3, pc, #552	@ (adr r3, 800a240 <__ieee754_log+0x310>)
 800a016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01a:	4650      	mov	r0, sl
 800a01c:	4659      	mov	r1, fp
 800a01e:	f7f6 fb6b 	bl	80006f8 <__aeabi_dmul>
 800a022:	4602      	mov	r2, r0
 800a024:	460b      	mov	r3, r1
 800a026:	2000      	movs	r0, #0
 800a028:	499b      	ldr	r1, [pc, #620]	@ (800a298 <__ieee754_log+0x368>)
 800a02a:	f7f6 f9ad 	bl	8000388 <__aeabi_dsub>
 800a02e:	4652      	mov	r2, sl
 800a030:	4606      	mov	r6, r0
 800a032:	460f      	mov	r7, r1
 800a034:	465b      	mov	r3, fp
 800a036:	4650      	mov	r0, sl
 800a038:	4659      	mov	r1, fp
 800a03a:	f7f6 fb5d 	bl	80006f8 <__aeabi_dmul>
 800a03e:	4602      	mov	r2, r0
 800a040:	460b      	mov	r3, r1
 800a042:	4630      	mov	r0, r6
 800a044:	4639      	mov	r1, r7
 800a046:	f7f6 fb57 	bl	80006f8 <__aeabi_dmul>
 800a04a:	4606      	mov	r6, r0
 800a04c:	460f      	mov	r7, r1
 800a04e:	b914      	cbnz	r4, 800a056 <__ieee754_log+0x126>
 800a050:	4632      	mov	r2, r6
 800a052:	463b      	mov	r3, r7
 800a054:	e0a0      	b.n	800a198 <__ieee754_log+0x268>
 800a056:	4620      	mov	r0, r4
 800a058:	f7f6 fae4 	bl	8000624 <__aeabi_i2d>
 800a05c:	a374      	add	r3, pc, #464	@ (adr r3, 800a230 <__ieee754_log+0x300>)
 800a05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a062:	4680      	mov	r8, r0
 800a064:	4689      	mov	r9, r1
 800a066:	f7f6 fb47 	bl	80006f8 <__aeabi_dmul>
 800a06a:	a373      	add	r3, pc, #460	@ (adr r3, 800a238 <__ieee754_log+0x308>)
 800a06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a070:	4604      	mov	r4, r0
 800a072:	460d      	mov	r5, r1
 800a074:	4640      	mov	r0, r8
 800a076:	4649      	mov	r1, r9
 800a078:	f7f6 fb3e 	bl	80006f8 <__aeabi_dmul>
 800a07c:	e0a5      	b.n	800a1ca <__ieee754_log+0x29a>
 800a07e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a082:	f7f6 f983 	bl	800038c <__adddf3>
 800a086:	4602      	mov	r2, r0
 800a088:	460b      	mov	r3, r1
 800a08a:	4650      	mov	r0, sl
 800a08c:	4659      	mov	r1, fp
 800a08e:	f7f6 fc5d 	bl	800094c <__aeabi_ddiv>
 800a092:	e9cd 0100 	strd	r0, r1, [sp]
 800a096:	4620      	mov	r0, r4
 800a098:	f7f6 fac4 	bl	8000624 <__aeabi_i2d>
 800a09c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0a4:	4610      	mov	r0, r2
 800a0a6:	4619      	mov	r1, r3
 800a0a8:	f7f6 fb26 	bl	80006f8 <__aeabi_dmul>
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a0b4:	f7f6 fb20 	bl	80006f8 <__aeabi_dmul>
 800a0b8:	a363      	add	r3, pc, #396	@ (adr r3, 800a248 <__ieee754_log+0x318>)
 800a0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0be:	4680      	mov	r8, r0
 800a0c0:	4689      	mov	r9, r1
 800a0c2:	f7f6 fb19 	bl	80006f8 <__aeabi_dmul>
 800a0c6:	a362      	add	r3, pc, #392	@ (adr r3, 800a250 <__ieee754_log+0x320>)
 800a0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0cc:	f7f6 f95e 	bl	800038c <__adddf3>
 800a0d0:	4642      	mov	r2, r8
 800a0d2:	464b      	mov	r3, r9
 800a0d4:	f7f6 fb10 	bl	80006f8 <__aeabi_dmul>
 800a0d8:	a35f      	add	r3, pc, #380	@ (adr r3, 800a258 <__ieee754_log+0x328>)
 800a0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0de:	f7f6 f955 	bl	800038c <__adddf3>
 800a0e2:	4642      	mov	r2, r8
 800a0e4:	464b      	mov	r3, r9
 800a0e6:	f7f6 fb07 	bl	80006f8 <__aeabi_dmul>
 800a0ea:	a35d      	add	r3, pc, #372	@ (adr r3, 800a260 <__ieee754_log+0x330>)
 800a0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f0:	f7f6 f94c 	bl	800038c <__adddf3>
 800a0f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0f8:	f7f6 fafe 	bl	80006f8 <__aeabi_dmul>
 800a0fc:	a35a      	add	r3, pc, #360	@ (adr r3, 800a268 <__ieee754_log+0x338>)
 800a0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a102:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a106:	4640      	mov	r0, r8
 800a108:	4649      	mov	r1, r9
 800a10a:	f7f6 faf5 	bl	80006f8 <__aeabi_dmul>
 800a10e:	a358      	add	r3, pc, #352	@ (adr r3, 800a270 <__ieee754_log+0x340>)
 800a110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a114:	f7f6 f93a 	bl	800038c <__adddf3>
 800a118:	4642      	mov	r2, r8
 800a11a:	464b      	mov	r3, r9
 800a11c:	f7f6 faec 	bl	80006f8 <__aeabi_dmul>
 800a120:	a355      	add	r3, pc, #340	@ (adr r3, 800a278 <__ieee754_log+0x348>)
 800a122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a126:	f7f6 f931 	bl	800038c <__adddf3>
 800a12a:	4642      	mov	r2, r8
 800a12c:	464b      	mov	r3, r9
 800a12e:	f7f6 fae3 	bl	80006f8 <__aeabi_dmul>
 800a132:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800a136:	4602      	mov	r2, r0
 800a138:	460b      	mov	r3, r1
 800a13a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800a13e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a142:	f7f6 f923 	bl	800038c <__adddf3>
 800a146:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800a14a:	3551      	adds	r5, #81	@ 0x51
 800a14c:	4335      	orrs	r5, r6
 800a14e:	2d00      	cmp	r5, #0
 800a150:	4680      	mov	r8, r0
 800a152:	4689      	mov	r9, r1
 800a154:	dd48      	ble.n	800a1e8 <__ieee754_log+0x2b8>
 800a156:	4b50      	ldr	r3, [pc, #320]	@ (800a298 <__ieee754_log+0x368>)
 800a158:	2200      	movs	r2, #0
 800a15a:	4650      	mov	r0, sl
 800a15c:	4659      	mov	r1, fp
 800a15e:	f7f6 facb 	bl	80006f8 <__aeabi_dmul>
 800a162:	4652      	mov	r2, sl
 800a164:	465b      	mov	r3, fp
 800a166:	f7f6 fac7 	bl	80006f8 <__aeabi_dmul>
 800a16a:	4602      	mov	r2, r0
 800a16c:	460b      	mov	r3, r1
 800a16e:	4606      	mov	r6, r0
 800a170:	460f      	mov	r7, r1
 800a172:	4640      	mov	r0, r8
 800a174:	4649      	mov	r1, r9
 800a176:	f7f6 f909 	bl	800038c <__adddf3>
 800a17a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a17e:	f7f6 fabb 	bl	80006f8 <__aeabi_dmul>
 800a182:	4680      	mov	r8, r0
 800a184:	4689      	mov	r9, r1
 800a186:	b964      	cbnz	r4, 800a1a2 <__ieee754_log+0x272>
 800a188:	4602      	mov	r2, r0
 800a18a:	460b      	mov	r3, r1
 800a18c:	4630      	mov	r0, r6
 800a18e:	4639      	mov	r1, r7
 800a190:	f7f6 f8fa 	bl	8000388 <__aeabi_dsub>
 800a194:	4602      	mov	r2, r0
 800a196:	460b      	mov	r3, r1
 800a198:	4650      	mov	r0, sl
 800a19a:	4659      	mov	r1, fp
 800a19c:	f7f6 f8f4 	bl	8000388 <__aeabi_dsub>
 800a1a0:	e6da      	b.n	8009f58 <__ieee754_log+0x28>
 800a1a2:	a323      	add	r3, pc, #140	@ (adr r3, 800a230 <__ieee754_log+0x300>)
 800a1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1ac:	f7f6 faa4 	bl	80006f8 <__aeabi_dmul>
 800a1b0:	a321      	add	r3, pc, #132	@ (adr r3, 800a238 <__ieee754_log+0x308>)
 800a1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	460d      	mov	r5, r1
 800a1ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1be:	f7f6 fa9b 	bl	80006f8 <__aeabi_dmul>
 800a1c2:	4642      	mov	r2, r8
 800a1c4:	464b      	mov	r3, r9
 800a1c6:	f7f6 f8e1 	bl	800038c <__adddf3>
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	4639      	mov	r1, r7
 800a1d2:	f7f6 f8d9 	bl	8000388 <__aeabi_dsub>
 800a1d6:	4652      	mov	r2, sl
 800a1d8:	465b      	mov	r3, fp
 800a1da:	f7f6 f8d5 	bl	8000388 <__aeabi_dsub>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	e7d9      	b.n	800a19c <__ieee754_log+0x26c>
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	460b      	mov	r3, r1
 800a1ec:	4650      	mov	r0, sl
 800a1ee:	4659      	mov	r1, fp
 800a1f0:	f7f6 f8ca 	bl	8000388 <__aeabi_dsub>
 800a1f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1f8:	f7f6 fa7e 	bl	80006f8 <__aeabi_dmul>
 800a1fc:	4606      	mov	r6, r0
 800a1fe:	460f      	mov	r7, r1
 800a200:	2c00      	cmp	r4, #0
 800a202:	f43f af25 	beq.w	800a050 <__ieee754_log+0x120>
 800a206:	a30a      	add	r3, pc, #40	@ (adr r3, 800a230 <__ieee754_log+0x300>)
 800a208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a210:	f7f6 fa72 	bl	80006f8 <__aeabi_dmul>
 800a214:	a308      	add	r3, pc, #32	@ (adr r3, 800a238 <__ieee754_log+0x308>)
 800a216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a21a:	4604      	mov	r4, r0
 800a21c:	460d      	mov	r5, r1
 800a21e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a222:	e729      	b.n	800a078 <__ieee754_log+0x148>
 800a224:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800a280 <__ieee754_log+0x350>
 800a228:	e698      	b.n	8009f5c <__ieee754_log+0x2c>
 800a22a:	bf00      	nop
 800a22c:	f3af 8000 	nop.w
 800a230:	fee00000 	.word	0xfee00000
 800a234:	3fe62e42 	.word	0x3fe62e42
 800a238:	35793c76 	.word	0x35793c76
 800a23c:	3dea39ef 	.word	0x3dea39ef
 800a240:	55555555 	.word	0x55555555
 800a244:	3fd55555 	.word	0x3fd55555
 800a248:	df3e5244 	.word	0xdf3e5244
 800a24c:	3fc2f112 	.word	0x3fc2f112
 800a250:	96cb03de 	.word	0x96cb03de
 800a254:	3fc74664 	.word	0x3fc74664
 800a258:	94229359 	.word	0x94229359
 800a25c:	3fd24924 	.word	0x3fd24924
 800a260:	55555593 	.word	0x55555593
 800a264:	3fe55555 	.word	0x3fe55555
 800a268:	d078c69f 	.word	0xd078c69f
 800a26c:	3fc39a09 	.word	0x3fc39a09
 800a270:	1d8e78af 	.word	0x1d8e78af
 800a274:	3fcc71c5 	.word	0x3fcc71c5
 800a278:	9997fa04 	.word	0x9997fa04
 800a27c:	3fd99999 	.word	0x3fd99999
	...
 800a288:	c3500000 	.word	0xc3500000
 800a28c:	43500000 	.word	0x43500000
 800a290:	7fefffff 	.word	0x7fefffff
 800a294:	3ff00000 	.word	0x3ff00000
 800a298:	3fe00000 	.word	0x3fe00000

0800a29c <__ieee754_asinf>:
 800a29c:	b538      	push	{r3, r4, r5, lr}
 800a29e:	ee10 5a10 	vmov	r5, s0
 800a2a2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800a2a6:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800a2aa:	ed2d 8b04 	vpush	{d8-d9}
 800a2ae:	d10c      	bne.n	800a2ca <__ieee754_asinf+0x2e>
 800a2b0:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 800a428 <__ieee754_asinf+0x18c>
 800a2b4:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800a42c <__ieee754_asinf+0x190>
 800a2b8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a2bc:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a2c0:	eeb0 0a67 	vmov.f32	s0, s15
 800a2c4:	ecbd 8b04 	vpop	{d8-d9}
 800a2c8:	bd38      	pop	{r3, r4, r5, pc}
 800a2ca:	d904      	bls.n	800a2d6 <__ieee754_asinf+0x3a>
 800a2cc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a2d0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800a2d4:	e7f6      	b.n	800a2c4 <__ieee754_asinf+0x28>
 800a2d6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800a2da:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800a2de:	d20b      	bcs.n	800a2f8 <__ieee754_asinf+0x5c>
 800a2e0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800a2e4:	d252      	bcs.n	800a38c <__ieee754_asinf+0xf0>
 800a2e6:	eddf 7a52 	vldr	s15, [pc, #328]	@ 800a430 <__ieee754_asinf+0x194>
 800a2ea:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a2ee:	eef4 7ae8 	vcmpe.f32	s15, s17
 800a2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2f6:	dce5      	bgt.n	800a2c4 <__ieee754_asinf+0x28>
 800a2f8:	f7ff fdfc 	bl	8009ef4 <fabsf>
 800a2fc:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800a300:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a304:	ee28 8a27 	vmul.f32	s16, s16, s15
 800a308:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800a434 <__ieee754_asinf+0x198>
 800a30c:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 800a438 <__ieee754_asinf+0x19c>
 800a310:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 800a43c <__ieee754_asinf+0x1a0>
 800a314:	eea8 7a27 	vfma.f32	s14, s16, s15
 800a318:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800a440 <__ieee754_asinf+0x1a4>
 800a31c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a320:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800a444 <__ieee754_asinf+0x1a8>
 800a324:	eea7 7a88 	vfma.f32	s14, s15, s16
 800a328:	eddf 7a47 	vldr	s15, [pc, #284]	@ 800a448 <__ieee754_asinf+0x1ac>
 800a32c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a330:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800a44c <__ieee754_asinf+0x1b0>
 800a334:	eea7 9a88 	vfma.f32	s18, s15, s16
 800a338:	eddf 7a45 	vldr	s15, [pc, #276]	@ 800a450 <__ieee754_asinf+0x1b4>
 800a33c:	eee8 7a07 	vfma.f32	s15, s16, s14
 800a340:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800a454 <__ieee754_asinf+0x1b8>
 800a344:	eea7 7a88 	vfma.f32	s14, s15, s16
 800a348:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800a458 <__ieee754_asinf+0x1bc>
 800a34c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a350:	eeb0 0a48 	vmov.f32	s0, s16
 800a354:	eee7 8a88 	vfma.f32	s17, s15, s16
 800a358:	f7ff fde4 	bl	8009f24 <__ieee754_sqrtf>
 800a35c:	4b3f      	ldr	r3, [pc, #252]	@ (800a45c <__ieee754_asinf+0x1c0>)
 800a35e:	ee29 9a08 	vmul.f32	s18, s18, s16
 800a362:	429c      	cmp	r4, r3
 800a364:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800a368:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800a36c:	d93d      	bls.n	800a3ea <__ieee754_asinf+0x14e>
 800a36e:	eea0 0a06 	vfma.f32	s0, s0, s12
 800a372:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 800a460 <__ieee754_asinf+0x1c4>
 800a376:	eee0 7a26 	vfma.f32	s15, s0, s13
 800a37a:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800a42c <__ieee754_asinf+0x190>
 800a37e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a382:	2d00      	cmp	r5, #0
 800a384:	bfd8      	it	le
 800a386:	eeb1 0a40 	vnegle.f32	s0, s0
 800a38a:	e79b      	b.n	800a2c4 <__ieee754_asinf+0x28>
 800a38c:	ee60 7a00 	vmul.f32	s15, s0, s0
 800a390:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800a438 <__ieee754_asinf+0x19c>
 800a394:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800a434 <__ieee754_asinf+0x198>
 800a398:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800a44c <__ieee754_asinf+0x1b0>
 800a39c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800a3a0:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800a440 <__ieee754_asinf+0x1a4>
 800a3a4:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a3a8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800a444 <__ieee754_asinf+0x1a8>
 800a3ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a3b0:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800a448 <__ieee754_asinf+0x1ac>
 800a3b4:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a3b8:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800a43c <__ieee754_asinf+0x1a0>
 800a3bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a3c0:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800a450 <__ieee754_asinf+0x1b4>
 800a3c4:	eee7 6a86 	vfma.f32	s13, s15, s12
 800a3c8:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800a454 <__ieee754_asinf+0x1b8>
 800a3cc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800a3d0:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800a458 <__ieee754_asinf+0x1bc>
 800a3d4:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a3d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a3dc:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800a3e0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800a3e4:	eea0 0a27 	vfma.f32	s0, s0, s15
 800a3e8:	e76c      	b.n	800a2c4 <__ieee754_asinf+0x28>
 800a3ea:	ee10 3a10 	vmov	r3, s0
 800a3ee:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800a3f2:	f023 030f 	bic.w	r3, r3, #15
 800a3f6:	ee07 3a10 	vmov	s14, r3
 800a3fa:	eea7 8a47 	vfms.f32	s16, s14, s14
 800a3fe:	ee70 5a00 	vadd.f32	s11, s0, s0
 800a402:	ee30 0a07 	vadd.f32	s0, s0, s14
 800a406:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a428 <__ieee754_asinf+0x18c>
 800a40a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800a40e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800a464 <__ieee754_asinf+0x1c8>
 800a412:	eee5 7a66 	vfms.f32	s15, s10, s13
 800a416:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800a41a:	eeb0 6a40 	vmov.f32	s12, s0
 800a41e:	eea7 6a66 	vfms.f32	s12, s14, s13
 800a422:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a426:	e7aa      	b.n	800a37e <__ieee754_asinf+0xe2>
 800a428:	b33bbd2e 	.word	0xb33bbd2e
 800a42c:	3fc90fdb 	.word	0x3fc90fdb
 800a430:	7149f2ca 	.word	0x7149f2ca
 800a434:	3a4f7f04 	.word	0x3a4f7f04
 800a438:	3811ef08 	.word	0x3811ef08
 800a43c:	3e2aaaab 	.word	0x3e2aaaab
 800a440:	bd241146 	.word	0xbd241146
 800a444:	3e4e0aa8 	.word	0x3e4e0aa8
 800a448:	bea6b090 	.word	0xbea6b090
 800a44c:	3d9dc62e 	.word	0x3d9dc62e
 800a450:	bf303361 	.word	0xbf303361
 800a454:	4001572d 	.word	0x4001572d
 800a458:	c019d139 	.word	0xc019d139
 800a45c:	3f799999 	.word	0x3f799999
 800a460:	333bbd2e 	.word	0x333bbd2e
 800a464:	3f490fdb 	.word	0x3f490fdb

0800a468 <__ieee754_atan2f>:
 800a468:	ee10 2a90 	vmov	r2, s1
 800a46c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800a470:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a474:	b510      	push	{r4, lr}
 800a476:	eef0 7a40 	vmov.f32	s15, s0
 800a47a:	d806      	bhi.n	800a48a <__ieee754_atan2f+0x22>
 800a47c:	ee10 0a10 	vmov	r0, s0
 800a480:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800a484:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a488:	d904      	bls.n	800a494 <__ieee754_atan2f+0x2c>
 800a48a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a48e:	eeb0 0a67 	vmov.f32	s0, s15
 800a492:	bd10      	pop	{r4, pc}
 800a494:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800a498:	d103      	bne.n	800a4a2 <__ieee754_atan2f+0x3a>
 800a49a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a49e:	f000 b883 	b.w	800a5a8 <atanf>
 800a4a2:	1794      	asrs	r4, r2, #30
 800a4a4:	f004 0402 	and.w	r4, r4, #2
 800a4a8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a4ac:	b943      	cbnz	r3, 800a4c0 <__ieee754_atan2f+0x58>
 800a4ae:	2c02      	cmp	r4, #2
 800a4b0:	d05e      	beq.n	800a570 <__ieee754_atan2f+0x108>
 800a4b2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a584 <__ieee754_atan2f+0x11c>
 800a4b6:	2c03      	cmp	r4, #3
 800a4b8:	bf08      	it	eq
 800a4ba:	eef0 7a47 	vmoveq.f32	s15, s14
 800a4be:	e7e6      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a4c0:	b941      	cbnz	r1, 800a4d4 <__ieee754_atan2f+0x6c>
 800a4c2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800a588 <__ieee754_atan2f+0x120>
 800a4c6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a58c <__ieee754_atan2f+0x124>
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	bfb8      	it	lt
 800a4ce:	eef0 7a47 	vmovlt.f32	s15, s14
 800a4d2:	e7dc      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a4d4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a4d8:	d110      	bne.n	800a4fc <__ieee754_atan2f+0x94>
 800a4da:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a4de:	f104 34ff 	add.w	r4, r4, #4294967295
 800a4e2:	d107      	bne.n	800a4f4 <__ieee754_atan2f+0x8c>
 800a4e4:	2c02      	cmp	r4, #2
 800a4e6:	d846      	bhi.n	800a576 <__ieee754_atan2f+0x10e>
 800a4e8:	4b29      	ldr	r3, [pc, #164]	@ (800a590 <__ieee754_atan2f+0x128>)
 800a4ea:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a4ee:	edd3 7a00 	vldr	s15, [r3]
 800a4f2:	e7cc      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a4f4:	2c02      	cmp	r4, #2
 800a4f6:	d841      	bhi.n	800a57c <__ieee754_atan2f+0x114>
 800a4f8:	4b26      	ldr	r3, [pc, #152]	@ (800a594 <__ieee754_atan2f+0x12c>)
 800a4fa:	e7f6      	b.n	800a4ea <__ieee754_atan2f+0x82>
 800a4fc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a500:	d0df      	beq.n	800a4c2 <__ieee754_atan2f+0x5a>
 800a502:	1a5b      	subs	r3, r3, r1
 800a504:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800a508:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a50c:	da1a      	bge.n	800a544 <__ieee754_atan2f+0xdc>
 800a50e:	2a00      	cmp	r2, #0
 800a510:	da01      	bge.n	800a516 <__ieee754_atan2f+0xae>
 800a512:	313c      	adds	r1, #60	@ 0x3c
 800a514:	db19      	blt.n	800a54a <__ieee754_atan2f+0xe2>
 800a516:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a51a:	f7ff fceb 	bl	8009ef4 <fabsf>
 800a51e:	f000 f843 	bl	800a5a8 <atanf>
 800a522:	eef0 7a40 	vmov.f32	s15, s0
 800a526:	2c01      	cmp	r4, #1
 800a528:	d012      	beq.n	800a550 <__ieee754_atan2f+0xe8>
 800a52a:	2c02      	cmp	r4, #2
 800a52c:	d017      	beq.n	800a55e <__ieee754_atan2f+0xf6>
 800a52e:	2c00      	cmp	r4, #0
 800a530:	d0ad      	beq.n	800a48e <__ieee754_atan2f+0x26>
 800a532:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800a598 <__ieee754_atan2f+0x130>
 800a536:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a53a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800a59c <__ieee754_atan2f+0x134>
 800a53e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a542:	e7a4      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a544:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800a588 <__ieee754_atan2f+0x120>
 800a548:	e7ed      	b.n	800a526 <__ieee754_atan2f+0xbe>
 800a54a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a5a0 <__ieee754_atan2f+0x138>
 800a54e:	e7ea      	b.n	800a526 <__ieee754_atan2f+0xbe>
 800a550:	ee17 3a90 	vmov	r3, s15
 800a554:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a558:	ee07 3a90 	vmov	s15, r3
 800a55c:	e797      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a55e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800a598 <__ieee754_atan2f+0x130>
 800a562:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a566:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800a59c <__ieee754_atan2f+0x134>
 800a56a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a56e:	e78e      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a570:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800a59c <__ieee754_atan2f+0x134>
 800a574:	e78b      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a576:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800a5a4 <__ieee754_atan2f+0x13c>
 800a57a:	e788      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a57c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a5a0 <__ieee754_atan2f+0x138>
 800a580:	e785      	b.n	800a48e <__ieee754_atan2f+0x26>
 800a582:	bf00      	nop
 800a584:	c0490fdb 	.word	0xc0490fdb
 800a588:	3fc90fdb 	.word	0x3fc90fdb
 800a58c:	bfc90fdb 	.word	0xbfc90fdb
 800a590:	0801e0a4 	.word	0x0801e0a4
 800a594:	0801e098 	.word	0x0801e098
 800a598:	33bbbd2e 	.word	0x33bbbd2e
 800a59c:	40490fdb 	.word	0x40490fdb
 800a5a0:	00000000 	.word	0x00000000
 800a5a4:	3f490fdb 	.word	0x3f490fdb

0800a5a8 <atanf>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	ee10 5a10 	vmov	r5, s0
 800a5ae:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800a5b2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800a5b6:	eef0 7a40 	vmov.f32	s15, s0
 800a5ba:	d310      	bcc.n	800a5de <atanf+0x36>
 800a5bc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800a5c0:	d904      	bls.n	800a5cc <atanf+0x24>
 800a5c2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a5c6:	eeb0 0a67 	vmov.f32	s0, s15
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800a704 <atanf+0x15c>
 800a5d0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800a708 <atanf+0x160>
 800a5d4:	2d00      	cmp	r5, #0
 800a5d6:	bfc8      	it	gt
 800a5d8:	eef0 7a47 	vmovgt.f32	s15, s14
 800a5dc:	e7f3      	b.n	800a5c6 <atanf+0x1e>
 800a5de:	4b4b      	ldr	r3, [pc, #300]	@ (800a70c <atanf+0x164>)
 800a5e0:	429c      	cmp	r4, r3
 800a5e2:	d810      	bhi.n	800a606 <atanf+0x5e>
 800a5e4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800a5e8:	d20a      	bcs.n	800a600 <atanf+0x58>
 800a5ea:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800a710 <atanf+0x168>
 800a5ee:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a5f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5f6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800a5fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5fe:	dce2      	bgt.n	800a5c6 <atanf+0x1e>
 800a600:	f04f 33ff 	mov.w	r3, #4294967295
 800a604:	e013      	b.n	800a62e <atanf+0x86>
 800a606:	f7ff fc75 	bl	8009ef4 <fabsf>
 800a60a:	4b42      	ldr	r3, [pc, #264]	@ (800a714 <atanf+0x16c>)
 800a60c:	429c      	cmp	r4, r3
 800a60e:	d84f      	bhi.n	800a6b0 <atanf+0x108>
 800a610:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800a614:	429c      	cmp	r4, r3
 800a616:	d841      	bhi.n	800a69c <atanf+0xf4>
 800a618:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800a61c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a620:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a624:	2300      	movs	r3, #0
 800a626:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a62a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a62e:	1c5a      	adds	r2, r3, #1
 800a630:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800a634:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800a718 <atanf+0x170>
 800a638:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800a71c <atanf+0x174>
 800a63c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800a720 <atanf+0x178>
 800a640:	ee66 6a06 	vmul.f32	s13, s12, s12
 800a644:	eee6 5a87 	vfma.f32	s11, s13, s14
 800a648:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800a724 <atanf+0x17c>
 800a64c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a650:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800a728 <atanf+0x180>
 800a654:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a658:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a72c <atanf+0x184>
 800a65c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a660:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a730 <atanf+0x188>
 800a664:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a668:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800a734 <atanf+0x18c>
 800a66c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a670:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a738 <atanf+0x190>
 800a674:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a678:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800a73c <atanf+0x194>
 800a67c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800a680:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800a740 <atanf+0x198>
 800a684:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a688:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a68c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a690:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a694:	d121      	bne.n	800a6da <atanf+0x132>
 800a696:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a69a:	e794      	b.n	800a5c6 <atanf+0x1e>
 800a69c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a6a0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a6a4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a6ae:	e7be      	b.n	800a62e <atanf+0x86>
 800a6b0:	4b24      	ldr	r3, [pc, #144]	@ (800a744 <atanf+0x19c>)
 800a6b2:	429c      	cmp	r4, r3
 800a6b4:	d80b      	bhi.n	800a6ce <atanf+0x126>
 800a6b6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800a6ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a6be:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a6c2:	2302      	movs	r3, #2
 800a6c4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a6c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a6cc:	e7af      	b.n	800a62e <atanf+0x86>
 800a6ce:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a6d2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a6d6:	2303      	movs	r3, #3
 800a6d8:	e7a9      	b.n	800a62e <atanf+0x86>
 800a6da:	4a1b      	ldr	r2, [pc, #108]	@ (800a748 <atanf+0x1a0>)
 800a6dc:	491b      	ldr	r1, [pc, #108]	@ (800a74c <atanf+0x1a4>)
 800a6de:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a6e2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a6e6:	edd3 6a00 	vldr	s13, [r3]
 800a6ea:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a6ee:	2d00      	cmp	r5, #0
 800a6f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a6f4:	edd2 7a00 	vldr	s15, [r2]
 800a6f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a6fc:	bfb8      	it	lt
 800a6fe:	eef1 7a67 	vneglt.f32	s15, s15
 800a702:	e760      	b.n	800a5c6 <atanf+0x1e>
 800a704:	bfc90fdb 	.word	0xbfc90fdb
 800a708:	3fc90fdb 	.word	0x3fc90fdb
 800a70c:	3edfffff 	.word	0x3edfffff
 800a710:	7149f2ca 	.word	0x7149f2ca
 800a714:	3f97ffff 	.word	0x3f97ffff
 800a718:	3c8569d7 	.word	0x3c8569d7
 800a71c:	3d4bda59 	.word	0x3d4bda59
 800a720:	bd6ef16b 	.word	0xbd6ef16b
 800a724:	3d886b35 	.word	0x3d886b35
 800a728:	3dba2e6e 	.word	0x3dba2e6e
 800a72c:	3e124925 	.word	0x3e124925
 800a730:	3eaaaaab 	.word	0x3eaaaaab
 800a734:	bd15a221 	.word	0xbd15a221
 800a738:	bd9d8795 	.word	0xbd9d8795
 800a73c:	bde38e38 	.word	0xbde38e38
 800a740:	be4ccccd 	.word	0xbe4ccccd
 800a744:	401bffff 	.word	0x401bffff
 800a748:	0801e0c0 	.word	0x0801e0c0
 800a74c:	0801e0b0 	.word	0x0801e0b0

0800a750 <_init>:
 800a750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a752:	bf00      	nop
 800a754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a756:	bc08      	pop	{r3}
 800a758:	469e      	mov	lr, r3
 800a75a:	4770      	bx	lr

0800a75c <_fini>:
 800a75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75e:	bf00      	nop
 800a760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a762:	bc08      	pop	{r3}
 800a764:	469e      	mov	lr, r3
 800a766:	4770      	bx	lr
