// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MLP_gem2Stream_float_16u_28 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        p_out_din,
        p_out_full_n,
        p_out_write,
        p_m_dout,
        p_m_empty_n,
        p_m_read,
        p_n_dout,
        p_n_empty_n,
        p_n_read,
        p_in_address0,
        p_in_ce0,
        p_in_q0,
        p_in_address1,
        p_in_ce1,
        p_in_q1,
        p_m_out_din,
        p_m_out_full_n,
        p_m_out_write,
        p_n_out_din,
        p_n_out_full_n,
        p_n_out_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_pp0_stage0 = 10'd2;
parameter    ap_ST_fsm_pp0_stage1 = 10'd4;
parameter    ap_ST_fsm_pp0_stage2 = 10'd8;
parameter    ap_ST_fsm_pp0_stage3 = 10'd16;
parameter    ap_ST_fsm_pp0_stage4 = 10'd32;
parameter    ap_ST_fsm_pp0_stage5 = 10'd64;
parameter    ap_ST_fsm_pp0_stage6 = 10'd128;
parameter    ap_ST_fsm_pp0_stage7 = 10'd256;
parameter    ap_ST_fsm_state11 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [511:0] p_out_din;
input   p_out_full_n;
output   p_out_write;
input  [31:0] p_m_dout;
input   p_m_empty_n;
output   p_m_read;
input  [31:0] p_n_dout;
input   p_n_empty_n;
output   p_n_read;
output  [13:0] p_in_address0;
output   p_in_ce0;
input  [31:0] p_in_q0;
output  [13:0] p_in_address1;
output   p_in_ce1;
input  [31:0] p_in_q1;
output  [31:0] p_m_out_din;
input   p_m_out_full_n;
output   p_m_out_write;
output  [31:0] p_n_out_din;
input   p_n_out_full_n;
output   p_n_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg p_out_write;
reg p_m_read;
reg p_n_read;
reg[13:0] p_in_address0;
reg p_in_ce0;
reg[13:0] p_in_address1;
reg p_in_ce1;
reg p_m_out_write;
reg p_n_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_out_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln55_reg_564;
reg    p_m_blk_n;
reg    p_n_blk_n;
reg    p_m_out_blk_n;
reg    p_n_out_blk_n;
reg   [27:0] i_reg_266;
reg   [27:0] trunc_ln_reg_559;
reg    ap_block_state1;
wire   [0:0] icmp_ln55_fu_293_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [27:0] add_ln55_fu_298_p2;
reg   [27:0] add_ln55_reg_568;
reg    ap_enable_reg_pp0_iter0;
wire   [13:0] tmp_s_fu_308_p3;
reg   [13:0] tmp_s_reg_573;
reg   [31:0] l_val_m_Val_0_reg_601;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] l_val_m_Val_1_reg_606;
reg   [31:0] l_val_m_Val_2_reg_621;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] l_val_m_Val_3_reg_626;
reg   [31:0] l_val_m_Val_4_reg_641;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] l_val_m_Val_5_reg_646;
reg   [31:0] l_val_m_Val_6_reg_661;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] l_val_m_Val_7_reg_666;
reg   [31:0] l_val_m_Val_8_reg_681;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] l_val_m_Val_9_reg_686;
reg   [31:0] l_val_m_Val_10_reg_701;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
reg   [31:0] l_val_m_Val_11_reg_706;
reg   [31:0] l_val_m_Val_12_reg_721;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] l_val_m_Val_13_reg_726;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage7_subdone;
reg   [27:0] ap_phi_mux_i_phi_fu_270_p4;
wire   [63:0] zext_ln60_fu_316_p1;
wire   [63:0] zext_ln60_16_fu_327_p1;
wire   [63:0] zext_ln60_17_fu_337_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln60_18_fu_347_p1;
wire   [63:0] zext_ln60_19_fu_357_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln60_20_fu_367_p1;
wire   [63:0] zext_ln60_21_fu_377_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln60_22_fu_387_p1;
wire   [63:0] zext_ln60_23_fu_397_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln60_24_fu_407_p1;
wire   [63:0] zext_ln60_25_fu_417_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln60_26_fu_427_p1;
wire   [63:0] zext_ln60_27_fu_437_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln60_28_fu_447_p1;
wire   [63:0] zext_ln60_29_fu_457_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln60_30_fu_467_p1;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln54_fu_277_p2;
wire   [9:0] empty_fu_304_p1;
wire   [13:0] or_ln60_fu_321_p2;
wire   [13:0] or_ln60_15_fu_332_p2;
wire   [13:0] or_ln60_16_fu_342_p2;
wire   [13:0] or_ln60_17_fu_352_p2;
wire   [13:0] or_ln60_18_fu_362_p2;
wire   [13:0] or_ln60_19_fu_372_p2;
wire   [13:0] or_ln60_20_fu_382_p2;
wire   [13:0] or_ln60_21_fu_392_p2;
wire   [13:0] or_ln60_22_fu_402_p2;
wire   [13:0] or_ln60_23_fu_412_p2;
wire   [13:0] or_ln60_24_fu_422_p2;
wire   [13:0] or_ln60_25_fu_432_p2;
wire   [13:0] or_ln60_26_fu_442_p2;
wire   [13:0] or_ln60_27_fu_452_p2;
wire   [13:0] or_ln60_28_fu_462_p2;
wire   [31:0] l_v_120_fu_518_p1;
wire   [31:0] l_v_119_fu_514_p1;
wire   [31:0] l_v_118_fu_511_p1;
wire   [31:0] l_v_117_fu_508_p1;
wire   [31:0] l_v_116_fu_505_p1;
wire   [31:0] l_v_115_fu_502_p1;
wire   [31:0] l_v_114_fu_499_p1;
wire   [31:0] l_v_113_fu_496_p1;
wire   [31:0] l_v_112_fu_493_p1;
wire   [31:0] l_v_111_fu_490_p1;
wire   [31:0] l_v_110_fu_487_p1;
wire   [31:0] l_v_109_fu_484_p1;
wire   [31:0] l_v_108_fu_481_p1;
wire   [31:0] l_v_107_fu_478_p1;
wire   [31:0] l_v_106_fu_475_p1;
wire   [31:0] l_v_fu_472_p1;
wire    ap_CS_fsm_state11;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

MLP_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U8(
    .din0(p_n_dout),
    .din1(p_m_dout),
    .dout(mul_ln54_fu_277_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_266 <= add_ln55_reg_568;
    end else if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_266 <= 28'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln55_reg_568 <= add_ln55_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_564 <= icmp_ln55_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l_val_m_Val_0_reg_601 <= p_in_q1;
        l_val_m_Val_1_reg_606 <= p_in_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l_val_m_Val_10_reg_701 <= p_in_q1;
        l_val_m_Val_11_reg_706 <= p_in_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l_val_m_Val_12_reg_721 <= p_in_q1;
        l_val_m_Val_13_reg_726 <= p_in_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l_val_m_Val_2_reg_621 <= p_in_q1;
        l_val_m_Val_3_reg_626 <= p_in_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l_val_m_Val_4_reg_641 <= p_in_q1;
        l_val_m_Val_5_reg_646 <= p_in_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l_val_m_Val_6_reg_661 <= p_in_q1;
        l_val_m_Val_7_reg_666 <= p_in_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l_val_m_Val_8_reg_681 <= p_in_q1;
        l_val_m_Val_9_reg_686 <= p_in_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln55_fu_293_p2 == 1'd0))) begin
        tmp_s_reg_573[13 : 4] <= tmp_s_fu_308_p3[13 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln_reg_559 <= {{mul_ln54_fu_277_p2[31:4]}};
    end
end

always @ (*) begin
    if ((icmp_ln55_fu_293_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_270_p4 = add_ln55_reg_568;
    end else begin
        ap_phi_mux_i_phi_fu_270_p4 = i_reg_266;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            p_in_address0 = zext_ln60_30_fu_467_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            p_in_address0 = zext_ln60_28_fu_447_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            p_in_address0 = zext_ln60_26_fu_427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            p_in_address0 = zext_ln60_24_fu_407_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_in_address0 = zext_ln60_22_fu_387_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_in_address0 = zext_ln60_20_fu_367_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_in_address0 = zext_ln60_18_fu_347_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_in_address0 = zext_ln60_16_fu_327_p1;
        end else begin
            p_in_address0 = 'bx;
        end
    end else begin
        p_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            p_in_address1 = zext_ln60_29_fu_457_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            p_in_address1 = zext_ln60_27_fu_437_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            p_in_address1 = zext_ln60_25_fu_417_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            p_in_address1 = zext_ln60_23_fu_397_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            p_in_address1 = zext_ln60_21_fu_377_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            p_in_address1 = zext_ln60_19_fu_357_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_in_address1 = zext_ln60_17_fu_337_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_in_address1 = zext_ln60_fu_316_p1;
        end else begin
            p_in_address1 = 'bx;
        end
    end else begin
        p_in_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        p_in_ce0 = 1'b1;
    end else begin
        p_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        p_in_ce1 = 1'b1;
    end else begin
        p_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_m_blk_n = p_m_empty_n;
    end else begin
        p_m_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_m_out_blk_n = p_m_out_full_n;
    end else begin
        p_m_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_m_out_write = 1'b1;
    end else begin
        p_m_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_m_read = 1'b1;
    end else begin
        p_m_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_blk_n = p_n_empty_n;
    end else begin
        p_n_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_out_blk_n = p_n_out_full_n;
    end else begin
        p_n_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_out_write = 1'b1;
    end else begin
        p_n_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_n_read = 1'b1;
    end else begin
        p_n_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_blk_n = p_out_full_n;
    end else begin
        p_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_564 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_write = 1'b1;
    end else begin
        p_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln55_fu_293_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln55_fu_293_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln55_fu_298_p2 = (ap_phi_mux_i_phi_fu_270_p4 + 28'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((icmp_ln55_reg_564 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln55_reg_564 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln55_reg_564 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (p_out_full_n == 1'b0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((p_n_out_full_n == 1'b0) | (p_m_out_full_n == 1'b0) | (p_n_empty_n == 1'b0) | (p_m_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((icmp_ln55_reg_564 == 1'd0) & (p_out_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign empty_fu_304_p1 = ap_phi_mux_i_phi_fu_270_p4[9:0];

assign icmp_ln55_fu_293_p2 = ((ap_phi_mux_i_phi_fu_270_p4 == trunc_ln_reg_559) ? 1'b1 : 1'b0);

assign l_v_106_fu_475_p1 = l_val_m_Val_1_reg_606;

assign l_v_107_fu_478_p1 = l_val_m_Val_2_reg_621;

assign l_v_108_fu_481_p1 = l_val_m_Val_3_reg_626;

assign l_v_109_fu_484_p1 = l_val_m_Val_4_reg_641;

assign l_v_110_fu_487_p1 = l_val_m_Val_5_reg_646;

assign l_v_111_fu_490_p1 = l_val_m_Val_6_reg_661;

assign l_v_112_fu_493_p1 = l_val_m_Val_7_reg_666;

assign l_v_113_fu_496_p1 = l_val_m_Val_8_reg_681;

assign l_v_114_fu_499_p1 = l_val_m_Val_9_reg_686;

assign l_v_115_fu_502_p1 = l_val_m_Val_10_reg_701;

assign l_v_116_fu_505_p1 = l_val_m_Val_11_reg_706;

assign l_v_117_fu_508_p1 = l_val_m_Val_12_reg_721;

assign l_v_118_fu_511_p1 = l_val_m_Val_13_reg_726;

assign l_v_119_fu_514_p1 = p_in_q1;

assign l_v_120_fu_518_p1 = p_in_q0;

assign l_v_fu_472_p1 = l_val_m_Val_0_reg_601;

assign or_ln60_15_fu_332_p2 = (tmp_s_reg_573 | 14'd2);

assign or_ln60_16_fu_342_p2 = (tmp_s_reg_573 | 14'd3);

assign or_ln60_17_fu_352_p2 = (tmp_s_reg_573 | 14'd4);

assign or_ln60_18_fu_362_p2 = (tmp_s_reg_573 | 14'd5);

assign or_ln60_19_fu_372_p2 = (tmp_s_reg_573 | 14'd6);

assign or_ln60_20_fu_382_p2 = (tmp_s_reg_573 | 14'd7);

assign or_ln60_21_fu_392_p2 = (tmp_s_reg_573 | 14'd8);

assign or_ln60_22_fu_402_p2 = (tmp_s_reg_573 | 14'd9);

assign or_ln60_23_fu_412_p2 = (tmp_s_reg_573 | 14'd10);

assign or_ln60_24_fu_422_p2 = (tmp_s_reg_573 | 14'd11);

assign or_ln60_25_fu_432_p2 = (tmp_s_reg_573 | 14'd12);

assign or_ln60_26_fu_442_p2 = (tmp_s_reg_573 | 14'd13);

assign or_ln60_27_fu_452_p2 = (tmp_s_reg_573 | 14'd14);

assign or_ln60_28_fu_462_p2 = (tmp_s_reg_573 | 14'd15);

assign or_ln60_fu_321_p2 = (tmp_s_fu_308_p3 | 14'd1);

assign p_m_out_din = p_m_dout;

assign p_n_out_din = p_n_dout;

assign p_out_din = {{{{{{{{{{{{{{{{l_v_120_fu_518_p1}, {l_v_119_fu_514_p1}}, {l_v_118_fu_511_p1}}, {l_v_117_fu_508_p1}}, {l_v_116_fu_505_p1}}, {l_v_115_fu_502_p1}}, {l_v_114_fu_499_p1}}, {l_v_113_fu_496_p1}}, {l_v_112_fu_493_p1}}, {l_v_111_fu_490_p1}}, {l_v_110_fu_487_p1}}, {l_v_109_fu_484_p1}}, {l_v_108_fu_481_p1}}, {l_v_107_fu_478_p1}}, {l_v_106_fu_475_p1}}, {l_v_fu_472_p1}};

assign start_out = real_start;

assign tmp_s_fu_308_p3 = {{empty_fu_304_p1}, {4'd0}};

assign zext_ln60_16_fu_327_p1 = or_ln60_fu_321_p2;

assign zext_ln60_17_fu_337_p1 = or_ln60_15_fu_332_p2;

assign zext_ln60_18_fu_347_p1 = or_ln60_16_fu_342_p2;

assign zext_ln60_19_fu_357_p1 = or_ln60_17_fu_352_p2;

assign zext_ln60_20_fu_367_p1 = or_ln60_18_fu_362_p2;

assign zext_ln60_21_fu_377_p1 = or_ln60_19_fu_372_p2;

assign zext_ln60_22_fu_387_p1 = or_ln60_20_fu_382_p2;

assign zext_ln60_23_fu_397_p1 = or_ln60_21_fu_392_p2;

assign zext_ln60_24_fu_407_p1 = or_ln60_22_fu_402_p2;

assign zext_ln60_25_fu_417_p1 = or_ln60_23_fu_412_p2;

assign zext_ln60_26_fu_427_p1 = or_ln60_24_fu_422_p2;

assign zext_ln60_27_fu_437_p1 = or_ln60_25_fu_432_p2;

assign zext_ln60_28_fu_447_p1 = or_ln60_26_fu_442_p2;

assign zext_ln60_29_fu_457_p1 = or_ln60_27_fu_452_p2;

assign zext_ln60_30_fu_467_p1 = or_ln60_28_fu_462_p2;

assign zext_ln60_fu_316_p1 = tmp_s_fu_308_p3;

always @ (posedge ap_clk) begin
    tmp_s_reg_573[3:0] <= 4'b0000;
end

endmodule //MLP_gem2Stream_float_16u_28
