[["Designing a New Automotive DNA.", ["Lawrence D. Burns"], "", 0], ["Perspective of the Future Semiconductor Industry: Challenges and Solutions.", ["Oh-Hyun Kwon"], "", 0], ["Design without Borders - A Tribute to the Legacy of A. Richard Newton.", ["Jan M. Rabaey"], "", 0], ["Trusted Hardware: Can It Be Trustworthy?", ["Cynthia E. Irvine", "Karl N. Levitt"], "https://doi.org/10.1145/1278480.1278482", 4], ["Trusted Design in FPGAs.", ["Steven Trimberger"], "https://doi.org/10.1145/1278480.1278483", 4], ["Physical Unclonable Functions for Device Authentication and Secret Key Generation.", ["G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1145/1278480.1278484", 6], ["Side-Channel Attack Pitfalls.", ["Kris Tiri"], "https://doi.org/10.1145/1278480.1278485", 6], ["Megatrends and EDA 2017.", ["Francine Bacchini", "Greg Spirakis", "Juan Antonio Carballo", "Kurt Keutzer", "Aart J. de Geus", "Fu-Chieh Hsu", "Kazu Yamada"], "", 2], ["System-Level Design Flow Based on a Functional Reference for HW and SW.", ["Walter H. Tibboel", "Victor Reyes", "Martin Klompstra", "Dennis Alders"], "https://doi.org/10.1145/1278480.1278488", 6], ["Model-driven Validation of SystemC Designs.", ["Hiren D. Patel", "Sandeep K. Shukla"], "https://doi.org/10.1145/1278480.1278489", 6], ["Language Extensions to SystemC: Process Control Constructs.", ["Bishnupriya Bhattacharya", "John Rose", "Stuart Swan"], "https://doi.org/10.1145/1278480.1278490", 4], ["Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264.", ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1278480.1278491", 4], ["Design of Rotary Clock Based Circuits.", ["Zhengtao Yu", "Xun Liu"], "https://doi.org/10.1145/1278480.1278493", 6], ["Escape Routing For Dense Pin Clusters In Integrated Circuits.", ["Muhammet Mustafa Ozdal"], "https://doi.org/10.1145/1278480.1278494", 6], ["TROY: Track Router with Yield-driven Wire Planning.", ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278495", 4], ["IPR: An Integrated Placement and Routing Algorithm.", ["Min Pan", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278496", 4], ["An Effective Guidance Strategy for Abstraction-Guided Simulation.", ["Flavio M. de Paula", "Alan J. Hu"], "https://doi.org/10.1145/1278480.1278498", 6], ["Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation.", ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Tiwari", "Raj S. Mitra", "Sunil H. Matange"], "https://doi.org/10.1145/1278480.1278499", 6], ["Synthesizing SVA Local Variables for Formal Verification.", ["Jiang Long", "Andrew Seawright"], "https://doi.org/10.1145/1278480.1278500", 6], ["Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.", ["De-Shiuan Chiou", "Da-Cheng Juan", "Yu-Ting Chen", "Shih-Chieh Chang"], "https://doi.org/10.1145/1278480.1278502", 6], ["Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift.", ["Jie Gu", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1278480.1278503", 6], ["Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation.", ["Khaled R. Heloue", "Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1278480.1278504", 6], ["Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage.", ["Tao Li", "Zhiping Yu"], "https://doi.org/10.1145/1278480.1278505", 4], ["Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits.", ["Jun Seomun", "Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1145/1278480.1278506", 4], ["Making Manufacturing Work For You.", ["Srikanth Venkataraman", "Ruchir Puri", "Steve Griffith", "Ankush Oberai", "Robert Madge", "Greg Yeric", "Walter Ng", "Yervant Zorian"], "", 2], ["Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", ["Umit Y. Ogras", "Radu Marculescu", "Puru Choudhary", "Diana Marculescu"], "https://doi.org/10.1145/1278480.1278509", 6], ["Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT.", ["Theodore Marescaux", "Henk Corporaal"], "https://doi.org/10.1145/1278480.1278510", 6], ["Layered Switching for Networks on Chip.", ["Zhonghai Lu", "Ming Liu", "Axel Jantsch"], "https://doi.org/10.1145/1278480.1278511", 6], ["Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", ["Lap-Fai Leung", "Chi-Ying Tsui"], "https://doi.org/10.1145/1278480.1278512", 4], ["The Case for Low-Power Photonic Networks on Chip.", ["Assaf Shacham", "Keren Bergman", "Luca P. Carloni"], "https://doi.org/10.1145/1278480.1278513", 4], ["Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations.", ["Shweta Srivastava", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278515", 6], ["PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels.", ["Zhichun Wang", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278516", 6], ["Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis.", ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"], "https://doi.org/10.1145/1278480.1278517", 6], ["Simulating Improbable Events.", ["Suwen Yang", "Mark R. Greenstreet"], "https://doi.org/10.1145/1278480.1278518", 4], ["SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits.", ["Boyuan Yan", "Sheldon X.-D. Tan", "Pu Liu", "Bruce McGaughy"], "https://doi.org/10.1145/1278480.1278519", 4], ["On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise.", ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "https://doi.org/10.1145/1278480.1278521", 6], ["Optimal Selection of Voltage Regulator Modules in a Power Delivery Network.", ["Behnam Amelifard", "Massoud Pedram"], "https://doi.org/10.1145/1278480.1278522", 6], ["Top-k Aggressors Sets in Delay Noise Analysis.", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer"], "https://doi.org/10.1145/1278480.1278523", 6], ["A New Twisted Differential Line Structure in Global Bus Design.", ["Zhanyuan Jiang", "Shiyan Hu", "Weiping Shi"], "https://doi.org/10.1145/1278480.1278524", 4], ["Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew.", ["Abinash Roy", "Noha H. Mahmoud", "Masud H. Chowdhury"], "https://doi.org/10.1145/1278480.1278525", 4], ["Formal Techniques for SystemC Verification; Position Paper.", ["Moshe Y. Vardi"], "https://doi.org/10.1145/1278480.1278527", 5], ["Design for Verification in System-level Models and RTL.", ["Anmol Mathur", "Venkat Krishnaswamy"], "https://doi.org/10.1145/1278480.1278528", 6], ["Verification Methodologies in a TLM-to-RTL Design Flow.", ["Atsushi Kasuya", "Tesh Tesfaye"], "https://doi.org/10.1145/1278480.1278529", 6], ["Memory Modeling in ESL-RTL Equivalence Checking.", ["Alfred Kolbl", "Jerry R. Burch", "Carl Pixley"], "https://doi.org/10.1145/1278480.1278530", 5], ["Early Power-Aware Design & Validation: Myth or Reality?", ["Gila Kamhi", "Sarah Miller", "Stephen Bailey Mentor", "Wolfgang Nebel", "Y. C. Wong", "Juergen Karmann", "Enrico Macii", "Stephen V. Kosonocky", "Steve Curtis"], "", 2], ["Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design.", ["Yuan-Hao Chang", "Jen-Wei Hsieh", "Tei-Wei Kuo"], "https://doi.org/10.1145/1278480.1278533", 6], ["A System For Coarse Grained Memory Protection In Tiny Embedded Processors.", ["Ram Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani B. Srivastava"], "https://doi.org/10.1145/1278480.1278534", 6], ["Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors.", ["Hakduran Koc", "Mahmut T. Kandemir", "Ehat Ercanli", "Ozcan Ozturk"], "https://doi.org/10.1145/1278480.1278535", 6], ["A Memory-Conscious Code Parallelization Scheme.", ["Liping Xue", "Ozcan Ozturk", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1278480.1278536", 4], ["A Self-Tuning Configurable Cache.", ["Ann Gordon-Ross", "Frank Vahid"], "https://doi.org/10.1145/1278480.1278537", 4], ["Comparative Analysis of Conventional and Statistical Design Techniques.", ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James Tschanz", "Vivek De"], "https://doi.org/10.1145/1278480.1278539", 6], ["Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction.", ["Zhuo Feng", "Peng Li", "Yaping Zhan"], "https://doi.org/10.1145/1278480.1278540", 6], ["Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources.", ["Lerong Cheng", "Jinjun Xiong", "Lei He"], "https://doi.org/10.1145/1278480.1278541", 6], ["Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting.", ["Amith Singhee", "Rob A. Rutenbar"], "https://doi.org/10.1145/1278480.1278542", 6], ["Chip Multi-Processor Generator.", ["Alex Solomatnikov", "Amin Firoozshahian", "Wajahat Qadeer", "Ofer Shacham", "Kyle Kelley", "Zain Asgar", "Megan Wachs", "Rehan Hameed", "Mark Horowitz"], "https://doi.org/10.1145/1278480.1278544", 2], ["The Case for the Precision Timed (PRET) Machine.", ["Stephen A. Edwards", "Edward A. Lee"], "https://doi.org/10.1145/1278480.1278545", 2], ["Quantum-Like Effects in Network-on-Chip Buffers Behavior.", ["Paul Bogdan", "Radu Marculescu"], "https://doi.org/10.1145/1278480.1278546", 2], ["CAD-based Security, Cryptography, and Digital Rights Management.", ["Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1278480.1278547", 2], ["Line-End Shortening is Not Always a Failure.", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Saumil Shah", "Dennis Sylvester"], "https://doi.org/10.1145/1278480.1278548", 2], ["You Can Get There From Here: Connectivity of Random Graphs on Grids.", ["Steven P. Levitan"], "https://doi.org/10.1145/1278480.1278549", 2], ["High Performance and Low Power Electronics on Flexible Substrate.", ["Jing Li", "Kunhyuk Kang", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278550", 2], ["Novel CNTFET-based Reconfigurable Logic Gate Design.", ["J. Liu", "Ian OConnor", "David Navarro", "Frederic Gaffiot"], "https://doi.org/10.1145/1278480.1278551", 2], ["Period Optimization for Hard Real-time Distributed Automotive Systems.", ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1278480.1278553", 6], ["Performance Analysis of FlexRay-based ECU Networks.", ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "https://doi.org/10.1145/1278480.1278554", 6], ["Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application.", ["Juan R. Pimentel", "Jason Paskvan"], "https://doi.org/10.1145/1278480.1278555", 4], ["Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking.", ["Zonghua Gu", "Xiuqiang He", "Mingxuan Yuan"], "https://doi.org/10.1145/1278480.1278556", 6], ["NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture.", ["Wei Zhang", "Li Shang", "Niraj K. Jha"], "https://doi.org/10.1145/1278480.1278558", 6], ["Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications.", ["Hamed F. Dadgour", "Kaustav Banerjee"], "https://doi.org/10.1145/1278480.1278559", 6], ["Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors.", ["Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"], "https://doi.org/10.1145/1278480.1278560", 6], ["GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches.", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278562", 6], ["Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits.", ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "https://doi.org/10.1145/1278480.1278563", 6], ["Single-Event-Upset (SEU) Awareness in FPGA Routing.", ["Shahin Golshan", "Elaheh Bozorgzadeh"], "https://doi.org/10.1145/1278480.1278564", 4], ["Enhancing FPGA Performance for Arithmetic Circuits.", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne", "Hadi Parandeh-Afshar"], "https://doi.org/10.1145/1278480.1278565", 4], ["Fast Min-Cost Buffer Insertion under Process Variations.", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1145/1278480.1278567", 6], ["Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks.", ["Brian Taylor", "Larry T. Pileggi"], "https://doi.org/10.1145/1278480.1278568", 6], ["Concurrent Wire Spreading, Widening, and Filling.", ["Olivier Rizzo", "Hanno Melzner"], "https://doi.org/10.1145/1278480.1278569", 4], ["Modeling Litho-Constrained Design Layout.", ["Min-Chun Tsai", "Daniel Zhang", "Zongwu Tang"], "https://doi.org/10.1145/1278480.1278570", 4], ["Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement.", ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278572", 6], ["The Impact of NBTI on the Performance of Combinational and Sequential Circuits.", ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "https://doi.org/10.1145/1278480.1278573", 6], ["NBTI-Aware Synthesis of Digital Circuits.", ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278574", 6], ["\"There Is More Than Moore In Automotive ...\".", ["Hartmut Hiller"], "https://doi.org/10.1145/1278480.1278576", 0], ["Modeling Safe Operating Area in Hardware Description Languages.", ["Leonid B. Goldgeisser", "Ernst Christen", "Zhichao Deng"], "https://doi.org/10.1145/1278480.1278577", 6], ["Autonomous Automobiles: Developing Cars That Drive Themselves.", ["Dave Ferguson"], "https://doi.org/10.1145/1278480.1278578", 0], ["Design-Silicon Timing Correlation A Data Mining Perspective.", ["Li-C. Wang", "Pouria Bastani", "Magdy S. Abadir"], "https://doi.org/10.1145/1278480.1278580", 6], ["Silicon Speedpath Measurement and Feedback into EDA flows.", ["Kip Killpack", "Chandramouli V. Kashyap", "Eli Chiprout"], "https://doi.org/10.1145/1278480.1278581", 6], ["Characterizing Process Variation in Nanometer CMOS.", ["Kanak Agarwal", "Sani R. Nassif"], "https://doi.org/10.1145/1278480.1278582", 4], ["On-Chip Measurements Complementary to Design Flow for Integrity in SoCs.", ["Makoto Nagata"], "https://doi.org/10.1145/1278480.1278583", 4], ["Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits.", ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "https://doi.org/10.1145/1278480.1278585", 6], ["Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System.", ["Rebecca L. Collins", "Luca P. Carloni"], "https://doi.org/10.1145/1278480.1278586", 6], ["Synchronous Elastic Circuits with Early Evaluation and Token Counterflow.", ["Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1278480.1278587", 4], ["Optimization of Area in Digital FIR Filters using Gate-Level Metrics.", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose C. Monteiro"], "https://doi.org/10.1145/1278480.1278588", 4], ["Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency.", ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1145/1278480.1278590", 6], ["Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops.", ["Henry H. Y. Chan", "Zeljko Zilic"], "https://doi.org/10.1145/1278480.1278591", 6], ["Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning.", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1278480.1278592", 4], ["Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch.", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1145/1278480.1278593", 4], ["TLM: Crossing Over From Buzz To Adoption.", ["Francine Bacchini", "Daniel D. Gajski", "Laurent Maillet-Contoz", "Haruhisa Kashiwagi", "Jack Donovan", "Tommi Makelainen", "Jack Greenbaum", "Rishiyur S. Nikhil"], "https://doi.org/10.1145/1278480.1278595", 2], ["Electronics: The New Differential in the Automotive Industry.", ["Nick Smith", "Andrew Chien", "Christopher Hegarty", "Walden C. Rhines", "Alberto L. Sangiovanni-Vincentelli", "Frank Winters"], "", 0], ["MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs.", ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"], "https://doi.org/10.1145/1278480.1278598", 6], ["RQL: Global Placement via Relaxed Quadratic Spreading and Linearization.", ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "https://doi.org/10.1145/1278480.1278599", 6], ["Improving Voltage Assignment by Outlier Detection and Incremental Placement.", ["Huaizhi Wu", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278600", 6], ["Analog Placement Based on Novel Symmetry-Island Formulation.", ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "https://doi.org/10.1145/1278480.1278601", 6], ["Modeling the Function Cache for Worst-Case Execution Time Analysis.", ["Raimund Kirner", "Martin Schoeberl"], "https://doi.org/10.1145/1278480.1278603", 6], ["An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration.", ["Chung-Fu Kao", "Ing-Jer Huang", "Chi-Hung Lin"], "https://doi.org/10.1145/1278480.1278604", 6], ["Hardware Support for Secure Processing in Embedded Systems.", ["Shufu Mao", "Tilman Wolf"], "https://doi.org/10.1145/1278480.1278605", 6], ["RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks.", ["Jude Angelo Ambrose", "Roshan G. Ragel", "Sri Parameswaran"], "https://doi.org/10.1145/1278480.1278606", 4], ["Compact State Machines for High Performance Pattern Matching.", ["Piti Piyachon", "Yan Luo"], "https://doi.org/10.1145/1278480.1278607", 4], ["Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations.", ["Qunzeng Liu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278609", 6], ["Statistical Framework for Technology-Model-Product Co-Design and Convergence.", ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "https://doi.org/10.1145/1278480.1278610", 6], ["Extraction of Statistical Timing Profiles Using Test Data.", ["Ying-Yen Chen", "Jing-Jia Liou"], "https://doi.org/10.1145/1278480.1278611", 6], ["An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires.", ["Krishnan Sundaresan", "Nihar R. Mahapatra"], "https://doi.org/10.1145/1278480.1278612", 6], ["Scan Test Planning for Power Reduction.", ["Michael E. Imhof", "Christian G. Zoellin", "Hans-Joachim Wunderlich", "Nicolas Mading", "Jens Leenstra"], "https://doi.org/10.1145/1278480.1278614", 6], ["Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing.", ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "https://doi.org/10.1145/1278480.1278615", 6], ["Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design.", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1278480.1278616", 6], ["New Test Data Decompressor for Low Power Applications.", ["Grzegorz Mrugalski", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "https://doi.org/10.1145/1278480.1278617", 6], ["Automotive Software Integration.", ["Razvan Racu", "Arne Hamann", "Rolf Ernst", "Kai Richter"], "https://doi.org/10.1145/1278480.1278619", 6], ["Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions.", ["Marco Di Natale"], "https://doi.org/10.1145/1278480.1278620", 5], ["Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems.", ["Antal Rajnak", "Ajay Kumar"], "https://doi.org/10.1145/1278480.1278621", 6], ["Interconnects in the Third Dimension: Design Challenges for 3D ICs.", ["Kerry Bernstein", "Paul Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "https://doi.org/10.1145/1278480.1278623", 6], ["Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects.", ["Azad Naeemi", "Reza Sarvari", "James D. Meindl"], "https://doi.org/10.1145/1278480.1278624", 6], ["Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations.", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1278480.1278625", 2], ["CAD Implications of New Interconnect Technologies.", ["Louis Scheffer"], "https://doi.org/10.1145/1278480.1278626", 6], ["Alembic: An Efficient Algorithm for CNF Preprocessing.", ["HyoJung Han", "Fabio Somenzi"], "https://doi.org/10.1145/1278480.1278628", 6], ["EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure.", ["Shujun Deng", "Jinian Bian", "Weimin Wu", "Xiaoqing Yang", "Yanni Zhao"], "https://doi.org/10.1145/1278480.1278629", 6], ["On-The-Fly Resolve Trace Minimization.", ["Ohad Shacham", "Karen Yorav"], "https://doi.org/10.1145/1278480.1278630", 6], ["On Resolution Proofs for Combinational Equivalence.", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Andreas Kuehlmann"], "https://doi.org/10.1145/1278480.1278631", 6], ["An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design.", ["Jia-Wei Fang", "Chin-Hsiung Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/1278480.1278633", 6], ["Computationally Efficient Power Integrity Simulation for System-on-Package Applications.", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"], "https://doi.org/10.1145/1278480.1278634", 6], ["Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design.", ["Hao Yu", "Chunta Chu", "Lei He"], "https://doi.org/10.1145/1278480.1278635", 4], ["Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors.", ["Kiran Puttaswamy", "Gabriel H. Loh"], "https://doi.org/10.1145/1278480.1278636", 4], ["Placement of 3D ICs with Thermal and Interlayer Via Considerations.", ["Brent Goplen", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1278480.1278637", 6], ["Corezilla: Build and Tame the Multicore Beast?", ["Lauren Sarno", "Wen-mei W. Hwu", "Craig Lund", "Markus Levy", "James R. Larus", "James Reinders", "Gordon Cameron", "Chris Lennard", "Takashi Yoshimori"], "", 2], ["Synthetic biology: from bacteria to stem cells.", ["Ron Weiss"], "https://doi.org/10.1145/1278480.1278640", 2], ["Engineering synthetic killer circuits in bacteria.", ["Lingchong You"], "https://doi.org/10.1145/1278480.1278641", 2], ["Programming Living Cells to Function as Massively Parallel Computers.", ["Jeffrey J. Tabor"], "https://doi.org/10.1145/1278480.1278642", 2], ["Synthesizing Stochasticity in Biochemical Systems.", ["Brian Fett", "Jehoshua Bruck", "Marc D. Riedel"], "https://doi.org/10.1145/1278480.1278643", 6], ["Instruction Splitting for Efficient Code Compression.", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1145/1278480.1278645", 6], ["An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model.", ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"], "https://doi.org/10.1145/1278480.1278646", 6], ["Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs.", ["Maarten Wiggers", "Marco Bekooij", "Gerard J. M. Smit"], "https://doi.org/10.1145/1278480.1278647", 6], ["Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time.", ["Changjiu Xian", "Yung-Hsiang Lu", "Zhiyuan Li"], "https://doi.org/10.1145/1278480.1278648", 6], ["A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip.", ["Praveen Bhojwani", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1278480.1278650", 6], ["SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects.", ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1278480.1278651", 6], ["A DFT Method for Time Expansion Model at Register Transfer Level.", ["Hiroyuki Iwata", "Tomokazu Yoneda", "Hideo Fujiwara"], "https://doi.org/10.1145/1278480.1278652", 6], ["Test Generation in the Presence of Timing Exceptions and Constraints.", ["Dhiraj Goswami", "Kun-Han Tsai", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/1278480.1278653", 6], ["Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design.", ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278655", 6], ["Nanometer Device Scaling in Subthreshold Circuits.", ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1278480.1278656", 6], ["Efficient Modeling Techniques for Dynamic Voltage Drop Analysis.", ["Hedi Harizi", "Robert HauBler", "Markus Olbrich", "Erich Barke"], "https://doi.org/10.1145/1278480.1278657", 6], ["On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method.", ["Ashesh Rastogi", "Wei Chen", "Sandip Kundu"], "https://doi.org/10.1145/1278480.1278658", 4], ["Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory.", ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278659", 4], ["Shared Resource Access Attributes for High-Level Contention Models.", ["Alex Bobrek", "JoAnn M. Paul", "Donald E. Thomas"], "https://doi.org/10.1145/1278480.1278661", 6], ["A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices.", ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart D. Theelen", "Yajun Ha"], "https://doi.org/10.1145/1278480.1278662", 6], ["Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling.", ["Peter Hallschmid", "Resve Saleh"], "https://doi.org/10.1145/1278480.1278663", 6], ["Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution.", ["Balaji Raman", "Samarjit Chakraborty", "Wei Tsang Ooi", "Santanu Dutta"], "https://doi.org/10.1145/1278480.1278664", 6], ["Verification Coverage: When is Enough, Enough?", ["Francine Bacchini", "Alan J. Hu", "Tom Fitzpatrick", "Rajeev Ranjan", "David Lacey", "Mercedes Tan", "Andrew Piziali", "Avi Ziv"], "", 2], ["Thousand Core ChipsA Technology Perspective.", ["Shekhar Borkar"], "https://doi.org/10.1145/1278480.1278667", 4], ["The KILL Rule for Multicore.", ["Anant Agarwal", "Markus Levy"], "https://doi.org/10.1145/1278480.1278668", 4], ["Implicitly Parallel Programming Models for Thousand-Core Microprocessors.", ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1278480.1278669", 6], ["Multi-Core Design Automation Challenges.", ["John A. Darringer"], "https://doi.org/10.1145/1278480.1278670", 5], ["Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture.", ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "https://doi.org/10.1145/1278480.1278672", 6], ["Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures.", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt", "Juanjo Noguera"], "https://doi.org/10.1145/1278480.1278673", 6], ["Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs.", ["Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/1278480.1278674", 6], ["Global Critical Path: A Tool for System-Level Timing Analysis.", ["Girish Venkataramani", "Mihai Budiu", "Tiberiu Chelcea", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278675", 4], ["Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification.", ["Pramod Chandraiah", "Rainer Domer"], "https://doi.org/10.1145/1278480.1278676", 4], ["RISPP: Rotating Instruction Set Processing Platform.", ["Lars Bauer", "Muhammad Shafique", "Simon Kramer", "Jorg Henkel"], "https://doi.org/10.1145/1278480.1278678", 6], ["ASIP Instruction Encoding for Energy and Area Reduction.", ["Paul Morgan", "Richard Taylor"], "https://doi.org/10.1145/1278480.1278679", 4], ["Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures.", ["Christopher Ostler", "Karam S. Chatha"], "https://doi.org/10.1145/1278480.1278680", 4], ["Program Mapping onto Network Processors by Recursive Bipartitioning and Refining.", ["Jia Yu", "Jingnan Yao", "Laxmi N. Bhuyan", "Jun Yang"], "https://doi.org/10.1145/1278480.1278681", 6], ["Design Methodology for Pipelined Heterogeneous Multiprocessor System.", ["Seng Lin Shee", "Sri Parameswaran"], "https://doi.org/10.1145/1278480.1278682", 6], ["A General Framework for Spatial Correlation Modeling in VLSI Design.", ["Frank Liu"], "https://doi.org/10.1145/1278480.1278684", 6], ["Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation.", ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1278480.1278685", 6], ["A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis.", ["Guo Yu", "Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1278480.1278686", 6], ["Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method.", ["Nancy Ying Zhou", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1278480.1278687", 6], ["A Unified Approach to Canonical Form-based Boolean Matching.", ["Giovanni Agosta", "Francesco Bruschi", "Gerardo Pelosi", "Donatella Sciuto"], "https://doi.org/10.1145/1278480.1278689", 6], ["Gate Sizing For Cell Library-Based Designs.", ["Shiyan Hu", "Mahesh Ketkar", "Jiang Hu"], "https://doi.org/10.1145/1278480.1278690", 6], ["Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization.", ["Xiaoji Ye", "Yaping Zhan", "Peng Li"], "https://doi.org/10.1145/1278480.1278691", 6], ["Techniques for Effective Distributed Physical Synthesis.", ["Freddy Y. C. Mang", "Wenting Hou", "Pei-Hsin Ho"], "https://doi.org/10.1145/1278480.1278692", 6], ["SODA: Sensitivity Based Optimization of Disk Architecture.", ["Yan Zhang", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1145/1278480.1278694", 6], ["Dynamic Power Management with Hybrid Power Sources.", ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "https://doi.org/10.1145/1278480.1278695", 6], ["System-on-Chip Power Management Considering Leakage Power Variations.", ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1278480.1278696", 6], ["Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation.", ["Mohammad Ali Ghodrat", "Kanishka Lahiri", "Anand Raghunathan"], "https://doi.org/10.1145/1278480.1278697", 4], ["A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages.", ["Hung-Yi Liu", "Wan-Ping Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/1278480.1278698", 4], ["Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation.", ["Shady Copty", "Itai Jaeger", "Yoav Katz", "Michael Vinov"], "https://doi.org/10.1145/1278480.1278700", 5], ["Automatic Verification of External Interrupt Behaviors for Microprocessor Design.", ["Fu-Ching Yang", "Wen-Kai Huang", "Ing-Jer Huang"], "https://doi.org/10.1145/1278480.1278701", 6], ["A Framework for the Validation of Processor Architecture Compliance.", ["Allon Adir", "Sigal Asaf", "Laurent Fournier", "Itai Jaeger", "Ofer Peled"], "https://doi.org/10.1145/1278480.1278702", 4], ["Functional Verification of SiCortex Multiprocessor System-on-a-Chip.", ["Oleg Petlin", "Wilson Snyder"], "https://doi.org/10.1145/1278480.1278703", 4], ["DDBDD: Delay-Driven BDD Synthesis for FPGAs.", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1278480.1278705", 6], ["FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs.", ["Amilcar do Carmo Lucas", "Sven Heithecker", "Rolf Ernst"], "https://doi.org/10.1145/1278480.1278706", 6], ["How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs.", ["Catherine L. Zhou", "Wai-Chung Tang", "Wing-Hang Lo", "Yu-Liang Wu"], "https://doi.org/10.1145/1278480.1278707", 6], ["Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits.", ["Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1278480.1278709", 6], ["Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.", ["Kunhyuk Kang", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1278480.1278710", 6], ["Parameterized Macromodeling for Analog System-Level Design Exploration.", ["Jian Wang", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1278480.1278711", 4], ["Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies.", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1145/1278480.1278712", 4], ["Integrated Droplet Routing in the Synthesis of Microfluidic Biochips.", ["Tao Xu", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1278480.1278714", 6], ["OPC-Free and Minimally Irregular IC Design Style.", ["Wojciech Maly", "Yi-Wei Lin", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278715", 4], ["Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits.", ["Nishant Patil", "Jie Deng", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/1278480.1278716", 4], ["Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment.", ["Dmitri Maslov", "Sean M. Falconer", "Michele Mosca"], "https://doi.org/10.1145/1278480.1278717", 4], ["Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver.", ["Tsung-Ching Huang", "Huai-Yuan Tseng", "Chen-Pang Kung", "Kwang-Ting Cheng"], "https://doi.org/10.1145/1278480.1278718", 4], ["Clock Period Minimization with Minimum Delay Insertion.", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1278480.1278720", 6], ["An Efficient Mechanism for Performance Optimization of Variable-Latency Designs.", ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1278480.1278721", 6], ["A Fully-Automated Desynchronization Flow for Synchronous Circuits.", ["Nikolaos Andrikos", "Luciano Lavagno", "Davide Pandini", "Christos P. Sotiriou"], "https://doi.org/10.1145/1278480.1278722", 4], ["Self-Resetting Latches for Asynchronous Micro-Pipelines.", ["Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1145/1278480.1278723", 4], ["IP Exchange: I'll Show You Mine if You Show Me Yours.", ["Lauren Sarno", "Ron Wilson", "Soo-Kwan Eo", "Laurent Lestringand", "John Goodenough", "Guri Stark", "Serge Leef", "Dave Witt"], "", 2]]