Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestSingleCycle_behav xil_defaultlib.TestSingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/RiscvSingleCyle.v" Line 1. Module RiscvSingleCyle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/DataPath.v" Line 1. Module DataPath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux3to1.v" Line 1. Module Mux3to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/InstMemory.v" Line 1. Module InstMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/ImmExtend.v" Line 1. Module ImmExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux2to1.v" Line 1. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/DataMem.v" Line 1. Module DataMem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux4to1.v" Line 1. Module Mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Controller.v" Line 24. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/RiscvSingleCyle.v" Line 1. Module RiscvSingleCyle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/DataPath.v" Line 1. Module DataPath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux3to1.v" Line 1. Module Mux3to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/InstMemory.v" Line 1. Module InstMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/ImmExtend.v" Line 1. Module ImmExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux2to1.v" Line 1. Module Mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/DataMem.v" Line 1. Module DataMem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Mux4to1.v" Line 1. Module Mux4to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hung/Desktop/vivaldoproject/lab1/RISC-V/RISC-V.srcs/sources_1/new/Controller.v" Line 24. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux3to1
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RiscvSingleCyle
Compiling module xil_defaultlib.TestSingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestSingleCycle_behav
