Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 6cdad5953e9146a0bd2ffc613407379d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port btn_right_en [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sim_1/new/TestBench.sv:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port piece [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sim_1/new/TestBench.sv:23]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port scoreRows [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sim_1/new/TestBench.sv:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PosCalc
Compiling module xil_defaultlib.GenerateBlock
Compiling module xil_defaultlib.TranslateToDisplay
Compiling module xil_defaultlib.RowChecker
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
