Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 13:52:01 2025
| Host         : DESKTOP-800PLQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7a100tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 code[2]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.373ns  (logic 5.592ns (45.195%)  route 6.781ns (54.805%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  code[2] (IN)
                         net (fo=0)                   0.000     0.000    code[2]
    U17                  IBUF (Prop_ibuf_I_O)         1.707     1.707 f  code_IBUF[2]_inst/O
                         net (fo=8, routed)           4.470     6.177    code_IBUF[2]
    SLICE_X85Y82         LUT6 (Prop_lut6_I2_O)        0.148     6.325 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.311     8.636    Y_OBUF[4]
    M4                   OBUF (Prop_obuf_I_O)         3.737    12.373 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.373    Y[4]
    M4                                                                r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code[2]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.337ns  (logic 5.603ns (45.417%)  route 6.734ns (54.583%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  code[2] (IN)
                         net (fo=0)                   0.000     0.000    code[2]
    U17                  IBUF (Prop_ibuf_I_O)         1.707     1.707 r  code_IBUF[2]_inst/O
                         net (fo=8, routed)           4.311     6.018    code_IBUF[2]
    SLICE_X84Y82         LUT6 (Prop_lut6_I2_O)        0.148     6.166 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.423     8.589    Y_OBUF[3]
    N4                   OBUF (Prop_obuf_I_O)         3.748    12.337 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.337    Y[3]
    N4                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.278ns  (logic 5.603ns (45.636%)  route 6.675ns (54.364%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  G1 (IN)
                         net (fo=0)                   0.000     0.000    G1
    V17                  IBUF (Prop_ibuf_I_O)         1.704     1.704 f  G1_IBUF_inst/O
                         net (fo=8, routed)           4.660     6.364    G1_IBUF
    SLICE_X85Y90         LUT6 (Prop_lut6_I5_O)        0.148     6.512 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.015     8.527    Y_OBUF[7]
    L3                   OBUF (Prop_obuf_I_O)         3.751    12.278 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.278    Y[7]
    L3                                                                r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.247ns  (logic 5.608ns (45.790%)  route 6.639ns (54.210%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  G1 (IN)
                         net (fo=0)                   0.000     0.000    G1
    V17                  IBUF (Prop_ibuf_I_O)         1.704     1.704 f  G1_IBUF_inst/O
                         net (fo=8, routed)           4.657     6.361    G1_IBUF
    SLICE_X85Y90         LUT6 (Prop_lut6_I5_O)        0.148     6.509 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.982     8.491    Y_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.756    12.247 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.247    Y[5]
    M3                                                                r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.902ns  (logic 5.607ns (47.112%)  route 6.295ns (52.888%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  G1 (IN)
                         net (fo=0)                   0.000     0.000    G1
    V17                  IBUF (Prop_ibuf_I_O)         1.704     1.704 f  G1_IBUF_inst/O
                         net (fo=8, routed)           4.012     5.716    G1_IBUF
    SLICE_X85Y82         LUT6 (Prop_lut6_I5_O)        0.148     5.864 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.283     8.147    Y_OBUF[2]
    P3                   OBUF (Prop_obuf_I_O)         3.755    11.902 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.902    Y[2]
    P3                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.829ns  (logic 5.609ns (47.417%)  route 6.220ns (52.583%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  G1 (IN)
                         net (fo=0)                   0.000     0.000    G1
    V17                  IBUF (Prop_ibuf_I_O)         1.704     1.704 f  G1_IBUF_inst/O
                         net (fo=8, routed)           4.102     5.806    G1_IBUF
    SLICE_X85Y82         LUT6 (Prop_lut6_I5_O)        0.148     5.954 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.118     8.072    Y_OBUF[1]
    P4                   OBUF (Prop_obuf_I_O)         3.757    11.829 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.829    Y[1]
    P4                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code[2]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 5.608ns (47.547%)  route 6.187ns (52.453%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  code[2] (IN)
                         net (fo=0)                   0.000     0.000    code[2]
    U17                  IBUF (Prop_ibuf_I_O)         1.707     1.707 f  code_IBUF[2]_inst/O
                         net (fo=8, routed)           4.343     6.050    code_IBUF[2]
    SLICE_X85Y89         LUT6 (Prop_lut6_I2_O)        0.148     6.198 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.844     8.042    Y_OBUF[6]
    L4                   OBUF (Prop_obuf_I_O)         3.753    11.795 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.795    Y[6]
    L4                                                                r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.753ns  (logic 5.631ns (47.916%)  route 6.121ns (52.084%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  G1 (IN)
                         net (fo=0)                   0.000     0.000    G1
    V17                  IBUF (Prop_ibuf_I_O)         1.704     1.704 f  G1_IBUF_inst/O
                         net (fo=8, routed)           4.102     5.806    G1_IBUF
    SLICE_X85Y82         LUT6 (Prop_lut6_I5_O)        0.148     5.954 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.019     7.973    Y_OBUF[0]
    R3                   OBUF (Prop_obuf_I_O)         3.779    11.753 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.753    Y[0]
    R3                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 code[1]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.410ns  (logic 1.852ns (41.989%)  route 2.558ns (58.011%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  code[1] (IN)
                         net (fo=0)                   0.000     0.000    code[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  code_IBUF[1]_inst/O
                         net (fo=8, routed)           1.931     2.286    code_IBUF[1]
    SLICE_X85Y90         LUT6 (Prop_lut6_I0_O)        0.062     2.348 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.627     2.975    Y_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         1.435     4.410 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.410    Y[5]
    M3                                                                r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G2B
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.431ns  (logic 1.858ns (41.933%)  route 2.573ns (58.067%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  G2B (IN)
                         net (fo=0)                   0.000     0.000    G2B
    P18                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  G2B_IBUF_inst/O
                         net (fo=8, routed)           1.917     2.255    G2B_IBUF
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.062     2.317 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.655     2.972    Y_OBUF[0]
    R3                   OBUF (Prop_obuf_I_O)         1.458     4.431 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.431    Y[0]
    R3                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G2B
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.492ns  (logic 1.836ns (40.874%)  route 2.656ns (59.126%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  G2B (IN)
                         net (fo=0)                   0.000     0.000    G2B
    P18                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  G2B_IBUF_inst/O
                         net (fo=8, routed)           1.916     2.254    G2B_IBUF
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.062     2.316 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.739     3.055    Y_OBUF[1]
    P4                   OBUF (Prop_obuf_I_O)         1.436     4.492 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.492    Y[1]
    P4                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code[0]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.497ns  (logic 1.839ns (40.905%)  route 2.657ns (59.095%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  code[0] (IN)
                         net (fo=0)                   0.000     0.000    code[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.346     0.346 r  code_IBUF[0]_inst/O
                         net (fo=8, routed)           2.103     2.448    code_IBUF[0]
    SLICE_X85Y89         LUT6 (Prop_lut6_I0_O)        0.062     2.510 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.555     3.065    Y_OBUF[6]
    L4                   OBUF (Prop_obuf_I_O)         1.432     4.497 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.497    Y[6]
    L4                                                                r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code[1]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.547ns  (logic 1.847ns (40.619%)  route 2.700ns (59.381%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  code[1] (IN)
                         net (fo=0)                   0.000     0.000    code[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.355     0.355 f  code_IBUF[1]_inst/O
                         net (fo=8, routed)           2.040     2.395    code_IBUF[1]
    SLICE_X85Y90         LUT6 (Prop_lut6_I0_O)        0.062     2.457 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.660     3.117    Y_OBUF[7]
    L3                   OBUF (Prop_obuf_I_O)         1.430     4.547 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.547    Y[7]
    L3                                                                r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G2A
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.580ns  (logic 1.832ns (40.004%)  route 2.748ns (59.996%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  G2A (IN)
                         net (fo=0)                   0.000     0.000    G2A
    R18                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  G2A_IBUF_inst/O
                         net (fo=8, routed)           1.900     2.254    G2A_IBUF
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.062     2.316 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.848     3.164    Y_OBUF[4]
    M4                   OBUF (Prop_obuf_I_O)         1.416     4.580 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.580    Y[4]
    M4                                                                r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G2B
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.614ns  (logic 1.827ns (39.593%)  route 2.787ns (60.407%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  G2B (IN)
                         net (fo=0)                   0.000     0.000    G2B
    P18                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  G2B_IBUF_inst/O
                         net (fo=8, routed)           1.898     2.236    G2B_IBUF
    SLICE_X84Y82         LUT6 (Prop_lut6_I3_O)        0.062     2.298 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.888     3.187    Y_OBUF[3]
    N4                   OBUF (Prop_obuf_I_O)         1.427     4.614 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.614    Y[3]
    N4                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G2B
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.677ns  (logic 1.834ns (39.210%)  route 2.843ns (60.790%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  G2B (IN)
                         net (fo=0)                   0.000     0.000    G2B
    P18                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  G2B_IBUF_inst/O
                         net (fo=8, routed)           2.038     2.376    G2B_IBUF
    SLICE_X85Y82         LUT6 (Prop_lut6_I3_O)        0.062     2.438 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.805     3.243    Y_OBUF[2]
    P3                   OBUF (Prop_obuf_I_O)         1.434     4.677 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.677    Y[2]
    P3                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





