  sysgen_dut : entity xil_defaultlib.subsystem 
  port map (
    gateway_in => gateway_in,
    gateway_in1 => gateway_in1,
    clk => clk,
    gateway_out => gateway_out,
    gateway_out1 => gateway_out1,
    gateway_out2 => gateway_out2,
    gateway_out3 => gateway_out3,
    gateway_out4 => gateway_out4,
    gateway_out5 => gateway_out5,
    gateway_out6 => gateway_out6,
    gateway_out7 => gateway_out7
  );
