---
title: "Ch∆∞∆°ng 1: T√¨m hi·ªÉu t·ªïng quan"
collection: teaching
type: "Student course"
permalink: /teaching/chapter-1-overview
venue: "SCDC HCMC"
date: 2023-02-02
location: "HCMC, Vietnam"
---


Quy tr√¨nh thi·∫øt k·∫ø vi m·∫°ch s·ªë

T√†i Li·ªáu  
========
* #### Slides
  
  * Gi·ªõi thi·ªáu m√¥n h·ªçc [doc üì•](https://link.uit.edu.vn/ic101-ch0)
  * Ch∆∞∆°ng 1. T√¨m hi·ªÉu t·ªïng quan [doc üì•](https://link.uit.edu.vn/ic101-ch1)

* #### Li√™n k·∫øt
  * [Website m√¥n h·ªçc: https://scdc-hcm.github.io/flow-automation.io ](https://scdc-hcm.github.io/flow-automation.io)


* #### T√†i li·ªáu Tham Kh·∫£o
  * A. Reis,‚Äé R. Drechsler. Advanced Logic Synthesis. Springer; 2017
  * R. Drechsler. Formal System Verification: State-of the-Art and Future Trends. Springer, 2017. 
  * C. Unsalan,‚Äé B. Tar. Digital System Design with FPGA: Implementation Using Verilog and VHDL. McGraw-Hill Education; 1 edition, 2017
  * J. Bhasker,¬†R. Chadha. Static Timing Analysis for Nanometer Designs: A Practical Approach. Springer; 2013
  * Seongbo Shim,¬†Youngsoo Shin. Physical Design and Mask Synthesis for Directed Self-Assembly Lithography. Springer. 2018
  * Thomas Dillinger. VLSI design Methodology Development. Prentice Hall, 2019.
  * Joseph S. Valacich,¬†Joey F. George ,¬†Jeff Hoffer. Essentials of Systems Analysis and Design. Pearson, 2015
  * Synopsys Tools User Guide

* #### C√¥ng c·ª•
  * VCS: vcs
  * DVE: dve
  * VERDI: verdi
  * SPYGLASS: spyglass
  * SYNTHESIS: dcnxt_shell
  * ICC2: icc2_shell
  * FORMALITY: fm_shell
  * PRIMETIME: pt_shell
  * ICV: icevwb
  * STARTRC: starrc_shell


![image](https://user-images.githubusercontent.com/7957412/217716544-ca115637-f325-46db-bb83-f3c56dd2ab15.png)

