#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Mar 30 11:02:54 2021
# Process ID: 244
# Current directory: D:/Verilog/ImageProcessing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3016 D:\Verilog\ImageProcessing\ImageProcessing.xpr
# Log file: D:/Verilog/ImageProcessing/vivado.log
# Journal file: D:/Verilog/ImageProcessing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/ImageProcessing/ImageProcessing.xpr
INFO: [Project 1-313] Project file moved from 'D:/Verilog/LennaTest/ImageProcessing' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Verilog/ImageProcessing/ImageProcessing.srcs/sources_1'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:Xilinx/vivado-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file D:/Verilog/ImageProcessing/ImageProcessing.srcs/sources_1/component.xml
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ip/outputBuffer/outputBuffer.xci' is no longer found in the project sources. Please remove the packaging file if necessary.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ip/outputBuffer/outputBuffer.xci' is no longer found in the project sources. Please remove the packaging file if necessary.
WARNING: [IP_Flow 19-4308] Project file 'D:/Verilog/ImageProcessing/ImageProcessing.srcs/sim_1/new/tb.v' is not found in the component files. Please add the packaging file if necessary.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sim_1/new/tb.v' is no longer found in the project sources. Please remove the packaging file if necessary.
ipx::merge_project_changes files [ipx::current_core]
close_project
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Verilog/ImageProcessing/ImageProcessing.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 11:05:52 2021...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 839.348 ; gain = 0.000
create_project imageProcessingSystem D:/Verilog/imageProcessingSystem -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.1/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property  ip_repo_paths  D:/Xilinx/vivado-library-master [current_project]
set_property  ip_repo_paths  D:/Verilog/ip_repo/ImageProcessing [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Verilog/ip_repo/ImageProcessing'.
create_bd_design "ImageProcessingSystem"
Wrote  : <D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/ImageProcessingSystem.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:imageProcess:1.0 imageProcess_0
endgroup
set_property location {2.5 844 -154} [get_bd_cells imageProcess_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {2 599 -481} [get_bd_cells axi_dma_0]
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {23} CONFIG.c_m_axis_mm2s_tdata_width {8} CONFIG.c_include_mm2s_dre {1} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s2mm_burst_size {256} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins imageProcess_0/s_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property location {4.5 1230 356} [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {4}] [get_bd_cells axis_dwidth_converter_0]
set_property location {4 1230 396} [get_bd_cells axis_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins imageProcess_0/m_axis] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins imageProcess_0/axi_clk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins imageProcess_0/axi_reset_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
</processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </axi_dma_0/Data_MM2S> at <0xFC000000 [ 16M ]>
</processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into </axi_dma_0/Data_MM2S> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </axi_dma_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_MM2S>
</processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </axi_dma_0/Data_MM2S> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </axi_dma_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_MM2S>
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 914 369} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins imageProcess_0/o_intr] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
save_bd_design
Wrote  : <D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/ImageProcessingSystem.bd> 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_ACP" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
</processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </axi_dma_0/Data_S2MM> at <0xFC000000 [ 16M ]>
</processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into </axi_dma_0/Data_S2MM> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </axi_dma_0/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_S2MM>
</processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </axi_dma_0/Data_S2MM> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </axi_dma_0/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_S2MM>
validate_bd_design
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_IOP> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is excluded from all addressable master spaces.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/axi_dma_0/s_axis_s2mm_tlast

validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1129.770 ; gain = 0.000
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S }]
true
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {imageProcess_0_m_axis }]
true
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {imageProcess_0_o_intr }]
true
make_wrapper -files [get_files D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/ImageProcessingSystem.bd] -top
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_IOP> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is excluded from all addressable master spaces.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/axi_dma_0/s_axis_s2mm_tlast

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hdl/ImageProcessingSystem.v
Verilog Output written to : D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hdl/ImageProcessingSystem_wrapper.v
Wrote  : <D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/ImageProcessingSystem.bd> 
add_files -norecurse D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hdl/ImageProcessingSystem_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'ImageProcessingSystem.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_IOP> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/axi_dma_0/s_axis_s2mm_tlast

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hdl/ImageProcessingSystem.v
Verilog Output written to : D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hdl/ImageProcessingSystem_wrapper.v
Wrote  : <D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/ImageProcessingSystem.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] ImageProcessingSystem_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block imageProcess_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hw_handoff/ImageProcessingSystem.hwh
Generated Block Design Tcl file D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hw_handoff/ImageProcessingSystem_bd.tcl
Generated Hardware Definition File D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hdl/ImageProcessingSystem.hwdef
[Tue Mar 30 11:32:57 2021] Launched synth_1...
Run output will be captured here: D:/Verilog/imageProcessingSystem/imageProcessingSystem.runs/synth_1/runme.log
[Tue Mar 30 11:32:57 2021] Launched impl_1...
Run output will be captured here: D:/Verilog/imageProcessingSystem/imageProcessingSystem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1232.938 ; gain = 49.805
