#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 17 10:38:26 2023
# Process ID: 19340
# Current directory: C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20012 C:\Users\DELL\Documents\Vivado projects\lab14_SequenceDetector\lab14_SequenceDetector.xpr
# Log file: C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/vivado.log
# Journal file: C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 777.988 ; gain = 147.660
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 816.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 816.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mealy_behav -key {Behavioral:sim_1:Functional:tb_mealy} -tclbatch {tb_mealy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mealy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 52
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 830.195 ; gain = 13.770
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mealy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 830.195 ; gain = 13.770
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 17 10:45:02 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 830.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 830.828 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 52
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 830.828 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 52
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 841.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port count [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 844.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port count [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mealy_behav -key {Behavioral:sim_1:Functional:tb_mealy} -tclbatch {tb_mealy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mealy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mealy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 850.430 ; gain = 3.449
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.465 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.465 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.465 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 854.465 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 855.332 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 855.332 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 855.938 ; gain = 0.180
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 856.418 ; gain = 0.273
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 856.594 ; gain = 0.055
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 859.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 859.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 859.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 859.543 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 860.328 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 860.328 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 864.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 864.582 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 864.582 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 864.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 864.582 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 864.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 864.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 864.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 866.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MooreMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceDetectorMealy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SequenceDetectorMealy
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mealy_behav -key {Behavioral:sim_1:Functional:tb_mealy} -tclbatch {tb_mealy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mealy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mealy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 866.414 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 866.578 ; gain = 0.035
close [ open {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v}}
update_compile_order -fileset sim_1
set_property top traffic_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 17 16:55:21 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 873.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_tb_behav -key {Behavioral:sim_1:Functional:traffic_tb} -tclbatch {traffic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source traffic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 880.484 ; gain = 7.301
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 882.090 ; gain = 0.043
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 882.344 ; gain = 0.184
current_sim simulation_3
set_property top tb_mealy [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:75]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mealy_behav -key {Behavioral:sim_1:Functional:tb_mealy} -tclbatch {tb_mealy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mealy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mealy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 884.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:78]
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 884.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:78]
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mealy_behav -key {Behavioral:sim_1:Functional:tb_mealy} -tclbatch {tb_mealy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mealy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mealy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 884.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:78]
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 885.602 ; gain = 0.465
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:78]
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 885.848 ; gain = 0.191
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 886.383 ; gain = 0.410
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:78]
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 886.383 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 886.785 ; gain = 0.402
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:78]
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.086 ; gain = 0.168
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v}}]
update_compile_order -fileset sim_1
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_tb_behav -key {Behavioral:sim_1:Functional:traffic_tb} -tclbatch {traffic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source traffic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 892.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 892.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 892.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 892.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 892.074 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TrafficControl
WARNING: [VRFC 10-1315] redeclaration of ansi port St1 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port St2 is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/TrafficControl.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TrafficControl
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/traffic_tb.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 892.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.645 ; gain = 0.000
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1011.645 ; gain = 0.000
create_project lab15_PROM_FSM {C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM} -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1011.645 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FourOnes.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FourOnes.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fourOne' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fourOne_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FourOnes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourOnes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fourOne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 409e8ab78a664ece9f01f4edc87305b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fourOne_behav xil_defaultlib.tb_fourOne xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourOnes
Compiling module xil_defaultlib.tb_fourOne
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fourOne_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 12:49:58 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fourOne_behav -key {Behavioral:sim_1:Functional:tb_fourOne} -tclbatch {tb_fourOne.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fourOne.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fourOne_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1011.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fourOne' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fourOne_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FourOnes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourOnes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fourOne
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 409e8ab78a664ece9f01f4edc87305b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fourOne_behav xil_defaultlib.tb_fourOne xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourOnes
Compiling module xil_defaultlib.tb_fourOne
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fourOne_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 55 ns : File "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fourOne' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fourOne_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FourOnes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourOnes
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FourOnes.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fourOne
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 409e8ab78a664ece9f01f4edc87305b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fourOne_behav xil_defaultlib.tb_fourOne xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourOnes
Compiling module xil_defaultlib.tb_fourOne
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fourOne_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fourOne_behav -key {Behavioral:sim_1:Functional:tb_fourOne} -tclbatch {tb_fourOne.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fourOne.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fourOne_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.645 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fourOne' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fourOne_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FourOnes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourOnes
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FourOnes.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fourOne
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 409e8ab78a664ece9f01f4edc87305b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fourOne_behav xil_defaultlib.tb_fourOne xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourOnes
Compiling module xil_defaultlib.tb_fourOne
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fourOne_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 65 ns : File "C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sim_1/new/tb_fourOne.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.645 ; gain = 0.000
close [ open {C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FIFO.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab15_PROM_FSM/lab15_PROM_FSM.srcs/sources_1/new/FIFO.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project Lab16_ASMMultiplier {C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.664 ; gain = 0.000
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.664 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb_3bitMul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3bitMul_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 17:56:44 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.398 ; gain = 2.734
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.754 ; gain = 0.277
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.758 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.758 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1015.945 ; gain = 0.188
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.590 ; gain = 0.426
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.625 ; gain = 0.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.023 ; gain = 0.324
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.539 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1020.539 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port accum is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.340 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project device 'xc7vx485tffg1157-1' does not match with the device on the 'DIGILENTINC.COM:NEXYS-A7-50T:PART0:1.3' board part. A device change to match the device on 'DIGILENTINC.COM:NEXYS-A7-50T:PART0:1.3' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Project 1-152] Project part set to artix7 (xc7a50ticsg324-1l)
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
update_ip_catalog
update_ip_catalog
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.578 ; gain = 1.422
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb_3bitMul
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb_3bitMul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3bitMul_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1075.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb_3bitMul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3bitMul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1075.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3bitMul
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3bitMul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3bitMul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_3bitMul_behav xil_defaultlib.tb_3bitMul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3bitMul_behav -key {Behavioral:sim_1:Functional:tb_3bitMul} -tclbatch {tb_3bitMul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_3bitMul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3bitMul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.871 ; gain = 0.031
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v}}
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/tb_3bitMul.v}}]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 18:59:33 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ttttt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ttttt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1086.469 ; gain = 7.879
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1087.043 ; gain = 0.383
current_sim simulation_18
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port temp2 is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ttttt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ttttt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port accum is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ttttt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ttttt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port accum is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ttttt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ttttt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port accum is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port done [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ttttt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ttttt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1087.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port accum is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ttttt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ttttt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port accum is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1087.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port accum is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ttttt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ttttt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1087.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.098 ; gain = 0.000
add_bp {C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v} 48
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sim_1/new/ttttt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ttttt
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.ttttt
Compiling module xil_defaultlib.glbl
Built simulation snapshot ttttt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/DELL/Documents/Vivado' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1087.098 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/DELL/Documents/Vivado' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ttttt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ttttt_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c2139a17288b484d99c18e673be4411c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ttttt_behav xil_defaultlib.ttttt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ttttt_behav -key {Behavioral:sim_1:Functional:ttttt} -tclbatch {ttttt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/DELL/Documents/Vivado' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
create_project Lab16_ASM_Multiplier {C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier} -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1098.141 ; gain = 4.574
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 20:02:16 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.586 ; gain = 4.445
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1104.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.949 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThreeBitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ThreeBitMultiplier
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.949 ; gain = 0.000
add_files -fileset constrs_1 -norecurse {{E:/NUST Semester Docs/Summer 2023/Murabbi internship/digilent-xdc-master/Nexys-A7-50T-Master.xdc}}
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/ThreeBitMul.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/ThreeBitMul.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASMMultiplier/Lab16_ASMMultiplier.srcs/sources_1/new/ThreeBitMultiplier.v}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourBitMul
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 81
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.559 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.559 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 81
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.559 ; gain = 0.000
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/ThreeBitMul.v}}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.559 ; gain = 0.000
current_sim simulation_28
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitMul
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitMul
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.559 ; gain = 0.000
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_4_behav xil_defaultlib.tb_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourBitMul
Compiling module xil_defaultlib.tb_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 23:23:23 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4_behav -key {Behavioral:sim_1:Functional:tb_4} -tclbatch {tb_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1113.098 ; gain = 2.539
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitMul
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_4_behav xil_defaultlib.tb_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourBitMul
Compiling module xil_defaultlib.tb_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sources_1/new/FourBitMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d01cf604e23c49539ec6498c9ccc1c54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_4_behav xil_defaultlib.tb_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourBitMul
Compiling module xil_defaultlib.tb_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4_behav -key {Behavioral:sim_1:Functional:tb_4} -tclbatch {tb_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab16_ASM_Multiplier/Lab16_ASM_Multiplier.srcs/sim_1/new/tb_4.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1114.324 ; gain = 0.746
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1231.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1231.223 ; gain = 0.000
create_project Lab17_CounterBasedLogic {C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic} -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1231.223 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCountCond.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCountCond.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCountCond.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCountCond.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1284.855 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LoadableCounter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 19 18:46:56 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1284.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_1:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 170 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LoadableCounter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 170 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LoadableCounter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 170 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LoadableCounter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_1:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 190 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LoadableCounter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 190 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LoadableCounter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 190 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LoadableCounter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 190 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadableCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f53d2c35b2d5474495c28e3a8bcc3271 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LoadableCounter
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 190 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sim_1/new/tb_counter.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_project
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 1284.855 ; gain = 0.000
create_project Lab1819_NestedSubroutine {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine} -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1284.855 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v}}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v}}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v}}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
WARNING: [VRFC 10-1315] redeclaration of ansi port instruction is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 20 15:36:25 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.855 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.855 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 38
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v:55]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v:55]
ERROR: [VRFC 10-2787] module AddressMUX ignored due to previous errors [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:29]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 40
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 220 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1284.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.855 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v}}
update_compile_order -fileset sim_1
set_property top tb_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 20 21:07:36 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_1:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.691 ; gain = 7.836
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v" Line 42
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v" Line 42
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.691 ; gain = 0.000
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_counter.v}}]
update_compile_order -fileset sim_1
current_sim simulation_49
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port retAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port count [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 210 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 30 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 30 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.691 ; gain = 0.000
current_sim simulation_50
close_sim
INFO: [Simtcl 6-16] Simulation closed
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 50 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 30 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 30 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.691 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 50 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.691 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:30]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 30 ns  Iteration: 10000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:31]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 30 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:31]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:31]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Nested_behav -key {Behavioral:sim_1:Functional:tb_Nested} -tclbatch {tb_Nested.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Nested.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Nested_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:31]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 30 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Nested' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Nested_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/AddressMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/CondMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CondMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/NextAddressLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextAddressLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/SubroutineStack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubroutineStack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPointer
WARNING: [VRFC 10-1315] redeclaration of ansi port top is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
WARNING: [VRFC 10-143] top was previously declared with a range [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopPointer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Nested
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63eebba90cd74ee883e5db2b14bab942 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Nested_behav xil_defaultlib.tb_Nested xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sim_1/new/tb_Nested.v:31]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port PC [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port returnAdd [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/TopModule.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.NextAddressLogic
Compiling module xil_defaultlib.CondMUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SubroutineStack
Compiling module xil_defaultlib.TopPointer
Compiling module xil_defaultlib.AddressMUX
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_Nested
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Nested_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.691 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 30 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1292.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.691 ; gain = 0.000
create_project Lab20_LoopingHardware {C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware} -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1292.691 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/ROM.v}}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCountCond.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v}}
update_compile_order -fileset sim_1
import_files {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCountCond.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/imports/new/LoadableCountCond.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/imports/new/LoadableCountCond.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/Lab17_CounterBasedLogic/Lab17_CounterBasedLogic.srcs/sources_1/new/LoadableCounter.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 21 11:55:53 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1295.453 ; gain = 2.762
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 42
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.988 ; gain = 0.535
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 42
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1296.703 ; gain = 0.270
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 42
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1297.156 ; gain = 0.426
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.234 ; gain = 0.723
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:35]
ERROR: [VRFC 10-29] TopTop expects 7 arguments [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.930 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1299.363 ; gain = 0.434
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1299.684 ; gain = 0.273
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
ERROR: [VRFC 10-29] TopTop expects 8 arguments [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1301.219 ; gain = 0.895
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.035 ; gain = 0.449
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.062 ; gain = 0.027
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.328 ; gain = 0.191
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.859 ; gain = 0.195
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 410 ns : File "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.109 ; gain = 0.191
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
WARNING: [VRFC 10-1315] redeclaration of ansi port ProgramCounter is not allowed [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 85 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.320 ; gain = 0.141
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1304.551 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1304.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 85 ns  Iteration: 10000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.133 ; gain = 0.582
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1305.133 ; gain = 0.582
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 85 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1305.410 ; gain = 0.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 85 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.746 ; gain = 0.000
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.746 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Loop_end_addr_reg is not permitted [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1306.746 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMLoop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c5454ccd71574c059e4983ab428e458b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port instruction [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sim_1/new/testbench.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROMLoop
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.loop
Compiling module xil_defaultlib.TopTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 85 ns  Iteration: 10000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1306.859 ; gain = 0.113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1306.859 ; gain = 0.113
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: TopTop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.547 ; gain = 108.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopTop' [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROMLoop' [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ROMLoop' (1#1) [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/ROMLoop.v:4]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/DELL/Documents/Vivado projects/Lab1819_NestedSubroutine/Lab1819_NestedSubroutine.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6157] synthesizing module 'loop' [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'loop' (3#1) [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/loop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopTop' (4#1) [C:/Users/DELL/Documents/Vivado projects/Lab20_LoopingHardware/Lab20_LoopingHardware.srcs/sources_1/new/TopTop.v:23]
WARNING: [Synth 8-3331] design loop has unconnected port instruction[3]
WARNING: [Synth 8-3331] design loop has unconnected port instruction[2]
WARNING: [Synth 8-3331] design loop has unconnected port instruction[1]
WARNING: [Synth 8-3331] design loop has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1469.383 ; gain = 160.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1469.383 ; gain = 160.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1469.383 ; gain = 160.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:03:04 . Memory (MB): peak = 1760.594 ; gain = 452.199
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:03:08 . Memory (MB): peak = 1760.594 ; gain = 453.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.539 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:59:36 2023...
