set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {cec-x.vo cec-x_v.sdo}}
	{{"Fast Model"} {cec-x_fast.vo cec-x_v_fast.sdo}}
}
