#-----------------------------------------------------------
# Vivado v2014.1
# SW Build 881834 on Fri Apr  4 14:09:24 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Tue May 20 10:21:33 2014
# Process ID: 6128
# Log file: C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.vdi
# Journal file: C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source leon3mp.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.1/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.1/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp' for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp' for cell 'io0/inst_ADC_TOP/ILA_ADC'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_2_synth_1/ila_2.dcp' for cell 'selector/your_instance_name'
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC/U0'
Finished Parsing XDC File [c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC/U0'
Parsing XDC File [c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_1_0/constraints/ila.xdc] for cell 'io0/inst_ADC_TOP/ILA_ADC'
Finished Parsing XDC File [c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_1_0/constraints/ila.xdc] for cell 'io0/inst_ADC_TOP/ILA_ADC'
Parsing XDC File [c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_2/constraints/ila.xdc] for cell 'selector/your_instance_name'
Finished Parsing XDC File [c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_2/constraints/ila.xdc] for cell 'selector/your_instance_name'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_2_synth_1/ila_2.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 243 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 204 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

link_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 448.121 ; gain = 242.727
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 448.121 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:labtools_xsdb_master_lib:3.0 for dbg_hub_CV.
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 745.457 ; gain = 282.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 745.457 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 183b5226b

Time (s): cpu = 00:00:35 ; elapsed = 00:03:50 . Memory (MB): peak = 745.457 ; gain = 297.336

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 146172bb0

Time (s): cpu = 00:00:38 ; elapsed = 00:03:53 . Memory (MB): peak = 746.496 ; gain = 298.375

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 10 inverter(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 678 cells.
Phase 3 Constant Propagation | Checksum: 2357b7fb0

Time (s): cpu = 00:00:43 ; elapsed = 00:03:58 . Memory (MB): peak = 746.496 ; gain = 298.375

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2462 unconnected nets.
INFO: [Opt 31-11] Eliminated 117 unconnected cells.
Phase 4 Sweep | Checksum: 236ff027d

Time (s): cpu = 00:00:47 ; elapsed = 00:04:01 . Memory (MB): peak = 746.496 ; gain = 298.375
Ending Logic Optimization Task | Checksum: 236ff027d

Time (s): cpu = 00:00:00 ; elapsed = 00:04:02 . Memory (MB): peak = 746.496 ; gain = 298.375
Implement Debug Cores | Checksum: 183b5226b
Logic Optimization | Checksum: 151bea58d

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 236ff027d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 749.844 ; gain = 3.348
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 60 BRAM(s) out of a total of 86 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 78 newly gated: 0 Total Ports: 172
Number of Flops added for Enable Generation: 1

Ending Power Optimization Task | Checksum: 138eaa6d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:51 . Memory (MB): peak = 963.992 ; gain = 217.496
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:38 ; elapsed = 00:04:55 . Memory (MB): peak = 963.992 ; gain = 515.871
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.898 . Memory (MB): peak = 963.992 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 963.992 ; gain = 0.000
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Begin power_opt_design optimizations | Netlist Checksum: 62c789cf
INFO: [Power 33-23] Creating Default Power Bel for instance spimc.STARTUPE2_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-50] Optimizing power for module leon3mp ...

Starting PowerOpt TimerUpdates Task
Ending PowerOpt TimerUpdates Task | Checksum: 1113ec49c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 963.992 ; gain = 0.000
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
PSMgr Creation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 963.992 ; gain = 0.000
Detect combinational loops Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 963.992 ; gain = 0.000
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13] does not fanout to any other flop but itself
INFO: [Common 17-14] Message 'Pwropt 34-54' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Found 1154 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 963.992 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1007.199 ; gain = 43.207
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 421 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 55 nets in BRAM adress flops in bus-based analysis.
ODC: Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1073.344 ; gain = 65.328
Power optimization passes: Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1073.344 ; gain = 109.352

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.344 ; gain = 0.000

INFO: [Pwropt 34-26] Patching clock gating enable signals for design leon3mp ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 86 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 1 accepted clusters 0
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1226 accepted clusters 241
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.

Number of Slice Registers augmented: 24 newly gated: 1650 Total: 15824
Number of SRLs augmented: 0  newly gated: 0 Total: 545
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 172
Number of Flops added for Enable Generation: 0

Flops dropped: 278/1952 RAMS dropped: 0/0 Clusters dropped: 21/241 Enables dropped: 0
Patching clock gating enables finished successfully.
Patcher: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1073.344 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power_opt_design optimizations | Netlist Checksum: dd1f6668
Power optimization: Time (s): cpu = 00:03:01 ; elapsed = 00:02:54 . Memory (MB): peak = 1073.344 ; gain = 109.352
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 69 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1894bda01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 2 Remap
INFO: [Opt 31-9] Eliminated 99 cells and 157 terminals.
Phase 2 Remap | Checksum: 1c1e8630b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1073.344 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c1e8630b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.344 ; gain = 0.000
Logic Optimization | Checksum: 1ec80347e
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:03:16 ; elapsed = 00:03:09 . Memory (MB): peak = 1073.344 ; gain = 109.352
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.930 . Memory (MB): peak = 1073.344 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.344 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 18 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 7ed13168

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 7ed13168

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 7ed13168

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: a802d75f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: a802d75f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 7c704080

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus jb are not locked:  'jb[7]'  'jb[6]'  'jb[5]'  'jb[4]'  'jb[3]' 
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 7c704080

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1073.344 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 7c704080

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b84cc3e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 15b90d967

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 156641fb4

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 156641fb4

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 156641fb4

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 156641fb4

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 156641fb4

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 156641fb4

Time (s): cpu = 00:01:27 ; elapsed = 00:00:57 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18e2b5e29

Time (s): cpu = 00:03:21 ; elapsed = 00:02:17 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e2b5e29

Time (s): cpu = 00:03:21 ; elapsed = 00:02:17 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14df030a5

Time (s): cpu = 00:03:41 ; elapsed = 00:02:30 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 114639b7e

Time (s): cpu = 00:03:42 ; elapsed = 00:02:31 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 10d7246e0

Time (s): cpu = 00:03:52 ; elapsed = 00:02:37 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1c7c3444f

Time (s): cpu = 00:04:18 ; elapsed = 00:03:05 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c7c3444f

Time (s): cpu = 00:04:21 ; elapsed = 00:03:08 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c7c3444f

Time (s): cpu = 00:04:22 ; elapsed = 00:03:08 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 2067d96b8

Time (s): cpu = 00:04:22 ; elapsed = 00:03:08 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 2345e5801

Time (s): cpu = 00:06:34 ; elapsed = 00:05:14 . Memory (MB): peak = 1073.344 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.712. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 2345e5801

Time (s): cpu = 00:06:34 ; elapsed = 00:05:14 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 2345e5801

Time (s): cpu = 00:06:34 ; elapsed = 00:05:14 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2345e5801

Time (s): cpu = 00:06:34 ; elapsed = 00:05:14 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 2345e5801

Time (s): cpu = 00:06:35 ; elapsed = 00:05:14 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 2345e5801

Time (s): cpu = 00:06:37 ; elapsed = 00:05:16 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 15f7ebf8f

Time (s): cpu = 00:06:37 ; elapsed = 00:05:16 . Memory (MB): peak = 1073.344 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15f7ebf8f

Time (s): cpu = 00:06:38 ; elapsed = 00:05:16 . Memory (MB): peak = 1073.344 ; gain = 0.000
Ending Placer Task | Checksum: dea59575

Time (s): cpu = 00:00:00 ; elapsed = 00:05:16 . Memory (MB): peak = 1073.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:44 ; elapsed = 00:05:21 . Memory (MB): peak = 1073.344 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.344 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1073.344 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.344 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.344 ; gain = 0.000
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Begin power_opt_design optimizations | Netlist Checksum: 6806dc74
WARNING: [Pwropt 34-142] power_opt_design has already been performed within this design hierarchy. Skipping.
End power_opt_design optimizations | Netlist Checksum: 6806dc74
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1073.344 ; gain = 0.000
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.344 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1073.344 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 174d0baec

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1073.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1073.344 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.712 | TNS=-230.184 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 16 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O78. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O81. Replicated 6 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1116. Replicated 2 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O79 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/A[15]. Net driver io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1_i_1_3 was replaced.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_600 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0. Replicated 14 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__2. Replicated 2 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]. Replicated 6 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1114 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O80 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/O2. Net driver io0/inst_ADC_TOP/isnt_filter/g0_b0_i_5 was replaced.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_19 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_22. Replicated 2 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 7 nets. Created 33 new instances.

INFO: [Physopt 32-76] Pass 2. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O78. Replicated 2 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/A[15]. Net driver io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1_i_1_3 was replaced.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_repN. Net driver io0/inst_ADC_TOP/isnt_filter/i_reg[0]_replica was replaced.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1116. Net driver io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1116 was replaced.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_5. Net driver io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__0_replica_5 was replaced.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_11. Net driver io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__0_replica_11 was replaced.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_19. Replicated 3 times.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/O3. Net driver io0/inst_ADC_TOP/isnt_filter/g0_b0_i_4 was replaced.
INFO: [Physopt 32-29] End Pass 2. Optimized 2 nets. Created 5 new instances.

INFO: [Physopt 32-76] Pass 3. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O79. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_600. Replicated 3 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/A[15]. Net driver io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1_i_1_3 was replaced.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O78. Replicated 4 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1114. Replicated 2 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_repN_4. Replicated 1 times.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1116. Net driver io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1116 was replaced.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O80 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 3. Optimized 7 nets. Created 14 new instances.

INFO: [Physopt 32-76] Pass 4. Identified 14 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__2. Replicated 4 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O79 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/A[15]. Net driver io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1_i_1_3 was replaced.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_repN. Net driver io0/inst_ADC_TOP/isnt_filter/i_reg[0]_replica was replaced.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_600 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O78 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0. Replicated 2 times.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_5. Net driver io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__0_replica_5 was replaced.
INFO: [Physopt 32-601] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_11. Net driver io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__0_replica_11 was replaced.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/O3. Replicated 7 times.
INFO: [Physopt 32-29] End Pass 4. Optimized 4 nets. Created 14 new instances.

Phase 2 Fanout Optimization | Checksum: 2086abf7b

Time (s): cpu = 00:01:52 ; elapsed = 00:01:32 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[4].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_11_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[2]_131[4].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[2][4]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1106.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1106
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_340.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_340
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_7.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_7
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[61]_i_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[61]_i_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[4].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_11_2
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[14].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_1_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[62]_191[14].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[62][14]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_175.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_175
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_442.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_442
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[14].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_1_2
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/O79.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/g0_b0_i_2
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[15].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1_i_1_3
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/O81_repN.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep_replica
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_38.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_38
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[15]_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1_i_1_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1116_repN.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1116_replica
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__2_repN_5.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__2_replica_5
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[1].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_14_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_376.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_376
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[1]_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_14_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[5].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_10_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[89]_218[5].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[89][5]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1007.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1007
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_315.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_315
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[5]_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_10_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[11].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_4_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[5]_134[11].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[5][11]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_228.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_228
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_657.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_657
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[11].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_4_2
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_37.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_37
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_377.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_377
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[42]_171[25].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[42][25]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_42.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_42
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_93.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_93
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[15].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1_i_1_2
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[14]_143[14].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[14][14]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_181.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_181
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_466.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_466
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_repN.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/i_reg[0]_replica
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[9].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_6_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[23]_152[9].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[23][9]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_258.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_258
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_776.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_776
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_105.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_105
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_45.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_45
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[9].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_6_2
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_8.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_8
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_602
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_600_repN_3.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_600_replica_3
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_222.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_222
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_259.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_259
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_140[14].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[11][14]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_468.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_468
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[54]_183[14].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[54][14]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_174.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_174
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_438.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_438
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_467.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_467
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[22]_151[28].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[22][28]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_187[14].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[58][14]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_444.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_444
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_43.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_43
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_95.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_95
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_7.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_7
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[13].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_2_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[98]_227[13].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[98][13]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_184.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_184
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_480.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_480
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[13]_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_2_1
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[122]_251[13].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[122][13]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_183.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_183
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_476.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_476
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_221[26].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[92][26]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_36.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_36
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_68.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1_i_68
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[0].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_15_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[22]_151[0].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[22][0]
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1354.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1354
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_402.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_402
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[0].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_15_2
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1114_repN.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1114_replica
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_386.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_386
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[1].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_14_2
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[118]_247[14].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[118][14]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_166.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_166
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_406.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_406
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[14]_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_1_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/A[6].  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_9_3
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[68]_197[6].  Re-placed instance io0/inst_ADC_TOP/isnt_filter/x_array_reg[68][6]
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_215.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_215
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_300.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_300
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_945.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_945
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[11]_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_4_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[6]_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_9_1
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_4.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_4
INFO: [Physopt 32-662] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_1.  Did not re-place instance io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica_1
INFO: [Physopt 32-661] Optimized 35 nets.  Re-placed 35 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-218.722 |
Phase 3 Placement Based Optimization | Checksum: 17623de6a

Time (s): cpu = 00:02:42 ; elapsed = 00:02:13 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Phase 4 Rewire | Checksum: 17623de6a

Time (s): cpu = 00:02:42 ; elapsed = 00:02:13 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__2_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[86]_215[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[96]_225[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[70]_199[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[40]_169[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[52]_181[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[14]_143[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[32]_161[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_187[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[32]_161[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[20]_149[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[66]_195[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[88]_217[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[36]_165[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[6]_135[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_235[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[16]_145[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[122]_251[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[104]_233[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[96]_225[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[21]_150[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_159[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[24]_153[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[32]_161[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[80]_209[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[98]_227[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_219[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_159[9]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/A[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[33]_162[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_205[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[112]_241[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[106]_235[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_221[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[100]_229[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[50]_179[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_185[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_157[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[41]_170[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_155[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/x_array_reg[82]_211[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[124]_253[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_219[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[18]_147[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[24]_153[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[96]_225[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O78_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[22]_151[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net io0/inst_ADC_TOP/isnt_filter/O78_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_160[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[114]_243[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_157[22]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 47 nets. Created 47 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-218.722 |
Phase 5 Critical Cell Optimization | Checksum: 18272bb95

Time (s): cpu = 00:03:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 18272bb95

Time (s): cpu = 00:03:58 ; elapsed = 00:03:22 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 18272bb95

Time (s): cpu = 00:03:58 ; elapsed = 00:03:22 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: 18272bb95

Time (s): cpu = 00:03:58 ; elapsed = 00:03:22 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/O79.  Swapped 13 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_26.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1114.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1116_repN.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1.  Swapped 13 critical pin.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__2_repN_1.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1172.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_141.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1136.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_136.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[19]_148[4].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[39]_168[28].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1098.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_132.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_600_repN.  Swapped 4 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_99.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_repN.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_52.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[47]_176[20].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_719.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[97]_226[8].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_803.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/O80.  Swapped 11 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_1.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1217.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_30.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_25.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_77.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__2_repN_8.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1164.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_140.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_82.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_425.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_203[14].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_436.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0.  Swapped 7 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1281.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_74.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_446.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[88]_217[13].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_56.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[116]_245[3].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_134.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/x_array_reg[42]_171[3].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1160.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_139.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net io0/inst_ADC_TOP/isnt_filter/O81_repN_1.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_73.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__2_repN.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_137.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1019.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_600.  Swapped 7 critical pin.
INFO: [Physopt 32-613] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_124.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 50 nets.  Swapped 103 pins.
Phase 9 Critical Pin Optimization | Checksum: 18272bb95

Time (s): cpu = 00:04:12 ; elapsed = 00:03:35 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net rst0/p_0_in_0. Replicated 16 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 16 new instances.

Phase 10 Very High Fanout Optimization | Checksum: fd686fce

Time (s): cpu = 00:04:59 ; elapsed = 00:04:18 . Memory (MB): peak = 1073.344 ; gain = 0.000

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: fd686fce

Time (s): cpu = 00:04:59 ; elapsed = 00:04:18 . Memory (MB): peak = 1073.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1073.344 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.498 | TNS=-217.274 |
Ending Physical Synthesis Task | Checksum: 110878d95

Time (s): cpu = 00:00:00 ; elapsed = 00:04:19 . Memory (MB): peak = 1073.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
486 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:26 ; elapsed = 00:04:35 . Memory (MB): peak = 1073.344 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.344 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1073.344 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 67316f1f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1096.488 ; gain = 23.145

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 67316f1f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 1099.527 ; gain = 26.184
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 7f41d954

Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 1138.656 ; gain = 65.313
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.31  | TNS=-205   | WHS=-0.323 | THS=-221   |

Phase 2 Router Initialization | Checksum: 7f41d954

Time (s): cpu = 00:02:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1138.656 ; gain = 65.313

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f3ab94b6

Time (s): cpu = 00:02:17 ; elapsed = 00:01:34 . Memory (MB): peak = 1138.656 ; gain = 65.313

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4848
 Number of Nodes with overlaps = 941
 Number of Nodes with overlaps = 478
 Number of Nodes with overlaps = 186
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X36Y83/IMUX_L26
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1187
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1188
2. INT_R_X33Y96/IMUX29
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_998
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_999
3. INT_R_X33Y99/IMUX30
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_9
	io0/inst_ADC_TOP/isnt_filter/x_array_reg[109]_238[5]
4. INT_L_X30Y82/IMUX_L32
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1262
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1264
5. INT_R_X33Y94/NN2BEG2
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602
	io0/inst_ADC_TOP/isnt_filter/x_array_reg[17]_146[2]
6. INT_L_X30Y95/NL1BEG0
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/x_array_reg[15]_144[10]
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_721

 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1112fadd1

Time (s): cpu = 00:03:49 ; elapsed = 00:02:32 . Memory (MB): peak = 1138.656 ; gain = 65.313
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.13  | TNS=-301   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 73f7d887

Time (s): cpu = 00:03:50 ; elapsed = 00:02:33 . Memory (MB): peak = 1138.656 ; gain = 65.313

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 73f7d887

Time (s): cpu = 00:03:53 ; elapsed = 00:02:36 . Memory (MB): peak = 1139.516 ; gain = 66.172
Phase 4.1.2 GlobIterForTiming | Checksum: 17a5ea0df

Time (s): cpu = 00:03:54 ; elapsed = 00:02:37 . Memory (MB): peak = 1139.516 ; gain = 66.172
Phase 4.1 Global Iteration 0 | Checksum: 17a5ea0df

Time (s): cpu = 00:03:54 ; elapsed = 00:02:37 . Memory (MB): peak = 1139.516 ; gain = 66.172

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2002
 Number of Nodes with overlaps = 366
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X33Y83/IMUX34
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0
	io0/inst_ADC_TOP/isnt_filter/x_array_reg[44]_173[9]
2. INT_R_X25Y85/IMUX12
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/O79
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_425
3. INT_R_X33Y85/IMUX14
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_768
4. INT_R_X27Y90/ER1BEG_S0
Overlapping nets: 2
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_501
	io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_497

 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: da244c07

Time (s): cpu = 00:04:46 ; elapsed = 00:03:15 . Memory (MB): peak = 1139.516 ; gain = 66.172
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.28  | TNS=-271   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 161644786

Time (s): cpu = 00:04:46 ; elapsed = 00:03:15 . Memory (MB): peak = 1139.516 ; gain = 66.172
Phase 4 Rip-up And Reroute | Checksum: 161644786

Time (s): cpu = 00:04:46 ; elapsed = 00:03:15 . Memory (MB): peak = 1139.516 ; gain = 66.172

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 161644786

Time (s): cpu = 00:04:50 ; elapsed = 00:03:18 . Memory (MB): peak = 1139.516 ; gain = 66.172
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.12  | TNS=-300   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 09c3fe4d

Time (s): cpu = 00:04:52 ; elapsed = 00:03:18 . Memory (MB): peak = 1139.516 ; gain = 66.172

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 09c3fe4d

Time (s): cpu = 00:04:52 ; elapsed = 00:03:18 . Memory (MB): peak = 1139.516 ; gain = 66.172

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 09c3fe4d

Time (s): cpu = 00:04:57 ; elapsed = 00:03:22 . Memory (MB): peak = 1139.516 ; gain = 66.172
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.03  | TNS=-264   | WHS=-0.025 | THS=-0.032 |

Phase 7 Post Hold Fix | Checksum: 7de0e397

Time (s): cpu = 00:04:57 ; elapsed = 00:03:22 . Memory (MB): peak = 1139.516 ; gain = 66.172

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.87492 %
  Global Horizontal Routing Utilization  = 8.58404 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y135 -> INT_L_X24Y135
Phase 8 Route finalize | Checksum: 7de0e397

Time (s): cpu = 00:04:58 ; elapsed = 00:03:22 . Memory (MB): peak = 1139.516 ; gain = 66.172

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 7de0e397

Time (s): cpu = 00:04:58 ; elapsed = 00:03:22 . Memory (MB): peak = 1139.516 ; gain = 66.172

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: d7eef7f7

Time (s): cpu = 00:05:04 ; elapsed = 00:03:29 . Memory (MB): peak = 1139.793 ; gain = 66.449

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: d7eef7f7

Time (s): cpu = 00:05:08 ; elapsed = 00:03:31 . Memory (MB): peak = 1139.793 ; gain = 66.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.03  | TNS=-264   | WHS=0.05   | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: d7eef7f7

Time (s): cpu = 00:05:08 ; elapsed = 00:03:31 . Memory (MB): peak = 1139.793 ; gain = 66.449
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: d7eef7f7

Time (s): cpu = 00:00:00 ; elapsed = 00:03:31 . Memory (MB): peak = 1139.793 ; gain = 66.449

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:03:32 . Memory (MB): peak = 1139.793 ; gain = 66.449
INFO: [Common 17-83] Releasing license: Implementation
501 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:18 ; elapsed = 00:03:39 . Memory (MB): peak = 1139.793 ; gain = 66.449
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1139.793 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1139.793 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1139.793 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1166.219 ; gain = 26.426
INFO: [Power 33-23] Creating Default Power Bel for instance spimc.STARTUPE2_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1169.953 ; gain = 3.734
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell selector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1. Bel does not match with the valid locations at which this inst can be placed.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 13ef63c78
----- Checksum: : df87ebed : 5f6e508b 

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1182.117 ; gain = 10.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1182.117 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-5.027 | TNS=-263.702 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/p_0_in_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/O81_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/y_array0[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[51]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[47]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[43]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[39]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[35]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[31]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[27]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[23]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[19]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.954 | TNS=-260.493 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/n_105_y_array1__2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/n_106_y_array1__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_136. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net io0/inst_ADC_TOP/isnt_filter/O78_repN_2.  Re-placed instance io0/inst_ADC_TOP/isnt_filter/g0_b0_i_3_replica_2
INFO: [Physopt 32-668] Current Timing Summary | WNS=-4.847 | TNS=-254.449 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_91. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_257. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 2 Critical Path Optimization | Checksum: 1dcddfea8
----- Checksum: : 1a345f58b : 3998091d 

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 1209.555 ; gain = 38.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1209.555 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-4.847 | TNS=-254.449 | WHS=0.052 | THS=0.000 |
Ending Physical Synthesis Task | Checksum: 1dcddfea8
----- Checksum: : 1a345f58b : 3998091d 

Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1209.555 ; gain = 38.230
INFO: [Common 17-83] Releasing license: Implementation
542 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:18 . Memory (MB): peak = 1209.555 ; gain = 39.602
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.555 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1209.555 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1209.555 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 48 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:43 ; elapsed = 00:02:03 . Memory (MB): peak = 1215.645 ; gain = 6.090
INFO: [Common 17-206] Exiting Vivado at Tue May 20 10:51:12 2014...
