
PLL_SYSCLK_HSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002be4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08002db4  08002db4  00012db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e50  08002e50  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002e50  08002e50  00012e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e58  08002e58  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e58  08002e58  00012e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e5c  08002e5c  00012e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002e60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  20000070  08002ed0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08002ed0  000200e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000085bd  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014e4  00000000  00000000  0002865d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000650  00000000  00000000  00029b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005c8  00000000  00000000  0002a198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000211f1  00000000  00000000  0002a760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000907b  00000000  00000000  0004b951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8446  00000000  00000000  000549cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011ce12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cb0  00000000  00000000  0011ce64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002d9c 	.word	0x08002d9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08002d9c 	.word	0x08002d9c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <SysTick_Handler>:
 */

#include "main_app.h"

void SysTick_Handler (void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005c8:	f000 faae 	bl	8000b28 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005cc:	f000 fbfa 	bl	8000dc4 <HAL_SYSTICK_IRQHandler>
}
 80005d0:	bf00      	nop
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <main>:
void SystemClock_Config_HSE(uint8_t clock_freq );

UART_HandleTypeDef huart2;

int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b09a      	sub	sp, #104	; 0x68
 80005d8:	af00      	add	r7, sp, #0
    char msg[100];
	HAL_Init();
 80005da:	f000 fa53 	bl	8000a84 <HAL_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_180_MHZ);
 80005de:	20b4      	movs	r0, #180	; 0xb4
 80005e0:	f000 f876 	bl	80006d0 <SystemClock_Config_HSE>

	UART2_Init();
 80005e4:	f000 f948 	bl	8000878 <UART2_Init>

	memset(msg,0,sizeof(msg));
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2264      	movs	r2, #100	; 0x64
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f001 ff5e 	bl	80024b0 <memset>
	sprintf(msg,"SYSCLK : %ldHz\r\n",HAL_RCC_GetSysClockFreq());
 80005f4:	f000 fea2 	bl	800133c <HAL_RCC_GetSysClockFreq>
 80005f8:	4602      	mov	r2, r0
 80005fa:	1d3b      	adds	r3, r7, #4
 80005fc:	492f      	ldr	r1, [pc, #188]	; (80006bc <main+0xe8>)
 80005fe:	4618      	mov	r0, r3
 8000600:	f001 ff5e 	bl	80024c0 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	4618      	mov	r0, r3
 8000608:	f7ff fe02 	bl	8000210 <strlen>
 800060c:	4603      	mov	r3, r0
 800060e:	b29a      	uxth	r2, r3
 8000610:	1d39      	adds	r1, r7, #4
 8000612:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000616:	482a      	ldr	r0, [pc, #168]	; (80006c0 <main+0xec>)
 8000618:	f001 fbab 	bl	8001d72 <HAL_UART_Transmit>

	memset(msg,0,sizeof(msg));
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	2264      	movs	r2, #100	; 0x64
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f001 ff44 	bl	80024b0 <memset>
	sprintf(msg,"HCLK   : %ldHz\r\n",HAL_RCC_GetHCLKFreq());
 8000628:	f000 fe54 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 800062c:	4602      	mov	r2, r0
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	4924      	ldr	r1, [pc, #144]	; (80006c4 <main+0xf0>)
 8000632:	4618      	mov	r0, r3
 8000634:	f001 ff44 	bl	80024c0 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff fde8 	bl	8000210 <strlen>
 8000640:	4603      	mov	r3, r0
 8000642:	b29a      	uxth	r2, r3
 8000644:	1d39      	adds	r1, r7, #4
 8000646:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800064a:	481d      	ldr	r0, [pc, #116]	; (80006c0 <main+0xec>)
 800064c:	f001 fb91 	bl	8001d72 <HAL_UART_Transmit>

	memset(msg,0,sizeof(msg));
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2264      	movs	r2, #100	; 0x64
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f001 ff2a 	bl	80024b0 <memset>
	sprintf(msg,"PCLK1  : %ldHz\r\n",HAL_RCC_GetPCLK1Freq());
 800065c:	f000 fe46 	bl	80012ec <HAL_RCC_GetPCLK1Freq>
 8000660:	4602      	mov	r2, r0
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	4918      	ldr	r1, [pc, #96]	; (80006c8 <main+0xf4>)
 8000666:	4618      	mov	r0, r3
 8000668:	f001 ff2a 	bl	80024c0 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	4618      	mov	r0, r3
 8000670:	f7ff fdce 	bl	8000210 <strlen>
 8000674:	4603      	mov	r3, r0
 8000676:	b29a      	uxth	r2, r3
 8000678:	1d39      	adds	r1, r7, #4
 800067a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800067e:	4810      	ldr	r0, [pc, #64]	; (80006c0 <main+0xec>)
 8000680:	f001 fb77 	bl	8001d72 <HAL_UART_Transmit>

	memset(msg,0,sizeof(msg));
 8000684:	1d3b      	adds	r3, r7, #4
 8000686:	2264      	movs	r2, #100	; 0x64
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f001 ff10 	bl	80024b0 <memset>
	sprintf(msg,"PCLK2  : %ldHz\r\n",HAL_RCC_GetPCLK2Freq());
 8000690:	f000 fe40 	bl	8001314 <HAL_RCC_GetPCLK2Freq>
 8000694:	4602      	mov	r2, r0
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	490c      	ldr	r1, [pc, #48]	; (80006cc <main+0xf8>)
 800069a:	4618      	mov	r0, r3
 800069c:	f001 ff10 	bl	80024c0 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	4618      	mov	r0, r3
 80006a4:	f7ff fdb4 	bl	8000210 <strlen>
 80006a8:	4603      	mov	r3, r0
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	1d39      	adds	r1, r7, #4
 80006ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006b2:	4803      	ldr	r0, [pc, #12]	; (80006c0 <main+0xec>)
 80006b4:	f001 fb5d 	bl	8001d72 <HAL_UART_Transmit>


	while(1);
 80006b8:	e7fe      	b.n	80006b8 <main+0xe4>
 80006ba:	bf00      	nop
 80006bc:	08002db4 	.word	0x08002db4
 80006c0:	2000008c 	.word	0x2000008c
 80006c4:	08002dc8 	.word	0x08002dc8
 80006c8:	08002ddc 	.word	0x08002ddc
 80006cc:	08002df0 	.word	0x08002df0

080006d0 <SystemClock_Config_HSE>:

	return 0;
}

void SystemClock_Config_HSE(uint8_t clock_freq )
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b098      	sub	sp, #96	; 0x60
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	uint32_t FLatency =0;
 80006da:	2300      	movs	r3, #0
 80006dc:	65fb      	str	r3, [r7, #92]	; 0x5c

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006de:	2301      	movs	r3, #1
 80006e0:	62bb      	str	r3, [r7, #40]	; 0x28
	osc_init.HSEState = RCC_HSE_BYPASS;
 80006e2:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc_init.PLL.PLLState = RCC_PLL_ON;
 80006e8:	2302      	movs	r3, #2
 80006ea:	643b      	str	r3, [r7, #64]	; 0x40
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006f0:	647b      	str	r3, [r7, #68]	; 0x44

	switch(clock_freq)
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2bb4      	cmp	r3, #180	; 0xb4
 80006f6:	d057      	beq.n	80007a8 <SystemClock_Config_HSE+0xd8>
 80006f8:	2bb4      	cmp	r3, #180	; 0xb4
 80006fa:	f300 80b1 	bgt.w	8000860 <SystemClock_Config_HSE+0x190>
 80006fe:	2b78      	cmp	r3, #120	; 0x78
 8000700:	d039      	beq.n	8000776 <SystemClock_Config_HSE+0xa6>
 8000702:	2b78      	cmp	r3, #120	; 0x78
 8000704:	f300 80ac 	bgt.w	8000860 <SystemClock_Config_HSE+0x190>
 8000708:	2b32      	cmp	r3, #50	; 0x32
 800070a:	d002      	beq.n	8000712 <SystemClock_Config_HSE+0x42>
 800070c:	2b54      	cmp	r3, #84	; 0x54
 800070e:	d019      	beq.n	8000744 <SystemClock_Config_HSE+0x74>
			break;

		}

		default:
			return;
 8000710:	e0a6      	b.n	8000860 <SystemClock_Config_HSE+0x190>
			osc_init.PLL.PLLM = 8;
 8000712:	2308      	movs	r3, #8
 8000714:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLN = 100;
 8000716:	2364      	movs	r3, #100	; 0x64
 8000718:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLP = 2;
 800071a:	2302      	movs	r3, #2
 800071c:	653b      	str	r3, [r7, #80]	; 0x50
			osc_init.PLL.PLLQ  = 2;
 800071e:	2302      	movs	r3, #2
 8000720:	657b      	str	r3, [r7, #84]	; 0x54
			osc_init.PLL.PLLR=2;
 8000722:	2302      	movs	r3, #2
 8000724:	65bb      	str	r3, [r7, #88]	; 0x58
		    clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000726:	230f      	movs	r3, #15
 8000728:	617b      	str	r3, [r7, #20]
		    clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800072a:	2302      	movs	r3, #2
 800072c:	61bb      	str	r3, [r7, #24]
		    clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072e:	2300      	movs	r3, #0
 8000730:	61fb      	str	r3, [r7, #28]
		    clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000736:	623b      	str	r3, [r7, #32]
		    clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800073c:	627b      	str	r3, [r7, #36]	; 0x24
		    FLatency = FLASH_ACR_LATENCY_1WS;
 800073e:	2301      	movs	r3, #1
 8000740:	65fb      	str	r3, [r7, #92]	; 0x5c
			break;
 8000742:	e06a      	b.n	800081a <SystemClock_Config_HSE+0x14a>
			osc_init.PLL.PLLM = 8;
 8000744:	2308      	movs	r3, #8
 8000746:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLN = 168;
 8000748:	23a8      	movs	r3, #168	; 0xa8
 800074a:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLP = 2;
 800074c:	2302      	movs	r3, #2
 800074e:	653b      	str	r3, [r7, #80]	; 0x50
			osc_init.PLL.PLLQ  = 2;
 8000750:	2302      	movs	r3, #2
 8000752:	657b      	str	r3, [r7, #84]	; 0x54
			osc_init.PLL.PLLR=2;
 8000754:	2302      	movs	r3, #2
 8000756:	65bb      	str	r3, [r7, #88]	; 0x58
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 8000758:	230f      	movs	r3, #15
 800075a:	617b      	str	r3, [r7, #20]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075c:	2302      	movs	r3, #2
 800075e:	61bb      	str	r3, [r7, #24]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	61fb      	str	r3, [r7, #28]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000764:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000768:	623b      	str	r3, [r7, #32]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 800076a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800076e:	627b      	str	r3, [r7, #36]	; 0x24
			 FLatency = FLASH_ACR_LATENCY_2WS;
 8000770:	2302      	movs	r3, #2
 8000772:	65fb      	str	r3, [r7, #92]	; 0x5c
			break;
 8000774:	e051      	b.n	800081a <SystemClock_Config_HSE+0x14a>
			osc_init.PLL.PLLM = 8;
 8000776:	2308      	movs	r3, #8
 8000778:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLN = 240;
 800077a:	23f0      	movs	r3, #240	; 0xf0
 800077c:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLP = 2;
 800077e:	2302      	movs	r3, #2
 8000780:	653b      	str	r3, [r7, #80]	; 0x50
			osc_init.PLL.PLLQ  = 2;
 8000782:	2302      	movs	r3, #2
 8000784:	657b      	str	r3, [r7, #84]	; 0x54
			osc_init.PLL.PLLR=2;
 8000786:	2302      	movs	r3, #2
 8000788:	65bb      	str	r3, [r7, #88]	; 0x58
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800078a:	230f      	movs	r3, #15
 800078c:	617b      	str	r3, [r7, #20]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078e:	2302      	movs	r3, #2
 8000790:	61bb      	str	r3, [r7, #24]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000792:	2300      	movs	r3, #0
 8000794:	61fb      	str	r3, [r7, #28]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 8000796:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800079a:	623b      	str	r3, [r7, #32]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 800079c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
			FLatency = FLASH_ACR_LATENCY_3WS;
 80007a2:	2303      	movs	r3, #3
 80007a4:	65fb      	str	r3, [r7, #92]	; 0x5c
			break;
 80007a6:	e038      	b.n	800081a <SystemClock_Config_HSE+0x14a>
			__HAL_RCC_PWR_CLK_ENABLE();
 80007a8:	2300      	movs	r3, #0
 80007aa:	613b      	str	r3, [r7, #16]
 80007ac:	4b2e      	ldr	r3, [pc, #184]	; (8000868 <SystemClock_Config_HSE+0x198>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b0:	4a2d      	ldr	r2, [pc, #180]	; (8000868 <SystemClock_Config_HSE+0x198>)
 80007b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007b6:	6413      	str	r3, [r2, #64]	; 0x40
 80007b8:	4b2b      	ldr	r3, [pc, #172]	; (8000868 <SystemClock_Config_HSE+0x198>)
 80007ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007c0:	613b      	str	r3, [r7, #16]
 80007c2:	693b      	ldr	r3, [r7, #16]
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	4b28      	ldr	r3, [pc, #160]	; (800086c <SystemClock_Config_HSE+0x19c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a27      	ldr	r2, [pc, #156]	; (800086c <SystemClock_Config_HSE+0x19c>)
 80007ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007d2:	6013      	str	r3, [r2, #0]
 80007d4:	4b25      	ldr	r3, [pc, #148]	; (800086c <SystemClock_Config_HSE+0x19c>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	68fb      	ldr	r3, [r7, #12]
			__HAL_PWR_OVERDRIVE_ENABLE();
 80007e0:	4b23      	ldr	r3, [pc, #140]	; (8000870 <SystemClock_Config_HSE+0x1a0>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	601a      	str	r2, [r3, #0]
			osc_init.PLL.PLLM = 8;
 80007e6:	2308      	movs	r3, #8
 80007e8:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLN = 360;
 80007ea:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80007ee:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLP = 2;
 80007f0:	2302      	movs	r3, #2
 80007f2:	653b      	str	r3, [r7, #80]	; 0x50
			osc_init.PLL.PLLQ  = 2;
 80007f4:	2302      	movs	r3, #2
 80007f6:	657b      	str	r3, [r7, #84]	; 0x54
			osc_init.PLL.PLLR=2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	65bb      	str	r3, [r7, #88]	; 0x58
			clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 80007fc:	230f      	movs	r3, #15
 80007fe:	617b      	str	r3, [r7, #20]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000800:	2302      	movs	r3, #2
 8000802:	61bb      	str	r3, [r7, #24]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	61fb      	str	r3, [r7, #28]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 8000808:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800080c:	623b      	str	r3, [r7, #32]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 800080e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
			FLatency = FLASH_ACR_LATENCY_5WS;
 8000814:	2305      	movs	r3, #5
 8000816:	65fb      	str	r3, [r7, #92]	; 0x5c
			break;
 8000818:	bf00      	nop

	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 800081a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800081e:	4618      	mov	r0, r3
 8000820:	f000 ffbc 	bl	800179c <HAL_RCC_OscConfig>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <SystemClock_Config_HSE+0x15e>
	{
		Error_handler();
 800082a:	f000 f84b 	bl	80008c4 <Error_handler>
	}


	if(HAL_RCC_ClockConfig(&clk_init,FLatency) != HAL_OK)
 800082e:	f107 0314 	add.w	r3, r7, #20
 8000832:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000834:	4618      	mov	r0, r3
 8000836:	f000 fc67 	bl	8001108 <HAL_RCC_ClockConfig>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <SystemClock_Config_HSE+0x174>
	{
		Error_handler();
 8000840:	f000 f840 	bl	80008c4 <Error_handler>
	}


	//Systick configuration

	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000844:	f000 fd46 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 8000848:	4603      	mov	r3, r0
 800084a:	4a0a      	ldr	r2, [pc, #40]	; (8000874 <SystemClock_Config_HSE+0x1a4>)
 800084c:	fba2 2303 	umull	r2, r3, r2, r3
 8000850:	099b      	lsrs	r3, r3, #6
 8000852:	4618      	mov	r0, r3
 8000854:	f000 fa8d 	bl	8000d72 <HAL_SYSTICK_Config>

	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000858:	2004      	movs	r0, #4
 800085a:	f000 fa97 	bl	8000d8c <HAL_SYSTICK_CLKSourceConfig>
 800085e:	e000      	b.n	8000862 <SystemClock_Config_HSE+0x192>
			return;
 8000860:	bf00      	nop

}
 8000862:	3760      	adds	r7, #96	; 0x60
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40023800 	.word	0x40023800
 800086c:	40007000 	.word	0x40007000
 8000870:	420e0040 	.word	0x420e0040
 8000874:	10624dd3 	.word	0x10624dd3

08000878 <UART2_Init>:



void UART2_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 800087c:	4b0f      	ldr	r3, [pc, #60]	; (80008bc <UART2_Init+0x44>)
 800087e:	4a10      	ldr	r2, [pc, #64]	; (80008c0 <UART2_Init+0x48>)
 8000880:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000882:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <UART2_Init+0x44>)
 8000884:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000888:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800088a:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <UART2_Init+0x44>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000890:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <UART2_Init+0x44>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000896:	4b09      	ldr	r3, [pc, #36]	; (80008bc <UART2_Init+0x44>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089c:	4b07      	ldr	r3, [pc, #28]	; (80008bc <UART2_Init+0x44>)
 800089e:	2200      	movs	r2, #0
 80008a0:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80008a2:	4b06      	ldr	r3, [pc, #24]	; (80008bc <UART2_Init+0x44>)
 80008a4:	220c      	movs	r2, #12
 80008a6:	615a      	str	r2, [r3, #20]
	if ( HAL_UART_Init(&huart2) != HAL_OK )
 80008a8:	4804      	ldr	r0, [pc, #16]	; (80008bc <UART2_Init+0x44>)
 80008aa:	f001 fa15 	bl	8001cd8 <HAL_UART_Init>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <UART2_Init+0x40>
	{
		//There is a problem
		Error_handler();
 80008b4:	f000 f806 	bl	80008c4 <Error_handler>
	}


}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	2000008c 	.word	0x2000008c
 80008c0:	40004400 	.word	0x40004400

080008c4 <Error_handler>:

void Error_handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
	while(1);
 80008c8:	e7fe      	b.n	80008c8 <Error_handler+0x4>
	...

080008cc <HAL_MspInit>:
 */

#include "main_app.h"

void HAL_MspInit(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008d0:	2003      	movs	r0, #3
 80008d2:	f000 fa19 	bl	8000d08 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 80008d6:	4b0d      	ldr	r3, [pc, #52]	; (800090c <HAL_MspInit+0x40>)
 80008d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008da:	4a0c      	ldr	r2, [pc, #48]	; (800090c <HAL_MspInit+0x40>)
 80008dc:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80008e0:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2100      	movs	r1, #0
 80008e6:	f06f 000b 	mvn.w	r0, #11
 80008ea:	f000 fa18 	bl	8000d1e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2100      	movs	r1, #0
 80008f2:	f06f 000a 	mvn.w	r0, #10
 80008f6:	f000 fa12 	bl	8000d1e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2100      	movs	r1, #0
 80008fe:	f06f 0009 	mvn.w	r0, #9
 8000902:	f000 fa0c 	bl	8000d1e <HAL_NVIC_SetPriority>
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <HAL_UART_MspInit>:


 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	; 0x28
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef gpio_uart;
	 //here we are going to do the low level inits. of the USART2 peripheral

	 //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	 __HAL_RCC_USART2_CLK_ENABLE();
 8000918:	2300      	movs	r3, #0
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	4b1e      	ldr	r3, [pc, #120]	; (8000998 <HAL_UART_MspInit+0x88>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000920:	4a1d      	ldr	r2, [pc, #116]	; (8000998 <HAL_UART_MspInit+0x88>)
 8000922:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000926:	6413      	str	r3, [r2, #64]	; 0x40
 8000928:	4b1b      	ldr	r3, [pc, #108]	; (8000998 <HAL_UART_MspInit+0x88>)
 800092a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000930:	613b      	str	r3, [r7, #16]
 8000932:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8000934:	2300      	movs	r3, #0
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	4b17      	ldr	r3, [pc, #92]	; (8000998 <HAL_UART_MspInit+0x88>)
 800093a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093c:	4a16      	ldr	r2, [pc, #88]	; (8000998 <HAL_UART_MspInit+0x88>)
 800093e:	f043 0301 	orr.w	r3, r3, #1
 8000942:	6313      	str	r3, [r2, #48]	; 0x30
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <HAL_UART_MspInit+0x88>)
 8000946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	68fb      	ldr	r3, [r7, #12]

	 //2 . Do the pin muxing configurations
	 gpio_uart.Pin = GPIO_PIN_2;
 8000950:	2304      	movs	r3, #4
 8000952:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode =GPIO_MODE_AF_PP;
 8000954:	2302      	movs	r3, #2
 8000956:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8000958:	2301      	movs	r3, #1
 800095a:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 800095c:	2300      	movs	r3, #0
 800095e:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 8000960:	2307      	movs	r3, #7
 8000962:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	4619      	mov	r1, r3
 800096a:	480c      	ldr	r0, [pc, #48]	; (800099c <HAL_UART_MspInit+0x8c>)
 800096c:	f000 fa38 	bl	8000de0 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 8000970:	2308      	movs	r3, #8
 8000972:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	4619      	mov	r1, r3
 800097a:	4808      	ldr	r0, [pc, #32]	; (800099c <HAL_UART_MspInit+0x8c>)
 800097c:	f000 fa30 	bl	8000de0 <HAL_GPIO_Init>
	 //3 . Enable the IRQ and set up the priority (NVIC settings )
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000980:	2026      	movs	r0, #38	; 0x26
 8000982:	f000 f9e8 	bl	8000d56 <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 8000986:	2200      	movs	r2, #0
 8000988:	210f      	movs	r1, #15
 800098a:	2026      	movs	r0, #38	; 0x26
 800098c:	f000 f9c7 	bl	8000d1e <HAL_NVIC_SetPriority>

}
 8000990:	bf00      	nop
 8000992:	3728      	adds	r7, #40	; 0x28
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40023800 	.word	0x40023800
 800099c:	40020000 	.word	0x40020000

080009a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a8:	4a14      	ldr	r2, [pc, #80]	; (80009fc <_sbrk+0x5c>)
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <_sbrk+0x60>)
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <_sbrk+0x64>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d102      	bne.n	80009c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009bc:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <_sbrk+0x64>)
 80009be:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <_sbrk+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d207      	bcs.n	80009e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d0:	f001 fd44 	bl	800245c <__errno>
 80009d4:	4603      	mov	r3, r0
 80009d6:	220c      	movs	r2, #12
 80009d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009de:	e009      	b.n	80009f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	4a05      	ldr	r2, [pc, #20]	; (8000a04 <_sbrk+0x64>)
 80009f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009f2:	68fb      	ldr	r3, [r7, #12]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3718      	adds	r7, #24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20020000 	.word	0x20020000
 8000a00:	00000400 	.word	0x00000400
 8000a04:	200000d0 	.word	0x200000d0
 8000a08:	200000e8 	.word	0x200000e8

08000a0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <SystemInit+0x20>)
 8000a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a16:	4a05      	ldr	r2, [pc, #20]	; (8000a2c <SystemInit+0x20>)
 8000a18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a68 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a34:	480d      	ldr	r0, [pc, #52]	; (8000a6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a36:	490e      	ldr	r1, [pc, #56]	; (8000a70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a38:	4a0e      	ldr	r2, [pc, #56]	; (8000a74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a3c:	e002      	b.n	8000a44 <LoopCopyDataInit>

08000a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a42:	3304      	adds	r3, #4

08000a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a48:	d3f9      	bcc.n	8000a3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a4a:	4a0b      	ldr	r2, [pc, #44]	; (8000a78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a4c:	4c0b      	ldr	r4, [pc, #44]	; (8000a7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a50:	e001      	b.n	8000a56 <LoopFillZerobss>

08000a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a54:	3204      	adds	r2, #4

08000a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a58:	d3fb      	bcc.n	8000a52 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a5a:	f7ff ffd7 	bl	8000a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a5e:	f001 fd03 	bl	8002468 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a62:	f7ff fdb7 	bl	80005d4 <main>
  bx  lr    
 8000a66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a70:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a74:	08002e60 	.word	0x08002e60
  ldr r2, =_sbss
 8000a78:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a7c:	200000e8 	.word	0x200000e8

08000a80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a80:	e7fe      	b.n	8000a80 <ADC_IRQHandler>
	...

08000a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a88:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <HAL_Init+0x40>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a0d      	ldr	r2, [pc, #52]	; (8000ac4 <HAL_Init+0x40>)
 8000a8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a94:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <HAL_Init+0x40>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a0a      	ldr	r2, [pc, #40]	; (8000ac4 <HAL_Init+0x40>)
 8000a9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <HAL_Init+0x40>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a07      	ldr	r2, [pc, #28]	; (8000ac4 <HAL_Init+0x40>)
 8000aa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aac:	2003      	movs	r0, #3
 8000aae:	f000 f92b 	bl	8000d08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ab2:	200f      	movs	r0, #15
 8000ab4:	f000 f808 	bl	8000ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ab8:	f7ff ff08 	bl	80008cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40023c00 	.word	0x40023c00

08000ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ad0:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <HAL_InitTick+0x54>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b12      	ldr	r3, [pc, #72]	; (8000b20 <HAL_InitTick+0x58>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 f943 	bl	8000d72 <HAL_SYSTICK_Config>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
 8000af4:	e00e      	b.n	8000b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2b0f      	cmp	r3, #15
 8000afa:	d80a      	bhi.n	8000b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000afc:	2200      	movs	r2, #0
 8000afe:	6879      	ldr	r1, [r7, #4]
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b04:	f000 f90b 	bl	8000d1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b08:	4a06      	ldr	r2, [pc, #24]	; (8000b24 <HAL_InitTick+0x5c>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	e000      	b.n	8000b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	20000008 	.word	0x20000008
 8000b24:	20000004 	.word	0x20000004

08000b28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <HAL_IncTick+0x20>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	461a      	mov	r2, r3
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <HAL_IncTick+0x24>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4413      	add	r3, r2
 8000b38:	4a04      	ldr	r2, [pc, #16]	; (8000b4c <HAL_IncTick+0x24>)
 8000b3a:	6013      	str	r3, [r2, #0]
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	200000d4 	.word	0x200000d4

08000b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  return uwTick;
 8000b54:	4b03      	ldr	r3, [pc, #12]	; (8000b64 <HAL_GetTick+0x14>)
 8000b56:	681b      	ldr	r3, [r3, #0]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	200000d4 	.word	0x200000d4

08000b68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b78:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b84:	4013      	ands	r3, r2
 8000b86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b9a:	4a04      	ldr	r2, [pc, #16]	; (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	60d3      	str	r3, [r2, #12]
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb4:	4b04      	ldr	r3, [pc, #16]	; (8000bc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	f003 0307 	and.w	r3, r3, #7
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	db0b      	blt.n	8000bf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	f003 021f 	and.w	r2, r3, #31
 8000be4:	4907      	ldr	r1, [pc, #28]	; (8000c04 <__NVIC_EnableIRQ+0x38>)
 8000be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bea:	095b      	lsrs	r3, r3, #5
 8000bec:	2001      	movs	r0, #1
 8000bee:	fa00 f202 	lsl.w	r2, r0, r2
 8000bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	e000e100 	.word	0xe000e100

08000c08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	6039      	str	r1, [r7, #0]
 8000c12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	db0a      	blt.n	8000c32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	b2da      	uxtb	r2, r3
 8000c20:	490c      	ldr	r1, [pc, #48]	; (8000c54 <__NVIC_SetPriority+0x4c>)
 8000c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c26:	0112      	lsls	r2, r2, #4
 8000c28:	b2d2      	uxtb	r2, r2
 8000c2a:	440b      	add	r3, r1
 8000c2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c30:	e00a      	b.n	8000c48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	4908      	ldr	r1, [pc, #32]	; (8000c58 <__NVIC_SetPriority+0x50>)
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	f003 030f 	and.w	r3, r3, #15
 8000c3e:	3b04      	subs	r3, #4
 8000c40:	0112      	lsls	r2, r2, #4
 8000c42:	b2d2      	uxtb	r2, r2
 8000c44:	440b      	add	r3, r1
 8000c46:	761a      	strb	r2, [r3, #24]
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr
 8000c54:	e000e100 	.word	0xe000e100
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b089      	sub	sp, #36	; 0x24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c70:	69fb      	ldr	r3, [r7, #28]
 8000c72:	f1c3 0307 	rsb	r3, r3, #7
 8000c76:	2b04      	cmp	r3, #4
 8000c78:	bf28      	it	cs
 8000c7a:	2304      	movcs	r3, #4
 8000c7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3304      	adds	r3, #4
 8000c82:	2b06      	cmp	r3, #6
 8000c84:	d902      	bls.n	8000c8c <NVIC_EncodePriority+0x30>
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	3b03      	subs	r3, #3
 8000c8a:	e000      	b.n	8000c8e <NVIC_EncodePriority+0x32>
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	43da      	mvns	r2, r3
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	401a      	ands	r2, r3
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ca4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	fa01 f303 	lsl.w	r3, r1, r3
 8000cae:	43d9      	mvns	r1, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb4:	4313      	orrs	r3, r2
         );
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3724      	adds	r7, #36	; 0x24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
	...

08000cc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cd4:	d301      	bcc.n	8000cda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e00f      	b.n	8000cfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cda:	4a0a      	ldr	r2, [pc, #40]	; (8000d04 <SysTick_Config+0x40>)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ce2:	210f      	movs	r1, #15
 8000ce4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ce8:	f7ff ff8e 	bl	8000c08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cec:	4b05      	ldr	r3, [pc, #20]	; (8000d04 <SysTick_Config+0x40>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cf2:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <SysTick_Config+0x40>)
 8000cf4:	2207      	movs	r2, #7
 8000cf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	e000e010 	.word	0xe000e010

08000d08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f7ff ff29 	bl	8000b68 <__NVIC_SetPriorityGrouping>
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b086      	sub	sp, #24
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	4603      	mov	r3, r0
 8000d26:	60b9      	str	r1, [r7, #8]
 8000d28:	607a      	str	r2, [r7, #4]
 8000d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d30:	f7ff ff3e 	bl	8000bb0 <__NVIC_GetPriorityGrouping>
 8000d34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	68b9      	ldr	r1, [r7, #8]
 8000d3a:	6978      	ldr	r0, [r7, #20]
 8000d3c:	f7ff ff8e 	bl	8000c5c <NVIC_EncodePriority>
 8000d40:	4602      	mov	r2, r0
 8000d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d46:	4611      	mov	r1, r2
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff5d 	bl	8000c08 <__NVIC_SetPriority>
}
 8000d4e:	bf00      	nop
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b082      	sub	sp, #8
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff ff31 	bl	8000bcc <__NVIC_EnableIRQ>
}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f7ff ffa2 	bl	8000cc4 <SysTick_Config>
 8000d80:	4603      	mov	r3, r0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2b04      	cmp	r3, #4
 8000d98:	d106      	bne.n	8000da8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d9a:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a08      	ldr	r2, [pc, #32]	; (8000dc0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000da0:	f043 0304 	orr.w	r3, r3, #4
 8000da4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000da6:	e005      	b.n	8000db4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000da8:	4b05      	ldr	r3, [pc, #20]	; (8000dc0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a04      	ldr	r2, [pc, #16]	; (8000dc0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000dae:	f023 0304 	bic.w	r3, r3, #4
 8000db2:	6013      	str	r3, [r2, #0]
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000e010 	.word	0xe000e010

08000dc4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000dc8:	f000 f802 	bl	8000dd0 <HAL_SYSTICK_Callback>
}
 8000dcc:	bf00      	nop
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000dd4:	bf00      	nop
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
	...

08000de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b089      	sub	sp, #36	; 0x24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dee:	2300      	movs	r3, #0
 8000df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
 8000dfa:	e165      	b.n	80010c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	697a      	ldr	r2, [r7, #20]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	f040 8154 	bne.w	80010c2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f003 0303 	and.w	r3, r3, #3
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d005      	beq.n	8000e32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d130      	bne.n	8000e94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43db      	mvns	r3, r3
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	4013      	ands	r3, r2
 8000e48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	68da      	ldr	r2, [r3, #12]
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e68:	2201      	movs	r2, #1
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	4013      	ands	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	091b      	lsrs	r3, r3, #4
 8000e7e:	f003 0201 	and.w	r2, r3, #1
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f003 0303 	and.w	r3, r3, #3
 8000e9c:	2b03      	cmp	r3, #3
 8000e9e:	d017      	beq.n	8000ed0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	2203      	movs	r2, #3
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	689a      	ldr	r2, [r3, #8]
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f003 0303 	and.w	r3, r3, #3
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d123      	bne.n	8000f24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	08da      	lsrs	r2, r3, #3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	3208      	adds	r2, #8
 8000ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	f003 0307 	and.w	r3, r3, #7
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	220f      	movs	r2, #15
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4013      	ands	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	691a      	ldr	r2, [r3, #16]
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	08da      	lsrs	r2, r3, #3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	3208      	adds	r2, #8
 8000f1e:	69b9      	ldr	r1, [r7, #24]
 8000f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	2203      	movs	r2, #3
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	69ba      	ldr	r2, [r7, #24]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 0203 	and.w	r2, r3, #3
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 80ae 	beq.w	80010c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	4b5d      	ldr	r3, [pc, #372]	; (80010e0 <HAL_GPIO_Init+0x300>)
 8000f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f6e:	4a5c      	ldr	r2, [pc, #368]	; (80010e0 <HAL_GPIO_Init+0x300>)
 8000f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f74:	6453      	str	r3, [r2, #68]	; 0x44
 8000f76:	4b5a      	ldr	r3, [pc, #360]	; (80010e0 <HAL_GPIO_Init+0x300>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f82:	4a58      	ldr	r2, [pc, #352]	; (80010e4 <HAL_GPIO_Init+0x304>)
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	089b      	lsrs	r3, r3, #2
 8000f88:	3302      	adds	r3, #2
 8000f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	f003 0303 	and.w	r3, r3, #3
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	220f      	movs	r2, #15
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a4f      	ldr	r2, [pc, #316]	; (80010e8 <HAL_GPIO_Init+0x308>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d025      	beq.n	8000ffa <HAL_GPIO_Init+0x21a>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a4e      	ldr	r2, [pc, #312]	; (80010ec <HAL_GPIO_Init+0x30c>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d01f      	beq.n	8000ff6 <HAL_GPIO_Init+0x216>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a4d      	ldr	r2, [pc, #308]	; (80010f0 <HAL_GPIO_Init+0x310>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d019      	beq.n	8000ff2 <HAL_GPIO_Init+0x212>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a4c      	ldr	r2, [pc, #304]	; (80010f4 <HAL_GPIO_Init+0x314>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d013      	beq.n	8000fee <HAL_GPIO_Init+0x20e>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a4b      	ldr	r2, [pc, #300]	; (80010f8 <HAL_GPIO_Init+0x318>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d00d      	beq.n	8000fea <HAL_GPIO_Init+0x20a>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a4a      	ldr	r2, [pc, #296]	; (80010fc <HAL_GPIO_Init+0x31c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d007      	beq.n	8000fe6 <HAL_GPIO_Init+0x206>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a49      	ldr	r2, [pc, #292]	; (8001100 <HAL_GPIO_Init+0x320>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d101      	bne.n	8000fe2 <HAL_GPIO_Init+0x202>
 8000fde:	2306      	movs	r3, #6
 8000fe0:	e00c      	b.n	8000ffc <HAL_GPIO_Init+0x21c>
 8000fe2:	2307      	movs	r3, #7
 8000fe4:	e00a      	b.n	8000ffc <HAL_GPIO_Init+0x21c>
 8000fe6:	2305      	movs	r3, #5
 8000fe8:	e008      	b.n	8000ffc <HAL_GPIO_Init+0x21c>
 8000fea:	2304      	movs	r3, #4
 8000fec:	e006      	b.n	8000ffc <HAL_GPIO_Init+0x21c>
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e004      	b.n	8000ffc <HAL_GPIO_Init+0x21c>
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	e002      	b.n	8000ffc <HAL_GPIO_Init+0x21c>
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e000      	b.n	8000ffc <HAL_GPIO_Init+0x21c>
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	69fa      	ldr	r2, [r7, #28]
 8000ffe:	f002 0203 	and.w	r2, r2, #3
 8001002:	0092      	lsls	r2, r2, #2
 8001004:	4093      	lsls	r3, r2
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4313      	orrs	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800100c:	4935      	ldr	r1, [pc, #212]	; (80010e4 <HAL_GPIO_Init+0x304>)
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	089b      	lsrs	r3, r3, #2
 8001012:	3302      	adds	r3, #2
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800101a:	4b3a      	ldr	r3, [pc, #232]	; (8001104 <HAL_GPIO_Init+0x324>)
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	43db      	mvns	r3, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4013      	ands	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d003      	beq.n	800103e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800103e:	4a31      	ldr	r2, [pc, #196]	; (8001104 <HAL_GPIO_Init+0x324>)
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001044:	4b2f      	ldr	r3, [pc, #188]	; (8001104 <HAL_GPIO_Init+0x324>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	43db      	mvns	r3, r3
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	4013      	ands	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d003      	beq.n	8001068 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	4313      	orrs	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001068:	4a26      	ldr	r2, [pc, #152]	; (8001104 <HAL_GPIO_Init+0x324>)
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800106e:	4b25      	ldr	r3, [pc, #148]	; (8001104 <HAL_GPIO_Init+0x324>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	43db      	mvns	r3, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4013      	ands	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d003      	beq.n	8001092 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001092:	4a1c      	ldr	r2, [pc, #112]	; (8001104 <HAL_GPIO_Init+0x324>)
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001098:	4b1a      	ldr	r3, [pc, #104]	; (8001104 <HAL_GPIO_Init+0x324>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d003      	beq.n	80010bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010bc:	4a11      	ldr	r2, [pc, #68]	; (8001104 <HAL_GPIO_Init+0x324>)
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	3301      	adds	r3, #1
 80010c6:	61fb      	str	r3, [r7, #28]
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	2b0f      	cmp	r3, #15
 80010cc:	f67f ae96 	bls.w	8000dfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	3724      	adds	r7, #36	; 0x24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40013800 	.word	0x40013800
 80010e8:	40020000 	.word	0x40020000
 80010ec:	40020400 	.word	0x40020400
 80010f0:	40020800 	.word	0x40020800
 80010f4:	40020c00 	.word	0x40020c00
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40021400 	.word	0x40021400
 8001100:	40021800 	.word	0x40021800
 8001104:	40013c00 	.word	0x40013c00

08001108 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d101      	bne.n	800111c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	e0cc      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800111c:	4b68      	ldr	r3, [pc, #416]	; (80012c0 <HAL_RCC_ClockConfig+0x1b8>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 030f 	and.w	r3, r3, #15
 8001124:	683a      	ldr	r2, [r7, #0]
 8001126:	429a      	cmp	r2, r3
 8001128:	d90c      	bls.n	8001144 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800112a:	4b65      	ldr	r3, [pc, #404]	; (80012c0 <HAL_RCC_ClockConfig+0x1b8>)
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	b2d2      	uxtb	r2, r2
 8001130:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001132:	4b63      	ldr	r3, [pc, #396]	; (80012c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 030f 	and.w	r3, r3, #15
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	429a      	cmp	r2, r3
 800113e:	d001      	beq.n	8001144 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001140:	2301      	movs	r3, #1
 8001142:	e0b8      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 0302 	and.w	r3, r3, #2
 800114c:	2b00      	cmp	r3, #0
 800114e:	d020      	beq.n	8001192 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0304 	and.w	r3, r3, #4
 8001158:	2b00      	cmp	r3, #0
 800115a:	d005      	beq.n	8001168 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800115c:	4b59      	ldr	r3, [pc, #356]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	4a58      	ldr	r2, [pc, #352]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001162:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001166:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f003 0308 	and.w	r3, r3, #8
 8001170:	2b00      	cmp	r3, #0
 8001172:	d005      	beq.n	8001180 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001174:	4b53      	ldr	r3, [pc, #332]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	4a52      	ldr	r2, [pc, #328]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 800117a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800117e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001180:	4b50      	ldr	r3, [pc, #320]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	494d      	ldr	r1, [pc, #308]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 800118e:	4313      	orrs	r3, r2
 8001190:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	2b00      	cmp	r3, #0
 800119c:	d044      	beq.n	8001228 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d107      	bne.n	80011b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a6:	4b47      	ldr	r3, [pc, #284]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d119      	bne.n	80011e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e07f      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d003      	beq.n	80011c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011c2:	2b03      	cmp	r3, #3
 80011c4:	d107      	bne.n	80011d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011c6:	4b3f      	ldr	r3, [pc, #252]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d109      	bne.n	80011e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e06f      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011d6:	4b3b      	ldr	r3, [pc, #236]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d101      	bne.n	80011e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e067      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011e6:	4b37      	ldr	r3, [pc, #220]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	f023 0203 	bic.w	r2, r3, #3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	4934      	ldr	r1, [pc, #208]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 80011f4:	4313      	orrs	r3, r2
 80011f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011f8:	f7ff fcaa 	bl	8000b50 <HAL_GetTick>
 80011fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011fe:	e00a      	b.n	8001216 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001200:	f7ff fca6 	bl	8000b50 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	f241 3288 	movw	r2, #5000	; 0x1388
 800120e:	4293      	cmp	r3, r2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e04f      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001216:	4b2b      	ldr	r3, [pc, #172]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f003 020c 	and.w	r2, r3, #12
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	429a      	cmp	r2, r3
 8001226:	d1eb      	bne.n	8001200 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001228:	4b25      	ldr	r3, [pc, #148]	; (80012c0 <HAL_RCC_ClockConfig+0x1b8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 030f 	and.w	r3, r3, #15
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	429a      	cmp	r2, r3
 8001234:	d20c      	bcs.n	8001250 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001236:	4b22      	ldr	r3, [pc, #136]	; (80012c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001238:	683a      	ldr	r2, [r7, #0]
 800123a:	b2d2      	uxtb	r2, r2
 800123c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800123e:	4b20      	ldr	r3, [pc, #128]	; (80012c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 030f 	and.w	r3, r3, #15
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e032      	b.n	80012b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0304 	and.w	r3, r3, #4
 8001258:	2b00      	cmp	r3, #0
 800125a:	d008      	beq.n	800126e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800125c:	4b19      	ldr	r3, [pc, #100]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	4916      	ldr	r1, [pc, #88]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 800126a:	4313      	orrs	r3, r2
 800126c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	2b00      	cmp	r3, #0
 8001278:	d009      	beq.n	800128e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800127a:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	691b      	ldr	r3, [r3, #16]
 8001286:	00db      	lsls	r3, r3, #3
 8001288:	490e      	ldr	r1, [pc, #56]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 800128a:	4313      	orrs	r3, r2
 800128c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800128e:	f000 f855 	bl	800133c <HAL_RCC_GetSysClockFreq>
 8001292:	4602      	mov	r2, r0
 8001294:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	091b      	lsrs	r3, r3, #4
 800129a:	f003 030f 	and.w	r3, r3, #15
 800129e:	490a      	ldr	r1, [pc, #40]	; (80012c8 <HAL_RCC_ClockConfig+0x1c0>)
 80012a0:	5ccb      	ldrb	r3, [r1, r3]
 80012a2:	fa22 f303 	lsr.w	r3, r2, r3
 80012a6:	4a09      	ldr	r2, [pc, #36]	; (80012cc <HAL_RCC_ClockConfig+0x1c4>)
 80012a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <HAL_RCC_ClockConfig+0x1c8>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff fc0a 	bl	8000ac8 <HAL_InitTick>

  return HAL_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40023c00 	.word	0x40023c00
 80012c4:	40023800 	.word	0x40023800
 80012c8:	08002e04 	.word	0x08002e04
 80012cc:	20000000 	.word	0x20000000
 80012d0:	20000004 	.word	0x20000004

080012d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012d8:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80012da:	681b      	ldr	r3, [r3, #0]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000000 	.word	0x20000000

080012ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80012f0:	f7ff fff0 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 80012f4:	4602      	mov	r2, r0
 80012f6:	4b05      	ldr	r3, [pc, #20]	; (800130c <HAL_RCC_GetPCLK1Freq+0x20>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	0a9b      	lsrs	r3, r3, #10
 80012fc:	f003 0307 	and.w	r3, r3, #7
 8001300:	4903      	ldr	r1, [pc, #12]	; (8001310 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001302:	5ccb      	ldrb	r3, [r1, r3]
 8001304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001308:	4618      	mov	r0, r3
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40023800 	.word	0x40023800
 8001310:	08002e14 	.word	0x08002e14

08001314 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001318:	f7ff ffdc 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 800131c:	4602      	mov	r2, r0
 800131e:	4b05      	ldr	r3, [pc, #20]	; (8001334 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	0b5b      	lsrs	r3, r3, #13
 8001324:	f003 0307 	and.w	r3, r3, #7
 8001328:	4903      	ldr	r1, [pc, #12]	; (8001338 <HAL_RCC_GetPCLK2Freq+0x24>)
 800132a:	5ccb      	ldrb	r3, [r1, r3]
 800132c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001330:	4618      	mov	r0, r3
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40023800 	.word	0x40023800
 8001338:	08002e14 	.word	0x08002e14

0800133c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800133c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001340:	b0ae      	sub	sp, #184	; 0xb8
 8001342:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001344:	2300      	movs	r3, #0
 8001346:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800134a:	2300      	movs	r3, #0
 800134c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001350:	2300      	movs	r3, #0
 8001352:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001356:	2300      	movs	r3, #0
 8001358:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800135c:	2300      	movs	r3, #0
 800135e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001362:	4bcb      	ldr	r3, [pc, #812]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 030c 	and.w	r3, r3, #12
 800136a:	2b0c      	cmp	r3, #12
 800136c:	f200 8206 	bhi.w	800177c <HAL_RCC_GetSysClockFreq+0x440>
 8001370:	a201      	add	r2, pc, #4	; (adr r2, 8001378 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001376:	bf00      	nop
 8001378:	080013ad 	.word	0x080013ad
 800137c:	0800177d 	.word	0x0800177d
 8001380:	0800177d 	.word	0x0800177d
 8001384:	0800177d 	.word	0x0800177d
 8001388:	080013b5 	.word	0x080013b5
 800138c:	0800177d 	.word	0x0800177d
 8001390:	0800177d 	.word	0x0800177d
 8001394:	0800177d 	.word	0x0800177d
 8001398:	080013bd 	.word	0x080013bd
 800139c:	0800177d 	.word	0x0800177d
 80013a0:	0800177d 	.word	0x0800177d
 80013a4:	0800177d 	.word	0x0800177d
 80013a8:	080015ad 	.word	0x080015ad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013ac:	4bb9      	ldr	r3, [pc, #740]	; (8001694 <HAL_RCC_GetSysClockFreq+0x358>)
 80013ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80013b2:	e1e7      	b.n	8001784 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013b4:	4bb8      	ldr	r3, [pc, #736]	; (8001698 <HAL_RCC_GetSysClockFreq+0x35c>)
 80013b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80013ba:	e1e3      	b.n	8001784 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013bc:	4bb4      	ldr	r3, [pc, #720]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013c8:	4bb1      	ldr	r3, [pc, #708]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d071      	beq.n	80014b8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013d4:	4bae      	ldr	r3, [pc, #696]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	2200      	movs	r2, #0
 80013dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80013e0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80013e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80013e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80013f0:	2300      	movs	r3, #0
 80013f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80013f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80013fa:	4622      	mov	r2, r4
 80013fc:	462b      	mov	r3, r5
 80013fe:	f04f 0000 	mov.w	r0, #0
 8001402:	f04f 0100 	mov.w	r1, #0
 8001406:	0159      	lsls	r1, r3, #5
 8001408:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800140c:	0150      	lsls	r0, r2, #5
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4621      	mov	r1, r4
 8001414:	1a51      	subs	r1, r2, r1
 8001416:	6439      	str	r1, [r7, #64]	; 0x40
 8001418:	4629      	mov	r1, r5
 800141a:	eb63 0301 	sbc.w	r3, r3, r1
 800141e:	647b      	str	r3, [r7, #68]	; 0x44
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800142c:	4649      	mov	r1, r9
 800142e:	018b      	lsls	r3, r1, #6
 8001430:	4641      	mov	r1, r8
 8001432:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001436:	4641      	mov	r1, r8
 8001438:	018a      	lsls	r2, r1, #6
 800143a:	4641      	mov	r1, r8
 800143c:	1a51      	subs	r1, r2, r1
 800143e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001440:	4649      	mov	r1, r9
 8001442:	eb63 0301 	sbc.w	r3, r3, r1
 8001446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001454:	4649      	mov	r1, r9
 8001456:	00cb      	lsls	r3, r1, #3
 8001458:	4641      	mov	r1, r8
 800145a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800145e:	4641      	mov	r1, r8
 8001460:	00ca      	lsls	r2, r1, #3
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	4603      	mov	r3, r0
 8001468:	4622      	mov	r2, r4
 800146a:	189b      	adds	r3, r3, r2
 800146c:	633b      	str	r3, [r7, #48]	; 0x30
 800146e:	462b      	mov	r3, r5
 8001470:	460a      	mov	r2, r1
 8001472:	eb42 0303 	adc.w	r3, r2, r3
 8001476:	637b      	str	r3, [r7, #52]	; 0x34
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	f04f 0300 	mov.w	r3, #0
 8001480:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001484:	4629      	mov	r1, r5
 8001486:	024b      	lsls	r3, r1, #9
 8001488:	4621      	mov	r1, r4
 800148a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800148e:	4621      	mov	r1, r4
 8001490:	024a      	lsls	r2, r1, #9
 8001492:	4610      	mov	r0, r2
 8001494:	4619      	mov	r1, r3
 8001496:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800149a:	2200      	movs	r2, #0
 800149c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80014a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80014a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80014a8:	f7fe ff0a 	bl	80002c0 <__aeabi_uldivmod>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4613      	mov	r3, r2
 80014b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80014b6:	e067      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014b8:	4b75      	ldr	r3, [pc, #468]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	099b      	lsrs	r3, r3, #6
 80014be:	2200      	movs	r2, #0
 80014c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80014c4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80014c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80014cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80014d2:	2300      	movs	r3, #0
 80014d4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80014d6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80014da:	4622      	mov	r2, r4
 80014dc:	462b      	mov	r3, r5
 80014de:	f04f 0000 	mov.w	r0, #0
 80014e2:	f04f 0100 	mov.w	r1, #0
 80014e6:	0159      	lsls	r1, r3, #5
 80014e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014ec:	0150      	lsls	r0, r2, #5
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	4621      	mov	r1, r4
 80014f4:	1a51      	subs	r1, r2, r1
 80014f6:	62b9      	str	r1, [r7, #40]	; 0x28
 80014f8:	4629      	mov	r1, r5
 80014fa:	eb63 0301 	sbc.w	r3, r3, r1
 80014fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001500:	f04f 0200 	mov.w	r2, #0
 8001504:	f04f 0300 	mov.w	r3, #0
 8001508:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800150c:	4649      	mov	r1, r9
 800150e:	018b      	lsls	r3, r1, #6
 8001510:	4641      	mov	r1, r8
 8001512:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001516:	4641      	mov	r1, r8
 8001518:	018a      	lsls	r2, r1, #6
 800151a:	4641      	mov	r1, r8
 800151c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001520:	4649      	mov	r1, r9
 8001522:	eb63 0b01 	sbc.w	fp, r3, r1
 8001526:	f04f 0200 	mov.w	r2, #0
 800152a:	f04f 0300 	mov.w	r3, #0
 800152e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001532:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001536:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800153a:	4692      	mov	sl, r2
 800153c:	469b      	mov	fp, r3
 800153e:	4623      	mov	r3, r4
 8001540:	eb1a 0303 	adds.w	r3, sl, r3
 8001544:	623b      	str	r3, [r7, #32]
 8001546:	462b      	mov	r3, r5
 8001548:	eb4b 0303 	adc.w	r3, fp, r3
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
 800154e:	f04f 0200 	mov.w	r2, #0
 8001552:	f04f 0300 	mov.w	r3, #0
 8001556:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800155a:	4629      	mov	r1, r5
 800155c:	028b      	lsls	r3, r1, #10
 800155e:	4621      	mov	r1, r4
 8001560:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001564:	4621      	mov	r1, r4
 8001566:	028a      	lsls	r2, r1, #10
 8001568:	4610      	mov	r0, r2
 800156a:	4619      	mov	r1, r3
 800156c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001570:	2200      	movs	r2, #0
 8001572:	673b      	str	r3, [r7, #112]	; 0x70
 8001574:	677a      	str	r2, [r7, #116]	; 0x74
 8001576:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800157a:	f7fe fea1 	bl	80002c0 <__aeabi_uldivmod>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4613      	mov	r3, r2
 8001584:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001588:	4b41      	ldr	r3, [pc, #260]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	0c1b      	lsrs	r3, r3, #16
 800158e:	f003 0303 	and.w	r3, r3, #3
 8001592:	3301      	adds	r3, #1
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800159a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800159e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80015a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80015aa:	e0eb      	b.n	8001784 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015ac:	4b38      	ldr	r3, [pc, #224]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015b8:	4b35      	ldr	r3, [pc, #212]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d06b      	beq.n	800169c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c4:	4b32      	ldr	r3, [pc, #200]	; (8001690 <HAL_RCC_GetSysClockFreq+0x354>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	099b      	lsrs	r3, r3, #6
 80015ca:	2200      	movs	r2, #0
 80015cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80015ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80015d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015d6:	663b      	str	r3, [r7, #96]	; 0x60
 80015d8:	2300      	movs	r3, #0
 80015da:	667b      	str	r3, [r7, #100]	; 0x64
 80015dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80015e0:	4622      	mov	r2, r4
 80015e2:	462b      	mov	r3, r5
 80015e4:	f04f 0000 	mov.w	r0, #0
 80015e8:	f04f 0100 	mov.w	r1, #0
 80015ec:	0159      	lsls	r1, r3, #5
 80015ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015f2:	0150      	lsls	r0, r2, #5
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4621      	mov	r1, r4
 80015fa:	1a51      	subs	r1, r2, r1
 80015fc:	61b9      	str	r1, [r7, #24]
 80015fe:	4629      	mov	r1, r5
 8001600:	eb63 0301 	sbc.w	r3, r3, r1
 8001604:	61fb      	str	r3, [r7, #28]
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001612:	4659      	mov	r1, fp
 8001614:	018b      	lsls	r3, r1, #6
 8001616:	4651      	mov	r1, sl
 8001618:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800161c:	4651      	mov	r1, sl
 800161e:	018a      	lsls	r2, r1, #6
 8001620:	4651      	mov	r1, sl
 8001622:	ebb2 0801 	subs.w	r8, r2, r1
 8001626:	4659      	mov	r1, fp
 8001628:	eb63 0901 	sbc.w	r9, r3, r1
 800162c:	f04f 0200 	mov.w	r2, #0
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001638:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800163c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001640:	4690      	mov	r8, r2
 8001642:	4699      	mov	r9, r3
 8001644:	4623      	mov	r3, r4
 8001646:	eb18 0303 	adds.w	r3, r8, r3
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	462b      	mov	r3, r5
 800164e:	eb49 0303 	adc.w	r3, r9, r3
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001660:	4629      	mov	r1, r5
 8001662:	024b      	lsls	r3, r1, #9
 8001664:	4621      	mov	r1, r4
 8001666:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800166a:	4621      	mov	r1, r4
 800166c:	024a      	lsls	r2, r1, #9
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001676:	2200      	movs	r2, #0
 8001678:	65bb      	str	r3, [r7, #88]	; 0x58
 800167a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800167c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001680:	f7fe fe1e 	bl	80002c0 <__aeabi_uldivmod>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4613      	mov	r3, r2
 800168a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800168e:	e065      	b.n	800175c <HAL_RCC_GetSysClockFreq+0x420>
 8001690:	40023800 	.word	0x40023800
 8001694:	00f42400 	.word	0x00f42400
 8001698:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800169c:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <HAL_RCC_GetSysClockFreq+0x458>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	099b      	lsrs	r3, r3, #6
 80016a2:	2200      	movs	r2, #0
 80016a4:	4618      	mov	r0, r3
 80016a6:	4611      	mov	r1, r2
 80016a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016ac:	653b      	str	r3, [r7, #80]	; 0x50
 80016ae:	2300      	movs	r3, #0
 80016b0:	657b      	str	r3, [r7, #84]	; 0x54
 80016b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80016b6:	4642      	mov	r2, r8
 80016b8:	464b      	mov	r3, r9
 80016ba:	f04f 0000 	mov.w	r0, #0
 80016be:	f04f 0100 	mov.w	r1, #0
 80016c2:	0159      	lsls	r1, r3, #5
 80016c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016c8:	0150      	lsls	r0, r2, #5
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4641      	mov	r1, r8
 80016d0:	1a51      	subs	r1, r2, r1
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	4649      	mov	r1, r9
 80016d6:	eb63 0301 	sbc.w	r3, r3, r1
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80016e8:	4659      	mov	r1, fp
 80016ea:	018b      	lsls	r3, r1, #6
 80016ec:	4651      	mov	r1, sl
 80016ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016f2:	4651      	mov	r1, sl
 80016f4:	018a      	lsls	r2, r1, #6
 80016f6:	4651      	mov	r1, sl
 80016f8:	1a54      	subs	r4, r2, r1
 80016fa:	4659      	mov	r1, fp
 80016fc:	eb63 0501 	sbc.w	r5, r3, r1
 8001700:	f04f 0200 	mov.w	r2, #0
 8001704:	f04f 0300 	mov.w	r3, #0
 8001708:	00eb      	lsls	r3, r5, #3
 800170a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800170e:	00e2      	lsls	r2, r4, #3
 8001710:	4614      	mov	r4, r2
 8001712:	461d      	mov	r5, r3
 8001714:	4643      	mov	r3, r8
 8001716:	18e3      	adds	r3, r4, r3
 8001718:	603b      	str	r3, [r7, #0]
 800171a:	464b      	mov	r3, r9
 800171c:	eb45 0303 	adc.w	r3, r5, r3
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800172e:	4629      	mov	r1, r5
 8001730:	028b      	lsls	r3, r1, #10
 8001732:	4621      	mov	r1, r4
 8001734:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001738:	4621      	mov	r1, r4
 800173a:	028a      	lsls	r2, r1, #10
 800173c:	4610      	mov	r0, r2
 800173e:	4619      	mov	r1, r3
 8001740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001744:	2200      	movs	r2, #0
 8001746:	64bb      	str	r3, [r7, #72]	; 0x48
 8001748:	64fa      	str	r2, [r7, #76]	; 0x4c
 800174a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800174e:	f7fe fdb7 	bl	80002c0 <__aeabi_uldivmod>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4613      	mov	r3, r2
 8001758:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800175c:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <HAL_RCC_GetSysClockFreq+0x458>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	0f1b      	lsrs	r3, r3, #28
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800176a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800176e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001772:	fbb2 f3f3 	udiv	r3, r2, r3
 8001776:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800177a:	e003      	b.n	8001784 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <HAL_RCC_GetSysClockFreq+0x45c>)
 800177e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001782:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001784:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001788:	4618      	mov	r0, r3
 800178a:	37b8      	adds	r7, #184	; 0xb8
 800178c:	46bd      	mov	sp, r7
 800178e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800
 8001798:	00f42400 	.word	0x00f42400

0800179c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d101      	bne.n	80017ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e28d      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f000 8083 	beq.w	80018c2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80017bc:	4b94      	ldr	r3, [pc, #592]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f003 030c 	and.w	r3, r3, #12
 80017c4:	2b04      	cmp	r3, #4
 80017c6:	d019      	beq.n	80017fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017c8:	4b91      	ldr	r3, [pc, #580]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80017d0:	2b08      	cmp	r3, #8
 80017d2:	d106      	bne.n	80017e2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017d4:	4b8e      	ldr	r3, [pc, #568]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017e0:	d00c      	beq.n	80017fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017e2:	4b8b      	ldr	r3, [pc, #556]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80017ea:	2b0c      	cmp	r3, #12
 80017ec:	d112      	bne.n	8001814 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ee:	4b88      	ldr	r3, [pc, #544]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017fa:	d10b      	bne.n	8001814 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017fc:	4b84      	ldr	r3, [pc, #528]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001804:	2b00      	cmp	r3, #0
 8001806:	d05b      	beq.n	80018c0 <HAL_RCC_OscConfig+0x124>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d157      	bne.n	80018c0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e25a      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800181c:	d106      	bne.n	800182c <HAL_RCC_OscConfig+0x90>
 800181e:	4b7c      	ldr	r3, [pc, #496]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a7b      	ldr	r2, [pc, #492]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001824:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	e01d      	b.n	8001868 <HAL_RCC_OscConfig+0xcc>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001834:	d10c      	bne.n	8001850 <HAL_RCC_OscConfig+0xb4>
 8001836:	4b76      	ldr	r3, [pc, #472]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a75      	ldr	r2, [pc, #468]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800183c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001840:	6013      	str	r3, [r2, #0]
 8001842:	4b73      	ldr	r3, [pc, #460]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a72      	ldr	r2, [pc, #456]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001848:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	e00b      	b.n	8001868 <HAL_RCC_OscConfig+0xcc>
 8001850:	4b6f      	ldr	r3, [pc, #444]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a6e      	ldr	r2, [pc, #440]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001856:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800185a:	6013      	str	r3, [r2, #0]
 800185c:	4b6c      	ldr	r3, [pc, #432]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a6b      	ldr	r2, [pc, #428]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d013      	beq.n	8001898 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001870:	f7ff f96e 	bl	8000b50 <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001878:	f7ff f96a 	bl	8000b50 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b64      	cmp	r3, #100	; 0x64
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e21f      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188a:	4b61      	ldr	r3, [pc, #388]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d0f0      	beq.n	8001878 <HAL_RCC_OscConfig+0xdc>
 8001896:	e014      	b.n	80018c2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001898:	f7ff f95a 	bl	8000b50 <HAL_GetTick>
 800189c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018a0:	f7ff f956 	bl	8000b50 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b64      	cmp	r3, #100	; 0x64
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e20b      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018b2:	4b57      	ldr	r3, [pc, #348]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1f0      	bne.n	80018a0 <HAL_RCC_OscConfig+0x104>
 80018be:	e000      	b.n	80018c2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d06f      	beq.n	80019ae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80018ce:	4b50      	ldr	r3, [pc, #320]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f003 030c 	and.w	r3, r3, #12
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d017      	beq.n	800190a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80018da:	4b4d      	ldr	r3, [pc, #308]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80018e2:	2b08      	cmp	r3, #8
 80018e4:	d105      	bne.n	80018f2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80018e6:	4b4a      	ldr	r3, [pc, #296]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d00b      	beq.n	800190a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018f2:	4b47      	ldr	r3, [pc, #284]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80018fa:	2b0c      	cmp	r3, #12
 80018fc:	d11c      	bne.n	8001938 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018fe:	4b44      	ldr	r3, [pc, #272]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d116      	bne.n	8001938 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800190a:	4b41      	ldr	r3, [pc, #260]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d005      	beq.n	8001922 <HAL_RCC_OscConfig+0x186>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d001      	beq.n	8001922 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e1d3      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001922:	4b3b      	ldr	r3, [pc, #236]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	691b      	ldr	r3, [r3, #16]
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	4937      	ldr	r1, [pc, #220]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001932:	4313      	orrs	r3, r2
 8001934:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001936:	e03a      	b.n	80019ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d020      	beq.n	8001982 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001940:	4b34      	ldr	r3, [pc, #208]	; (8001a14 <HAL_RCC_OscConfig+0x278>)
 8001942:	2201      	movs	r2, #1
 8001944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001946:	f7ff f903 	bl	8000b50 <HAL_GetTick>
 800194a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800194c:	e008      	b.n	8001960 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800194e:	f7ff f8ff 	bl	8000b50 <HAL_GetTick>
 8001952:	4602      	mov	r2, r0
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	2b02      	cmp	r3, #2
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e1b4      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001960:	4b2b      	ldr	r3, [pc, #172]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0302 	and.w	r3, r3, #2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d0f0      	beq.n	800194e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196c:	4b28      	ldr	r3, [pc, #160]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	691b      	ldr	r3, [r3, #16]
 8001978:	00db      	lsls	r3, r3, #3
 800197a:	4925      	ldr	r1, [pc, #148]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 800197c:	4313      	orrs	r3, r2
 800197e:	600b      	str	r3, [r1, #0]
 8001980:	e015      	b.n	80019ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001982:	4b24      	ldr	r3, [pc, #144]	; (8001a14 <HAL_RCC_OscConfig+0x278>)
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001988:	f7ff f8e2 	bl	8000b50 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001990:	f7ff f8de 	bl	8000b50 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e193      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a2:	4b1b      	ldr	r3, [pc, #108]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d036      	beq.n	8001a28 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d016      	beq.n	80019f0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019c2:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <HAL_RCC_OscConfig+0x27c>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c8:	f7ff f8c2 	bl	8000b50 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019d0:	f7ff f8be 	bl	8000b50 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e173      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e2:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <HAL_RCC_OscConfig+0x274>)
 80019e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d0f0      	beq.n	80019d0 <HAL_RCC_OscConfig+0x234>
 80019ee:	e01b      	b.n	8001a28 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019f0:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <HAL_RCC_OscConfig+0x27c>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f6:	f7ff f8ab 	bl	8000b50 <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019fc:	e00e      	b.n	8001a1c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019fe:	f7ff f8a7 	bl	8000b50 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d907      	bls.n	8001a1c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e15c      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
 8001a10:	40023800 	.word	0x40023800
 8001a14:	42470000 	.word	0x42470000
 8001a18:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a1c:	4b8a      	ldr	r3, [pc, #552]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1ea      	bne.n	80019fe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 8097 	beq.w	8001b64 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a36:	2300      	movs	r3, #0
 8001a38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a3a:	4b83      	ldr	r3, [pc, #524]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d10f      	bne.n	8001a66 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	4b7f      	ldr	r3, [pc, #508]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	4a7e      	ldr	r2, [pc, #504]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a54:	6413      	str	r3, [r2, #64]	; 0x40
 8001a56:	4b7c      	ldr	r3, [pc, #496]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a62:	2301      	movs	r3, #1
 8001a64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a66:	4b79      	ldr	r3, [pc, #484]	; (8001c4c <HAL_RCC_OscConfig+0x4b0>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d118      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a72:	4b76      	ldr	r3, [pc, #472]	; (8001c4c <HAL_RCC_OscConfig+0x4b0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a75      	ldr	r2, [pc, #468]	; (8001c4c <HAL_RCC_OscConfig+0x4b0>)
 8001a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a7e:	f7ff f867 	bl	8000b50 <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a86:	f7ff f863 	bl	8000b50 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e118      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a98:	4b6c      	ldr	r3, [pc, #432]	; (8001c4c <HAL_RCC_OscConfig+0x4b0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f0      	beq.n	8001a86 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d106      	bne.n	8001aba <HAL_RCC_OscConfig+0x31e>
 8001aac:	4b66      	ldr	r3, [pc, #408]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ab0:	4a65      	ldr	r2, [pc, #404]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	6713      	str	r3, [r2, #112]	; 0x70
 8001ab8:	e01c      	b.n	8001af4 <HAL_RCC_OscConfig+0x358>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	2b05      	cmp	r3, #5
 8001ac0:	d10c      	bne.n	8001adc <HAL_RCC_OscConfig+0x340>
 8001ac2:	4b61      	ldr	r3, [pc, #388]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ac6:	4a60      	ldr	r2, [pc, #384]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ac8:	f043 0304 	orr.w	r3, r3, #4
 8001acc:	6713      	str	r3, [r2, #112]	; 0x70
 8001ace:	4b5e      	ldr	r3, [pc, #376]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ad2:	4a5d      	ldr	r2, [pc, #372]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6713      	str	r3, [r2, #112]	; 0x70
 8001ada:	e00b      	b.n	8001af4 <HAL_RCC_OscConfig+0x358>
 8001adc:	4b5a      	ldr	r3, [pc, #360]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ae0:	4a59      	ldr	r2, [pc, #356]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ae2:	f023 0301 	bic.w	r3, r3, #1
 8001ae6:	6713      	str	r3, [r2, #112]	; 0x70
 8001ae8:	4b57      	ldr	r3, [pc, #348]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aec:	4a56      	ldr	r2, [pc, #344]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001aee:	f023 0304 	bic.w	r3, r3, #4
 8001af2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d015      	beq.n	8001b28 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afc:	f7ff f828 	bl	8000b50 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b02:	e00a      	b.n	8001b1a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b04:	f7ff f824 	bl	8000b50 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e0d7      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b1a:	4b4b      	ldr	r3, [pc, #300]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0ee      	beq.n	8001b04 <HAL_RCC_OscConfig+0x368>
 8001b26:	e014      	b.n	8001b52 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b28:	f7ff f812 	bl	8000b50 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b2e:	e00a      	b.n	8001b46 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b30:	f7ff f80e 	bl	8000b50 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e0c1      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b46:	4b40      	ldr	r3, [pc, #256]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1ee      	bne.n	8001b30 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b52:	7dfb      	ldrb	r3, [r7, #23]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d105      	bne.n	8001b64 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b58:	4b3b      	ldr	r3, [pc, #236]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5c:	4a3a      	ldr	r2, [pc, #232]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b62:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f000 80ad 	beq.w	8001cc8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b6e:	4b36      	ldr	r3, [pc, #216]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 030c 	and.w	r3, r3, #12
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d060      	beq.n	8001c3c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d145      	bne.n	8001c0e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b82:	4b33      	ldr	r3, [pc, #204]	; (8001c50 <HAL_RCC_OscConfig+0x4b4>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b88:	f7fe ffe2 	bl	8000b50 <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b90:	f7fe ffde 	bl	8000b50 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e093      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba2:	4b29      	ldr	r3, [pc, #164]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69da      	ldr	r2, [r3, #28]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbc:	019b      	lsls	r3, r3, #6
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc4:	085b      	lsrs	r3, r3, #1
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	041b      	lsls	r3, r3, #16
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd0:	061b      	lsls	r3, r3, #24
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	071b      	lsls	r3, r3, #28
 8001bda:	491b      	ldr	r1, [pc, #108]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001be0:	4b1b      	ldr	r3, [pc, #108]	; (8001c50 <HAL_RCC_OscConfig+0x4b4>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be6:	f7fe ffb3 	bl	8000b50 <HAL_GetTick>
 8001bea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bec:	e008      	b.n	8001c00 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bee:	f7fe ffaf 	bl	8000b50 <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e064      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0f0      	beq.n	8001bee <HAL_RCC_OscConfig+0x452>
 8001c0c:	e05c      	b.n	8001cc8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c0e:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <HAL_RCC_OscConfig+0x4b4>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c14:	f7fe ff9c 	bl	8000b50 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1c:	f7fe ff98 	bl	8000b50 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e04d      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <HAL_RCC_OscConfig+0x4ac>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x480>
 8001c3a:	e045      	b.n	8001cc8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d107      	bne.n	8001c54 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e040      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40007000 	.word	0x40007000
 8001c50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c54:	4b1f      	ldr	r3, [pc, #124]	; (8001cd4 <HAL_RCC_OscConfig+0x538>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d030      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d129      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d122      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001c84:	4013      	ands	r3, r2
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d119      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c9a:	085b      	lsrs	r3, r3, #1
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d10f      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d107      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d001      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800

08001cd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e03f      	b.n	8001d6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d106      	bne.n	8001d04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7fe fe06 	bl	8000910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2224      	movs	r2, #36	; 0x24
 8001d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	68da      	ldr	r2, [r3, #12]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 f929 	bl	8001f74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	691a      	ldr	r2, [r3, #16]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	695a      	ldr	r2, [r3, #20]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2220      	movs	r2, #32
 8001d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2220      	movs	r2, #32
 8001d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b08a      	sub	sp, #40	; 0x28
 8001d76:	af02      	add	r7, sp, #8
 8001d78:	60f8      	str	r0, [r7, #12]
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	603b      	str	r3, [r7, #0]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b20      	cmp	r3, #32
 8001d90:	d17c      	bne.n	8001e8c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d002      	beq.n	8001d9e <HAL_UART_Transmit+0x2c>
 8001d98:	88fb      	ldrh	r3, [r7, #6]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d101      	bne.n	8001da2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e075      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d101      	bne.n	8001db0 <HAL_UART_Transmit+0x3e>
 8001dac:	2302      	movs	r3, #2
 8001dae:	e06e      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2221      	movs	r2, #33	; 0x21
 8001dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001dc6:	f7fe fec3 	bl	8000b50 <HAL_GetTick>
 8001dca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	88fa      	ldrh	r2, [r7, #6]
 8001dd0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	88fa      	ldrh	r2, [r7, #6]
 8001dd6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001de0:	d108      	bne.n	8001df4 <HAL_UART_Transmit+0x82>
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d104      	bne.n	8001df4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	61bb      	str	r3, [r7, #24]
 8001df2:	e003      	b.n	8001dfc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001e04:	e02a      	b.n	8001e5c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2180      	movs	r1, #128	; 0x80
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f000 f840 	bl	8001e96 <UART_WaitOnFlagUntilTimeout>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e036      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d10b      	bne.n	8001e3e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	881b      	ldrh	r3, [r3, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	3302      	adds	r3, #2
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	e007      	b.n	8001e4e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	781a      	ldrb	r2, [r3, #0]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	3b01      	subs	r3, #1
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1cf      	bne.n	8001e06 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2140      	movs	r1, #64	; 0x40
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f000 f810 	bl	8001e96 <UART_WaitOnFlagUntilTimeout>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e006      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2220      	movs	r2, #32
 8001e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	e000      	b.n	8001e8e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001e8c:	2302      	movs	r3, #2
  }
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3720      	adds	r7, #32
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b090      	sub	sp, #64	; 0x40
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	60f8      	str	r0, [r7, #12]
 8001e9e:	60b9      	str	r1, [r7, #8]
 8001ea0:	603b      	str	r3, [r7, #0]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ea6:	e050      	b.n	8001f4a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ea8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001eaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001eae:	d04c      	beq.n	8001f4a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001eb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d007      	beq.n	8001ec6 <UART_WaitOnFlagUntilTimeout+0x30>
 8001eb6:	f7fe fe4b 	bl	8000b50 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d241      	bcs.n	8001f4a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	330c      	adds	r3, #12
 8001ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ed0:	e853 3f00 	ldrex	r3, [r3]
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001edc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	330c      	adds	r3, #12
 8001ee4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ee6:	637a      	str	r2, [r7, #52]	; 0x34
 8001ee8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001eea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001eec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001eee:	e841 2300 	strex	r3, r2, [r1]
 8001ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1e5      	bne.n	8001ec6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	3314      	adds	r3, #20
 8001f00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	e853 3f00 	ldrex	r3, [r3]
 8001f08:	613b      	str	r3, [r7, #16]
   return(result);
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	f023 0301 	bic.w	r3, r3, #1
 8001f10:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	3314      	adds	r3, #20
 8001f18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f1a:	623a      	str	r2, [r7, #32]
 8001f1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f1e:	69f9      	ldr	r1, [r7, #28]
 8001f20:	6a3a      	ldr	r2, [r7, #32]
 8001f22:	e841 2300 	strex	r3, r2, [r1]
 8001f26:	61bb      	str	r3, [r7, #24]
   return(result);
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1e5      	bne.n	8001efa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2220      	movs	r2, #32
 8001f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2220      	movs	r2, #32
 8001f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e00f      	b.n	8001f6a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	4013      	ands	r3, r2
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	bf0c      	ite	eq
 8001f5a:	2301      	moveq	r3, #1
 8001f5c:	2300      	movne	r3, #0
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	461a      	mov	r2, r3
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d09f      	beq.n	8001ea8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3740      	adds	r7, #64	; 0x40
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f78:	b0c0      	sub	sp, #256	; 0x100
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f90:	68d9      	ldr	r1, [r3, #12]
 8001f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	ea40 0301 	orr.w	r3, r0, r1
 8001f9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	431a      	orrs	r2, r3
 8001fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001fcc:	f021 010c 	bic.w	r1, r1, #12
 8001fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001fda:	430b      	orrs	r3, r1
 8001fdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fee:	6999      	ldr	r1, [r3, #24]
 8001ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	ea40 0301 	orr.w	r3, r0, r1
 8001ffa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b8f      	ldr	r3, [pc, #572]	; (8002240 <UART_SetConfig+0x2cc>)
 8002004:	429a      	cmp	r2, r3
 8002006:	d005      	beq.n	8002014 <UART_SetConfig+0xa0>
 8002008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	4b8d      	ldr	r3, [pc, #564]	; (8002244 <UART_SetConfig+0x2d0>)
 8002010:	429a      	cmp	r2, r3
 8002012:	d104      	bne.n	800201e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002014:	f7ff f97e 	bl	8001314 <HAL_RCC_GetPCLK2Freq>
 8002018:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800201c:	e003      	b.n	8002026 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800201e:	f7ff f965 	bl	80012ec <HAL_RCC_GetPCLK1Freq>
 8002022:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002030:	f040 810c 	bne.w	800224c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002034:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002038:	2200      	movs	r2, #0
 800203a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800203e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002042:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002046:	4622      	mov	r2, r4
 8002048:	462b      	mov	r3, r5
 800204a:	1891      	adds	r1, r2, r2
 800204c:	65b9      	str	r1, [r7, #88]	; 0x58
 800204e:	415b      	adcs	r3, r3
 8002050:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002052:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002056:	4621      	mov	r1, r4
 8002058:	eb12 0801 	adds.w	r8, r2, r1
 800205c:	4629      	mov	r1, r5
 800205e:	eb43 0901 	adc.w	r9, r3, r1
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	f04f 0300 	mov.w	r3, #0
 800206a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800206e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002072:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002076:	4690      	mov	r8, r2
 8002078:	4699      	mov	r9, r3
 800207a:	4623      	mov	r3, r4
 800207c:	eb18 0303 	adds.w	r3, r8, r3
 8002080:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002084:	462b      	mov	r3, r5
 8002086:	eb49 0303 	adc.w	r3, r9, r3
 800208a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800208e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800209a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800209e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80020a2:	460b      	mov	r3, r1
 80020a4:	18db      	adds	r3, r3, r3
 80020a6:	653b      	str	r3, [r7, #80]	; 0x50
 80020a8:	4613      	mov	r3, r2
 80020aa:	eb42 0303 	adc.w	r3, r2, r3
 80020ae:	657b      	str	r3, [r7, #84]	; 0x54
 80020b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80020b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80020b8:	f7fe f902 	bl	80002c0 <__aeabi_uldivmod>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4b61      	ldr	r3, [pc, #388]	; (8002248 <UART_SetConfig+0x2d4>)
 80020c2:	fba3 2302 	umull	r2, r3, r3, r2
 80020c6:	095b      	lsrs	r3, r3, #5
 80020c8:	011c      	lsls	r4, r3, #4
 80020ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020ce:	2200      	movs	r2, #0
 80020d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80020d4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80020d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80020dc:	4642      	mov	r2, r8
 80020de:	464b      	mov	r3, r9
 80020e0:	1891      	adds	r1, r2, r2
 80020e2:	64b9      	str	r1, [r7, #72]	; 0x48
 80020e4:	415b      	adcs	r3, r3
 80020e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80020ec:	4641      	mov	r1, r8
 80020ee:	eb12 0a01 	adds.w	sl, r2, r1
 80020f2:	4649      	mov	r1, r9
 80020f4:	eb43 0b01 	adc.w	fp, r3, r1
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	f04f 0300 	mov.w	r3, #0
 8002100:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002104:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002108:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800210c:	4692      	mov	sl, r2
 800210e:	469b      	mov	fp, r3
 8002110:	4643      	mov	r3, r8
 8002112:	eb1a 0303 	adds.w	r3, sl, r3
 8002116:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800211a:	464b      	mov	r3, r9
 800211c:	eb4b 0303 	adc.w	r3, fp, r3
 8002120:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002130:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002134:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002138:	460b      	mov	r3, r1
 800213a:	18db      	adds	r3, r3, r3
 800213c:	643b      	str	r3, [r7, #64]	; 0x40
 800213e:	4613      	mov	r3, r2
 8002140:	eb42 0303 	adc.w	r3, r2, r3
 8002144:	647b      	str	r3, [r7, #68]	; 0x44
 8002146:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800214a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800214e:	f7fe f8b7 	bl	80002c0 <__aeabi_uldivmod>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4611      	mov	r1, r2
 8002158:	4b3b      	ldr	r3, [pc, #236]	; (8002248 <UART_SetConfig+0x2d4>)
 800215a:	fba3 2301 	umull	r2, r3, r3, r1
 800215e:	095b      	lsrs	r3, r3, #5
 8002160:	2264      	movs	r2, #100	; 0x64
 8002162:	fb02 f303 	mul.w	r3, r2, r3
 8002166:	1acb      	subs	r3, r1, r3
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800216e:	4b36      	ldr	r3, [pc, #216]	; (8002248 <UART_SetConfig+0x2d4>)
 8002170:	fba3 2302 	umull	r2, r3, r3, r2
 8002174:	095b      	lsrs	r3, r3, #5
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800217c:	441c      	add	r4, r3
 800217e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002182:	2200      	movs	r2, #0
 8002184:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002188:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800218c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002190:	4642      	mov	r2, r8
 8002192:	464b      	mov	r3, r9
 8002194:	1891      	adds	r1, r2, r2
 8002196:	63b9      	str	r1, [r7, #56]	; 0x38
 8002198:	415b      	adcs	r3, r3
 800219a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800219c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021a0:	4641      	mov	r1, r8
 80021a2:	1851      	adds	r1, r2, r1
 80021a4:	6339      	str	r1, [r7, #48]	; 0x30
 80021a6:	4649      	mov	r1, r9
 80021a8:	414b      	adcs	r3, r1
 80021aa:	637b      	str	r3, [r7, #52]	; 0x34
 80021ac:	f04f 0200 	mov.w	r2, #0
 80021b0:	f04f 0300 	mov.w	r3, #0
 80021b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80021b8:	4659      	mov	r1, fp
 80021ba:	00cb      	lsls	r3, r1, #3
 80021bc:	4651      	mov	r1, sl
 80021be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021c2:	4651      	mov	r1, sl
 80021c4:	00ca      	lsls	r2, r1, #3
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	4603      	mov	r3, r0
 80021cc:	4642      	mov	r2, r8
 80021ce:	189b      	adds	r3, r3, r2
 80021d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80021d4:	464b      	mov	r3, r9
 80021d6:	460a      	mov	r2, r1
 80021d8:	eb42 0303 	adc.w	r3, r2, r3
 80021dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80021e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80021ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80021f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80021f4:	460b      	mov	r3, r1
 80021f6:	18db      	adds	r3, r3, r3
 80021f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80021fa:	4613      	mov	r3, r2
 80021fc:	eb42 0303 	adc.w	r3, r2, r3
 8002200:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002202:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002206:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800220a:	f7fe f859 	bl	80002c0 <__aeabi_uldivmod>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	4b0d      	ldr	r3, [pc, #52]	; (8002248 <UART_SetConfig+0x2d4>)
 8002214:	fba3 1302 	umull	r1, r3, r3, r2
 8002218:	095b      	lsrs	r3, r3, #5
 800221a:	2164      	movs	r1, #100	; 0x64
 800221c:	fb01 f303 	mul.w	r3, r1, r3
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	3332      	adds	r3, #50	; 0x32
 8002226:	4a08      	ldr	r2, [pc, #32]	; (8002248 <UART_SetConfig+0x2d4>)
 8002228:	fba2 2303 	umull	r2, r3, r2, r3
 800222c:	095b      	lsrs	r3, r3, #5
 800222e:	f003 0207 	and.w	r2, r3, #7
 8002232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4422      	add	r2, r4
 800223a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800223c:	e105      	b.n	800244a <UART_SetConfig+0x4d6>
 800223e:	bf00      	nop
 8002240:	40011000 	.word	0x40011000
 8002244:	40011400 	.word	0x40011400
 8002248:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800224c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002250:	2200      	movs	r2, #0
 8002252:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002256:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800225a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800225e:	4642      	mov	r2, r8
 8002260:	464b      	mov	r3, r9
 8002262:	1891      	adds	r1, r2, r2
 8002264:	6239      	str	r1, [r7, #32]
 8002266:	415b      	adcs	r3, r3
 8002268:	627b      	str	r3, [r7, #36]	; 0x24
 800226a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800226e:	4641      	mov	r1, r8
 8002270:	1854      	adds	r4, r2, r1
 8002272:	4649      	mov	r1, r9
 8002274:	eb43 0501 	adc.w	r5, r3, r1
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	f04f 0300 	mov.w	r3, #0
 8002280:	00eb      	lsls	r3, r5, #3
 8002282:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002286:	00e2      	lsls	r2, r4, #3
 8002288:	4614      	mov	r4, r2
 800228a:	461d      	mov	r5, r3
 800228c:	4643      	mov	r3, r8
 800228e:	18e3      	adds	r3, r4, r3
 8002290:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002294:	464b      	mov	r3, r9
 8002296:	eb45 0303 	adc.w	r3, r5, r3
 800229a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800229e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80022aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	f04f 0300 	mov.w	r3, #0
 80022b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80022ba:	4629      	mov	r1, r5
 80022bc:	008b      	lsls	r3, r1, #2
 80022be:	4621      	mov	r1, r4
 80022c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022c4:	4621      	mov	r1, r4
 80022c6:	008a      	lsls	r2, r1, #2
 80022c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80022cc:	f7fd fff8 	bl	80002c0 <__aeabi_uldivmod>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4b60      	ldr	r3, [pc, #384]	; (8002458 <UART_SetConfig+0x4e4>)
 80022d6:	fba3 2302 	umull	r2, r3, r3, r2
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	011c      	lsls	r4, r3, #4
 80022de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022e2:	2200      	movs	r2, #0
 80022e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80022e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80022ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80022f0:	4642      	mov	r2, r8
 80022f2:	464b      	mov	r3, r9
 80022f4:	1891      	adds	r1, r2, r2
 80022f6:	61b9      	str	r1, [r7, #24]
 80022f8:	415b      	adcs	r3, r3
 80022fa:	61fb      	str	r3, [r7, #28]
 80022fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002300:	4641      	mov	r1, r8
 8002302:	1851      	adds	r1, r2, r1
 8002304:	6139      	str	r1, [r7, #16]
 8002306:	4649      	mov	r1, r9
 8002308:	414b      	adcs	r3, r1
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	f04f 0300 	mov.w	r3, #0
 8002314:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002318:	4659      	mov	r1, fp
 800231a:	00cb      	lsls	r3, r1, #3
 800231c:	4651      	mov	r1, sl
 800231e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002322:	4651      	mov	r1, sl
 8002324:	00ca      	lsls	r2, r1, #3
 8002326:	4610      	mov	r0, r2
 8002328:	4619      	mov	r1, r3
 800232a:	4603      	mov	r3, r0
 800232c:	4642      	mov	r2, r8
 800232e:	189b      	adds	r3, r3, r2
 8002330:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002334:	464b      	mov	r3, r9
 8002336:	460a      	mov	r2, r1
 8002338:	eb42 0303 	adc.w	r3, r2, r3
 800233c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	67bb      	str	r3, [r7, #120]	; 0x78
 800234a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800234c:	f04f 0200 	mov.w	r2, #0
 8002350:	f04f 0300 	mov.w	r3, #0
 8002354:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002358:	4649      	mov	r1, r9
 800235a:	008b      	lsls	r3, r1, #2
 800235c:	4641      	mov	r1, r8
 800235e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002362:	4641      	mov	r1, r8
 8002364:	008a      	lsls	r2, r1, #2
 8002366:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800236a:	f7fd ffa9 	bl	80002c0 <__aeabi_uldivmod>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	4b39      	ldr	r3, [pc, #228]	; (8002458 <UART_SetConfig+0x4e4>)
 8002374:	fba3 1302 	umull	r1, r3, r3, r2
 8002378:	095b      	lsrs	r3, r3, #5
 800237a:	2164      	movs	r1, #100	; 0x64
 800237c:	fb01 f303 	mul.w	r3, r1, r3
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	3332      	adds	r3, #50	; 0x32
 8002386:	4a34      	ldr	r2, [pc, #208]	; (8002458 <UART_SetConfig+0x4e4>)
 8002388:	fba2 2303 	umull	r2, r3, r2, r3
 800238c:	095b      	lsrs	r3, r3, #5
 800238e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002392:	441c      	add	r4, r3
 8002394:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002398:	2200      	movs	r2, #0
 800239a:	673b      	str	r3, [r7, #112]	; 0x70
 800239c:	677a      	str	r2, [r7, #116]	; 0x74
 800239e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80023a2:	4642      	mov	r2, r8
 80023a4:	464b      	mov	r3, r9
 80023a6:	1891      	adds	r1, r2, r2
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	415b      	adcs	r3, r3
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023b2:	4641      	mov	r1, r8
 80023b4:	1851      	adds	r1, r2, r1
 80023b6:	6039      	str	r1, [r7, #0]
 80023b8:	4649      	mov	r1, r9
 80023ba:	414b      	adcs	r3, r1
 80023bc:	607b      	str	r3, [r7, #4]
 80023be:	f04f 0200 	mov.w	r2, #0
 80023c2:	f04f 0300 	mov.w	r3, #0
 80023c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80023ca:	4659      	mov	r1, fp
 80023cc:	00cb      	lsls	r3, r1, #3
 80023ce:	4651      	mov	r1, sl
 80023d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023d4:	4651      	mov	r1, sl
 80023d6:	00ca      	lsls	r2, r1, #3
 80023d8:	4610      	mov	r0, r2
 80023da:	4619      	mov	r1, r3
 80023dc:	4603      	mov	r3, r0
 80023de:	4642      	mov	r2, r8
 80023e0:	189b      	adds	r3, r3, r2
 80023e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80023e4:	464b      	mov	r3, r9
 80023e6:	460a      	mov	r2, r1
 80023e8:	eb42 0303 	adc.w	r3, r2, r3
 80023ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 80023ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	663b      	str	r3, [r7, #96]	; 0x60
 80023f8:	667a      	str	r2, [r7, #100]	; 0x64
 80023fa:	f04f 0200 	mov.w	r2, #0
 80023fe:	f04f 0300 	mov.w	r3, #0
 8002402:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002406:	4649      	mov	r1, r9
 8002408:	008b      	lsls	r3, r1, #2
 800240a:	4641      	mov	r1, r8
 800240c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002410:	4641      	mov	r1, r8
 8002412:	008a      	lsls	r2, r1, #2
 8002414:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002418:	f7fd ff52 	bl	80002c0 <__aeabi_uldivmod>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	4b0d      	ldr	r3, [pc, #52]	; (8002458 <UART_SetConfig+0x4e4>)
 8002422:	fba3 1302 	umull	r1, r3, r3, r2
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	2164      	movs	r1, #100	; 0x64
 800242a:	fb01 f303 	mul.w	r3, r1, r3
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	011b      	lsls	r3, r3, #4
 8002432:	3332      	adds	r3, #50	; 0x32
 8002434:	4a08      	ldr	r2, [pc, #32]	; (8002458 <UART_SetConfig+0x4e4>)
 8002436:	fba2 2303 	umull	r2, r3, r2, r3
 800243a:	095b      	lsrs	r3, r3, #5
 800243c:	f003 020f 	and.w	r2, r3, #15
 8002440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4422      	add	r2, r4
 8002448:	609a      	str	r2, [r3, #8]
}
 800244a:	bf00      	nop
 800244c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002450:	46bd      	mov	sp, r7
 8002452:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002456:	bf00      	nop
 8002458:	51eb851f 	.word	0x51eb851f

0800245c <__errno>:
 800245c:	4b01      	ldr	r3, [pc, #4]	; (8002464 <__errno+0x8>)
 800245e:	6818      	ldr	r0, [r3, #0]
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	2000000c 	.word	0x2000000c

08002468 <__libc_init_array>:
 8002468:	b570      	push	{r4, r5, r6, lr}
 800246a:	4d0d      	ldr	r5, [pc, #52]	; (80024a0 <__libc_init_array+0x38>)
 800246c:	4c0d      	ldr	r4, [pc, #52]	; (80024a4 <__libc_init_array+0x3c>)
 800246e:	1b64      	subs	r4, r4, r5
 8002470:	10a4      	asrs	r4, r4, #2
 8002472:	2600      	movs	r6, #0
 8002474:	42a6      	cmp	r6, r4
 8002476:	d109      	bne.n	800248c <__libc_init_array+0x24>
 8002478:	4d0b      	ldr	r5, [pc, #44]	; (80024a8 <__libc_init_array+0x40>)
 800247a:	4c0c      	ldr	r4, [pc, #48]	; (80024ac <__libc_init_array+0x44>)
 800247c:	f000 fc8e 	bl	8002d9c <_init>
 8002480:	1b64      	subs	r4, r4, r5
 8002482:	10a4      	asrs	r4, r4, #2
 8002484:	2600      	movs	r6, #0
 8002486:	42a6      	cmp	r6, r4
 8002488:	d105      	bne.n	8002496 <__libc_init_array+0x2e>
 800248a:	bd70      	pop	{r4, r5, r6, pc}
 800248c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002490:	4798      	blx	r3
 8002492:	3601      	adds	r6, #1
 8002494:	e7ee      	b.n	8002474 <__libc_init_array+0xc>
 8002496:	f855 3b04 	ldr.w	r3, [r5], #4
 800249a:	4798      	blx	r3
 800249c:	3601      	adds	r6, #1
 800249e:	e7f2      	b.n	8002486 <__libc_init_array+0x1e>
 80024a0:	08002e58 	.word	0x08002e58
 80024a4:	08002e58 	.word	0x08002e58
 80024a8:	08002e58 	.word	0x08002e58
 80024ac:	08002e5c 	.word	0x08002e5c

080024b0 <memset>:
 80024b0:	4402      	add	r2, r0
 80024b2:	4603      	mov	r3, r0
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d100      	bne.n	80024ba <memset+0xa>
 80024b8:	4770      	bx	lr
 80024ba:	f803 1b01 	strb.w	r1, [r3], #1
 80024be:	e7f9      	b.n	80024b4 <memset+0x4>

080024c0 <siprintf>:
 80024c0:	b40e      	push	{r1, r2, r3}
 80024c2:	b500      	push	{lr}
 80024c4:	b09c      	sub	sp, #112	; 0x70
 80024c6:	ab1d      	add	r3, sp, #116	; 0x74
 80024c8:	9002      	str	r0, [sp, #8]
 80024ca:	9006      	str	r0, [sp, #24]
 80024cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80024d0:	4809      	ldr	r0, [pc, #36]	; (80024f8 <siprintf+0x38>)
 80024d2:	9107      	str	r1, [sp, #28]
 80024d4:	9104      	str	r1, [sp, #16]
 80024d6:	4909      	ldr	r1, [pc, #36]	; (80024fc <siprintf+0x3c>)
 80024d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80024dc:	9105      	str	r1, [sp, #20]
 80024de:	6800      	ldr	r0, [r0, #0]
 80024e0:	9301      	str	r3, [sp, #4]
 80024e2:	a902      	add	r1, sp, #8
 80024e4:	f000 f868 	bl	80025b8 <_svfiprintf_r>
 80024e8:	9b02      	ldr	r3, [sp, #8]
 80024ea:	2200      	movs	r2, #0
 80024ec:	701a      	strb	r2, [r3, #0]
 80024ee:	b01c      	add	sp, #112	; 0x70
 80024f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80024f4:	b003      	add	sp, #12
 80024f6:	4770      	bx	lr
 80024f8:	2000000c 	.word	0x2000000c
 80024fc:	ffff0208 	.word	0xffff0208

08002500 <__ssputs_r>:
 8002500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002504:	688e      	ldr	r6, [r1, #8]
 8002506:	429e      	cmp	r6, r3
 8002508:	4682      	mov	sl, r0
 800250a:	460c      	mov	r4, r1
 800250c:	4690      	mov	r8, r2
 800250e:	461f      	mov	r7, r3
 8002510:	d838      	bhi.n	8002584 <__ssputs_r+0x84>
 8002512:	898a      	ldrh	r2, [r1, #12]
 8002514:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002518:	d032      	beq.n	8002580 <__ssputs_r+0x80>
 800251a:	6825      	ldr	r5, [r4, #0]
 800251c:	6909      	ldr	r1, [r1, #16]
 800251e:	eba5 0901 	sub.w	r9, r5, r1
 8002522:	6965      	ldr	r5, [r4, #20]
 8002524:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002528:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800252c:	3301      	adds	r3, #1
 800252e:	444b      	add	r3, r9
 8002530:	106d      	asrs	r5, r5, #1
 8002532:	429d      	cmp	r5, r3
 8002534:	bf38      	it	cc
 8002536:	461d      	movcc	r5, r3
 8002538:	0553      	lsls	r3, r2, #21
 800253a:	d531      	bpl.n	80025a0 <__ssputs_r+0xa0>
 800253c:	4629      	mov	r1, r5
 800253e:	f000 fb63 	bl	8002c08 <_malloc_r>
 8002542:	4606      	mov	r6, r0
 8002544:	b950      	cbnz	r0, 800255c <__ssputs_r+0x5c>
 8002546:	230c      	movs	r3, #12
 8002548:	f8ca 3000 	str.w	r3, [sl]
 800254c:	89a3      	ldrh	r3, [r4, #12]
 800254e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002552:	81a3      	strh	r3, [r4, #12]
 8002554:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800255c:	6921      	ldr	r1, [r4, #16]
 800255e:	464a      	mov	r2, r9
 8002560:	f000 fabe 	bl	8002ae0 <memcpy>
 8002564:	89a3      	ldrh	r3, [r4, #12]
 8002566:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800256a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800256e:	81a3      	strh	r3, [r4, #12]
 8002570:	6126      	str	r6, [r4, #16]
 8002572:	6165      	str	r5, [r4, #20]
 8002574:	444e      	add	r6, r9
 8002576:	eba5 0509 	sub.w	r5, r5, r9
 800257a:	6026      	str	r6, [r4, #0]
 800257c:	60a5      	str	r5, [r4, #8]
 800257e:	463e      	mov	r6, r7
 8002580:	42be      	cmp	r6, r7
 8002582:	d900      	bls.n	8002586 <__ssputs_r+0x86>
 8002584:	463e      	mov	r6, r7
 8002586:	6820      	ldr	r0, [r4, #0]
 8002588:	4632      	mov	r2, r6
 800258a:	4641      	mov	r1, r8
 800258c:	f000 fab6 	bl	8002afc <memmove>
 8002590:	68a3      	ldr	r3, [r4, #8]
 8002592:	1b9b      	subs	r3, r3, r6
 8002594:	60a3      	str	r3, [r4, #8]
 8002596:	6823      	ldr	r3, [r4, #0]
 8002598:	4433      	add	r3, r6
 800259a:	6023      	str	r3, [r4, #0]
 800259c:	2000      	movs	r0, #0
 800259e:	e7db      	b.n	8002558 <__ssputs_r+0x58>
 80025a0:	462a      	mov	r2, r5
 80025a2:	f000 fba5 	bl	8002cf0 <_realloc_r>
 80025a6:	4606      	mov	r6, r0
 80025a8:	2800      	cmp	r0, #0
 80025aa:	d1e1      	bne.n	8002570 <__ssputs_r+0x70>
 80025ac:	6921      	ldr	r1, [r4, #16]
 80025ae:	4650      	mov	r0, sl
 80025b0:	f000 fabe 	bl	8002b30 <_free_r>
 80025b4:	e7c7      	b.n	8002546 <__ssputs_r+0x46>
	...

080025b8 <_svfiprintf_r>:
 80025b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025bc:	4698      	mov	r8, r3
 80025be:	898b      	ldrh	r3, [r1, #12]
 80025c0:	061b      	lsls	r3, r3, #24
 80025c2:	b09d      	sub	sp, #116	; 0x74
 80025c4:	4607      	mov	r7, r0
 80025c6:	460d      	mov	r5, r1
 80025c8:	4614      	mov	r4, r2
 80025ca:	d50e      	bpl.n	80025ea <_svfiprintf_r+0x32>
 80025cc:	690b      	ldr	r3, [r1, #16]
 80025ce:	b963      	cbnz	r3, 80025ea <_svfiprintf_r+0x32>
 80025d0:	2140      	movs	r1, #64	; 0x40
 80025d2:	f000 fb19 	bl	8002c08 <_malloc_r>
 80025d6:	6028      	str	r0, [r5, #0]
 80025d8:	6128      	str	r0, [r5, #16]
 80025da:	b920      	cbnz	r0, 80025e6 <_svfiprintf_r+0x2e>
 80025dc:	230c      	movs	r3, #12
 80025de:	603b      	str	r3, [r7, #0]
 80025e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025e4:	e0d1      	b.n	800278a <_svfiprintf_r+0x1d2>
 80025e6:	2340      	movs	r3, #64	; 0x40
 80025e8:	616b      	str	r3, [r5, #20]
 80025ea:	2300      	movs	r3, #0
 80025ec:	9309      	str	r3, [sp, #36]	; 0x24
 80025ee:	2320      	movs	r3, #32
 80025f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80025f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80025f8:	2330      	movs	r3, #48	; 0x30
 80025fa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80027a4 <_svfiprintf_r+0x1ec>
 80025fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002602:	f04f 0901 	mov.w	r9, #1
 8002606:	4623      	mov	r3, r4
 8002608:	469a      	mov	sl, r3
 800260a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800260e:	b10a      	cbz	r2, 8002614 <_svfiprintf_r+0x5c>
 8002610:	2a25      	cmp	r2, #37	; 0x25
 8002612:	d1f9      	bne.n	8002608 <_svfiprintf_r+0x50>
 8002614:	ebba 0b04 	subs.w	fp, sl, r4
 8002618:	d00b      	beq.n	8002632 <_svfiprintf_r+0x7a>
 800261a:	465b      	mov	r3, fp
 800261c:	4622      	mov	r2, r4
 800261e:	4629      	mov	r1, r5
 8002620:	4638      	mov	r0, r7
 8002622:	f7ff ff6d 	bl	8002500 <__ssputs_r>
 8002626:	3001      	adds	r0, #1
 8002628:	f000 80aa 	beq.w	8002780 <_svfiprintf_r+0x1c8>
 800262c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800262e:	445a      	add	r2, fp
 8002630:	9209      	str	r2, [sp, #36]	; 0x24
 8002632:	f89a 3000 	ldrb.w	r3, [sl]
 8002636:	2b00      	cmp	r3, #0
 8002638:	f000 80a2 	beq.w	8002780 <_svfiprintf_r+0x1c8>
 800263c:	2300      	movs	r3, #0
 800263e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002642:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002646:	f10a 0a01 	add.w	sl, sl, #1
 800264a:	9304      	str	r3, [sp, #16]
 800264c:	9307      	str	r3, [sp, #28]
 800264e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002652:	931a      	str	r3, [sp, #104]	; 0x68
 8002654:	4654      	mov	r4, sl
 8002656:	2205      	movs	r2, #5
 8002658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800265c:	4851      	ldr	r0, [pc, #324]	; (80027a4 <_svfiprintf_r+0x1ec>)
 800265e:	f7fd fddf 	bl	8000220 <memchr>
 8002662:	9a04      	ldr	r2, [sp, #16]
 8002664:	b9d8      	cbnz	r0, 800269e <_svfiprintf_r+0xe6>
 8002666:	06d0      	lsls	r0, r2, #27
 8002668:	bf44      	itt	mi
 800266a:	2320      	movmi	r3, #32
 800266c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002670:	0711      	lsls	r1, r2, #28
 8002672:	bf44      	itt	mi
 8002674:	232b      	movmi	r3, #43	; 0x2b
 8002676:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800267a:	f89a 3000 	ldrb.w	r3, [sl]
 800267e:	2b2a      	cmp	r3, #42	; 0x2a
 8002680:	d015      	beq.n	80026ae <_svfiprintf_r+0xf6>
 8002682:	9a07      	ldr	r2, [sp, #28]
 8002684:	4654      	mov	r4, sl
 8002686:	2000      	movs	r0, #0
 8002688:	f04f 0c0a 	mov.w	ip, #10
 800268c:	4621      	mov	r1, r4
 800268e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002692:	3b30      	subs	r3, #48	; 0x30
 8002694:	2b09      	cmp	r3, #9
 8002696:	d94e      	bls.n	8002736 <_svfiprintf_r+0x17e>
 8002698:	b1b0      	cbz	r0, 80026c8 <_svfiprintf_r+0x110>
 800269a:	9207      	str	r2, [sp, #28]
 800269c:	e014      	b.n	80026c8 <_svfiprintf_r+0x110>
 800269e:	eba0 0308 	sub.w	r3, r0, r8
 80026a2:	fa09 f303 	lsl.w	r3, r9, r3
 80026a6:	4313      	orrs	r3, r2
 80026a8:	9304      	str	r3, [sp, #16]
 80026aa:	46a2      	mov	sl, r4
 80026ac:	e7d2      	b.n	8002654 <_svfiprintf_r+0x9c>
 80026ae:	9b03      	ldr	r3, [sp, #12]
 80026b0:	1d19      	adds	r1, r3, #4
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	9103      	str	r1, [sp, #12]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	bfbb      	ittet	lt
 80026ba:	425b      	neglt	r3, r3
 80026bc:	f042 0202 	orrlt.w	r2, r2, #2
 80026c0:	9307      	strge	r3, [sp, #28]
 80026c2:	9307      	strlt	r3, [sp, #28]
 80026c4:	bfb8      	it	lt
 80026c6:	9204      	strlt	r2, [sp, #16]
 80026c8:	7823      	ldrb	r3, [r4, #0]
 80026ca:	2b2e      	cmp	r3, #46	; 0x2e
 80026cc:	d10c      	bne.n	80026e8 <_svfiprintf_r+0x130>
 80026ce:	7863      	ldrb	r3, [r4, #1]
 80026d0:	2b2a      	cmp	r3, #42	; 0x2a
 80026d2:	d135      	bne.n	8002740 <_svfiprintf_r+0x188>
 80026d4:	9b03      	ldr	r3, [sp, #12]
 80026d6:	1d1a      	adds	r2, r3, #4
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	9203      	str	r2, [sp, #12]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	bfb8      	it	lt
 80026e0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80026e4:	3402      	adds	r4, #2
 80026e6:	9305      	str	r3, [sp, #20]
 80026e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80027b4 <_svfiprintf_r+0x1fc>
 80026ec:	7821      	ldrb	r1, [r4, #0]
 80026ee:	2203      	movs	r2, #3
 80026f0:	4650      	mov	r0, sl
 80026f2:	f7fd fd95 	bl	8000220 <memchr>
 80026f6:	b140      	cbz	r0, 800270a <_svfiprintf_r+0x152>
 80026f8:	2340      	movs	r3, #64	; 0x40
 80026fa:	eba0 000a 	sub.w	r0, r0, sl
 80026fe:	fa03 f000 	lsl.w	r0, r3, r0
 8002702:	9b04      	ldr	r3, [sp, #16]
 8002704:	4303      	orrs	r3, r0
 8002706:	3401      	adds	r4, #1
 8002708:	9304      	str	r3, [sp, #16]
 800270a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800270e:	4826      	ldr	r0, [pc, #152]	; (80027a8 <_svfiprintf_r+0x1f0>)
 8002710:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002714:	2206      	movs	r2, #6
 8002716:	f7fd fd83 	bl	8000220 <memchr>
 800271a:	2800      	cmp	r0, #0
 800271c:	d038      	beq.n	8002790 <_svfiprintf_r+0x1d8>
 800271e:	4b23      	ldr	r3, [pc, #140]	; (80027ac <_svfiprintf_r+0x1f4>)
 8002720:	bb1b      	cbnz	r3, 800276a <_svfiprintf_r+0x1b2>
 8002722:	9b03      	ldr	r3, [sp, #12]
 8002724:	3307      	adds	r3, #7
 8002726:	f023 0307 	bic.w	r3, r3, #7
 800272a:	3308      	adds	r3, #8
 800272c:	9303      	str	r3, [sp, #12]
 800272e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002730:	4433      	add	r3, r6
 8002732:	9309      	str	r3, [sp, #36]	; 0x24
 8002734:	e767      	b.n	8002606 <_svfiprintf_r+0x4e>
 8002736:	fb0c 3202 	mla	r2, ip, r2, r3
 800273a:	460c      	mov	r4, r1
 800273c:	2001      	movs	r0, #1
 800273e:	e7a5      	b.n	800268c <_svfiprintf_r+0xd4>
 8002740:	2300      	movs	r3, #0
 8002742:	3401      	adds	r4, #1
 8002744:	9305      	str	r3, [sp, #20]
 8002746:	4619      	mov	r1, r3
 8002748:	f04f 0c0a 	mov.w	ip, #10
 800274c:	4620      	mov	r0, r4
 800274e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002752:	3a30      	subs	r2, #48	; 0x30
 8002754:	2a09      	cmp	r2, #9
 8002756:	d903      	bls.n	8002760 <_svfiprintf_r+0x1a8>
 8002758:	2b00      	cmp	r3, #0
 800275a:	d0c5      	beq.n	80026e8 <_svfiprintf_r+0x130>
 800275c:	9105      	str	r1, [sp, #20]
 800275e:	e7c3      	b.n	80026e8 <_svfiprintf_r+0x130>
 8002760:	fb0c 2101 	mla	r1, ip, r1, r2
 8002764:	4604      	mov	r4, r0
 8002766:	2301      	movs	r3, #1
 8002768:	e7f0      	b.n	800274c <_svfiprintf_r+0x194>
 800276a:	ab03      	add	r3, sp, #12
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	462a      	mov	r2, r5
 8002770:	4b0f      	ldr	r3, [pc, #60]	; (80027b0 <_svfiprintf_r+0x1f8>)
 8002772:	a904      	add	r1, sp, #16
 8002774:	4638      	mov	r0, r7
 8002776:	f3af 8000 	nop.w
 800277a:	1c42      	adds	r2, r0, #1
 800277c:	4606      	mov	r6, r0
 800277e:	d1d6      	bne.n	800272e <_svfiprintf_r+0x176>
 8002780:	89ab      	ldrh	r3, [r5, #12]
 8002782:	065b      	lsls	r3, r3, #25
 8002784:	f53f af2c 	bmi.w	80025e0 <_svfiprintf_r+0x28>
 8002788:	9809      	ldr	r0, [sp, #36]	; 0x24
 800278a:	b01d      	add	sp, #116	; 0x74
 800278c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002790:	ab03      	add	r3, sp, #12
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	462a      	mov	r2, r5
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <_svfiprintf_r+0x1f8>)
 8002798:	a904      	add	r1, sp, #16
 800279a:	4638      	mov	r0, r7
 800279c:	f000 f87a 	bl	8002894 <_printf_i>
 80027a0:	e7eb      	b.n	800277a <_svfiprintf_r+0x1c2>
 80027a2:	bf00      	nop
 80027a4:	08002e1c 	.word	0x08002e1c
 80027a8:	08002e26 	.word	0x08002e26
 80027ac:	00000000 	.word	0x00000000
 80027b0:	08002501 	.word	0x08002501
 80027b4:	08002e22 	.word	0x08002e22

080027b8 <_printf_common>:
 80027b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027bc:	4616      	mov	r6, r2
 80027be:	4699      	mov	r9, r3
 80027c0:	688a      	ldr	r2, [r1, #8]
 80027c2:	690b      	ldr	r3, [r1, #16]
 80027c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80027c8:	4293      	cmp	r3, r2
 80027ca:	bfb8      	it	lt
 80027cc:	4613      	movlt	r3, r2
 80027ce:	6033      	str	r3, [r6, #0]
 80027d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80027d4:	4607      	mov	r7, r0
 80027d6:	460c      	mov	r4, r1
 80027d8:	b10a      	cbz	r2, 80027de <_printf_common+0x26>
 80027da:	3301      	adds	r3, #1
 80027dc:	6033      	str	r3, [r6, #0]
 80027de:	6823      	ldr	r3, [r4, #0]
 80027e0:	0699      	lsls	r1, r3, #26
 80027e2:	bf42      	ittt	mi
 80027e4:	6833      	ldrmi	r3, [r6, #0]
 80027e6:	3302      	addmi	r3, #2
 80027e8:	6033      	strmi	r3, [r6, #0]
 80027ea:	6825      	ldr	r5, [r4, #0]
 80027ec:	f015 0506 	ands.w	r5, r5, #6
 80027f0:	d106      	bne.n	8002800 <_printf_common+0x48>
 80027f2:	f104 0a19 	add.w	sl, r4, #25
 80027f6:	68e3      	ldr	r3, [r4, #12]
 80027f8:	6832      	ldr	r2, [r6, #0]
 80027fa:	1a9b      	subs	r3, r3, r2
 80027fc:	42ab      	cmp	r3, r5
 80027fe:	dc26      	bgt.n	800284e <_printf_common+0x96>
 8002800:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002804:	1e13      	subs	r3, r2, #0
 8002806:	6822      	ldr	r2, [r4, #0]
 8002808:	bf18      	it	ne
 800280a:	2301      	movne	r3, #1
 800280c:	0692      	lsls	r2, r2, #26
 800280e:	d42b      	bmi.n	8002868 <_printf_common+0xb0>
 8002810:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002814:	4649      	mov	r1, r9
 8002816:	4638      	mov	r0, r7
 8002818:	47c0      	blx	r8
 800281a:	3001      	adds	r0, #1
 800281c:	d01e      	beq.n	800285c <_printf_common+0xa4>
 800281e:	6823      	ldr	r3, [r4, #0]
 8002820:	68e5      	ldr	r5, [r4, #12]
 8002822:	6832      	ldr	r2, [r6, #0]
 8002824:	f003 0306 	and.w	r3, r3, #6
 8002828:	2b04      	cmp	r3, #4
 800282a:	bf08      	it	eq
 800282c:	1aad      	subeq	r5, r5, r2
 800282e:	68a3      	ldr	r3, [r4, #8]
 8002830:	6922      	ldr	r2, [r4, #16]
 8002832:	bf0c      	ite	eq
 8002834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002838:	2500      	movne	r5, #0
 800283a:	4293      	cmp	r3, r2
 800283c:	bfc4      	itt	gt
 800283e:	1a9b      	subgt	r3, r3, r2
 8002840:	18ed      	addgt	r5, r5, r3
 8002842:	2600      	movs	r6, #0
 8002844:	341a      	adds	r4, #26
 8002846:	42b5      	cmp	r5, r6
 8002848:	d11a      	bne.n	8002880 <_printf_common+0xc8>
 800284a:	2000      	movs	r0, #0
 800284c:	e008      	b.n	8002860 <_printf_common+0xa8>
 800284e:	2301      	movs	r3, #1
 8002850:	4652      	mov	r2, sl
 8002852:	4649      	mov	r1, r9
 8002854:	4638      	mov	r0, r7
 8002856:	47c0      	blx	r8
 8002858:	3001      	adds	r0, #1
 800285a:	d103      	bne.n	8002864 <_printf_common+0xac>
 800285c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002864:	3501      	adds	r5, #1
 8002866:	e7c6      	b.n	80027f6 <_printf_common+0x3e>
 8002868:	18e1      	adds	r1, r4, r3
 800286a:	1c5a      	adds	r2, r3, #1
 800286c:	2030      	movs	r0, #48	; 0x30
 800286e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002872:	4422      	add	r2, r4
 8002874:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002878:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800287c:	3302      	adds	r3, #2
 800287e:	e7c7      	b.n	8002810 <_printf_common+0x58>
 8002880:	2301      	movs	r3, #1
 8002882:	4622      	mov	r2, r4
 8002884:	4649      	mov	r1, r9
 8002886:	4638      	mov	r0, r7
 8002888:	47c0      	blx	r8
 800288a:	3001      	adds	r0, #1
 800288c:	d0e6      	beq.n	800285c <_printf_common+0xa4>
 800288e:	3601      	adds	r6, #1
 8002890:	e7d9      	b.n	8002846 <_printf_common+0x8e>
	...

08002894 <_printf_i>:
 8002894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002898:	7e0f      	ldrb	r7, [r1, #24]
 800289a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800289c:	2f78      	cmp	r7, #120	; 0x78
 800289e:	4691      	mov	r9, r2
 80028a0:	4680      	mov	r8, r0
 80028a2:	460c      	mov	r4, r1
 80028a4:	469a      	mov	sl, r3
 80028a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80028aa:	d807      	bhi.n	80028bc <_printf_i+0x28>
 80028ac:	2f62      	cmp	r7, #98	; 0x62
 80028ae:	d80a      	bhi.n	80028c6 <_printf_i+0x32>
 80028b0:	2f00      	cmp	r7, #0
 80028b2:	f000 80d8 	beq.w	8002a66 <_printf_i+0x1d2>
 80028b6:	2f58      	cmp	r7, #88	; 0x58
 80028b8:	f000 80a3 	beq.w	8002a02 <_printf_i+0x16e>
 80028bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80028c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80028c4:	e03a      	b.n	800293c <_printf_i+0xa8>
 80028c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80028ca:	2b15      	cmp	r3, #21
 80028cc:	d8f6      	bhi.n	80028bc <_printf_i+0x28>
 80028ce:	a101      	add	r1, pc, #4	; (adr r1, 80028d4 <_printf_i+0x40>)
 80028d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80028d4:	0800292d 	.word	0x0800292d
 80028d8:	08002941 	.word	0x08002941
 80028dc:	080028bd 	.word	0x080028bd
 80028e0:	080028bd 	.word	0x080028bd
 80028e4:	080028bd 	.word	0x080028bd
 80028e8:	080028bd 	.word	0x080028bd
 80028ec:	08002941 	.word	0x08002941
 80028f0:	080028bd 	.word	0x080028bd
 80028f4:	080028bd 	.word	0x080028bd
 80028f8:	080028bd 	.word	0x080028bd
 80028fc:	080028bd 	.word	0x080028bd
 8002900:	08002a4d 	.word	0x08002a4d
 8002904:	08002971 	.word	0x08002971
 8002908:	08002a2f 	.word	0x08002a2f
 800290c:	080028bd 	.word	0x080028bd
 8002910:	080028bd 	.word	0x080028bd
 8002914:	08002a6f 	.word	0x08002a6f
 8002918:	080028bd 	.word	0x080028bd
 800291c:	08002971 	.word	0x08002971
 8002920:	080028bd 	.word	0x080028bd
 8002924:	080028bd 	.word	0x080028bd
 8002928:	08002a37 	.word	0x08002a37
 800292c:	682b      	ldr	r3, [r5, #0]
 800292e:	1d1a      	adds	r2, r3, #4
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	602a      	str	r2, [r5, #0]
 8002934:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002938:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800293c:	2301      	movs	r3, #1
 800293e:	e0a3      	b.n	8002a88 <_printf_i+0x1f4>
 8002940:	6820      	ldr	r0, [r4, #0]
 8002942:	6829      	ldr	r1, [r5, #0]
 8002944:	0606      	lsls	r6, r0, #24
 8002946:	f101 0304 	add.w	r3, r1, #4
 800294a:	d50a      	bpl.n	8002962 <_printf_i+0xce>
 800294c:	680e      	ldr	r6, [r1, #0]
 800294e:	602b      	str	r3, [r5, #0]
 8002950:	2e00      	cmp	r6, #0
 8002952:	da03      	bge.n	800295c <_printf_i+0xc8>
 8002954:	232d      	movs	r3, #45	; 0x2d
 8002956:	4276      	negs	r6, r6
 8002958:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800295c:	485e      	ldr	r0, [pc, #376]	; (8002ad8 <_printf_i+0x244>)
 800295e:	230a      	movs	r3, #10
 8002960:	e019      	b.n	8002996 <_printf_i+0x102>
 8002962:	680e      	ldr	r6, [r1, #0]
 8002964:	602b      	str	r3, [r5, #0]
 8002966:	f010 0f40 	tst.w	r0, #64	; 0x40
 800296a:	bf18      	it	ne
 800296c:	b236      	sxthne	r6, r6
 800296e:	e7ef      	b.n	8002950 <_printf_i+0xbc>
 8002970:	682b      	ldr	r3, [r5, #0]
 8002972:	6820      	ldr	r0, [r4, #0]
 8002974:	1d19      	adds	r1, r3, #4
 8002976:	6029      	str	r1, [r5, #0]
 8002978:	0601      	lsls	r1, r0, #24
 800297a:	d501      	bpl.n	8002980 <_printf_i+0xec>
 800297c:	681e      	ldr	r6, [r3, #0]
 800297e:	e002      	b.n	8002986 <_printf_i+0xf2>
 8002980:	0646      	lsls	r6, r0, #25
 8002982:	d5fb      	bpl.n	800297c <_printf_i+0xe8>
 8002984:	881e      	ldrh	r6, [r3, #0]
 8002986:	4854      	ldr	r0, [pc, #336]	; (8002ad8 <_printf_i+0x244>)
 8002988:	2f6f      	cmp	r7, #111	; 0x6f
 800298a:	bf0c      	ite	eq
 800298c:	2308      	moveq	r3, #8
 800298e:	230a      	movne	r3, #10
 8002990:	2100      	movs	r1, #0
 8002992:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002996:	6865      	ldr	r5, [r4, #4]
 8002998:	60a5      	str	r5, [r4, #8]
 800299a:	2d00      	cmp	r5, #0
 800299c:	bfa2      	ittt	ge
 800299e:	6821      	ldrge	r1, [r4, #0]
 80029a0:	f021 0104 	bicge.w	r1, r1, #4
 80029a4:	6021      	strge	r1, [r4, #0]
 80029a6:	b90e      	cbnz	r6, 80029ac <_printf_i+0x118>
 80029a8:	2d00      	cmp	r5, #0
 80029aa:	d04d      	beq.n	8002a48 <_printf_i+0x1b4>
 80029ac:	4615      	mov	r5, r2
 80029ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80029b2:	fb03 6711 	mls	r7, r3, r1, r6
 80029b6:	5dc7      	ldrb	r7, [r0, r7]
 80029b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80029bc:	4637      	mov	r7, r6
 80029be:	42bb      	cmp	r3, r7
 80029c0:	460e      	mov	r6, r1
 80029c2:	d9f4      	bls.n	80029ae <_printf_i+0x11a>
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d10b      	bne.n	80029e0 <_printf_i+0x14c>
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	07de      	lsls	r6, r3, #31
 80029cc:	d508      	bpl.n	80029e0 <_printf_i+0x14c>
 80029ce:	6923      	ldr	r3, [r4, #16]
 80029d0:	6861      	ldr	r1, [r4, #4]
 80029d2:	4299      	cmp	r1, r3
 80029d4:	bfde      	ittt	le
 80029d6:	2330      	movle	r3, #48	; 0x30
 80029d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80029dc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80029e0:	1b52      	subs	r2, r2, r5
 80029e2:	6122      	str	r2, [r4, #16]
 80029e4:	f8cd a000 	str.w	sl, [sp]
 80029e8:	464b      	mov	r3, r9
 80029ea:	aa03      	add	r2, sp, #12
 80029ec:	4621      	mov	r1, r4
 80029ee:	4640      	mov	r0, r8
 80029f0:	f7ff fee2 	bl	80027b8 <_printf_common>
 80029f4:	3001      	adds	r0, #1
 80029f6:	d14c      	bne.n	8002a92 <_printf_i+0x1fe>
 80029f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029fc:	b004      	add	sp, #16
 80029fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a02:	4835      	ldr	r0, [pc, #212]	; (8002ad8 <_printf_i+0x244>)
 8002a04:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002a08:	6829      	ldr	r1, [r5, #0]
 8002a0a:	6823      	ldr	r3, [r4, #0]
 8002a0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002a10:	6029      	str	r1, [r5, #0]
 8002a12:	061d      	lsls	r5, r3, #24
 8002a14:	d514      	bpl.n	8002a40 <_printf_i+0x1ac>
 8002a16:	07df      	lsls	r7, r3, #31
 8002a18:	bf44      	itt	mi
 8002a1a:	f043 0320 	orrmi.w	r3, r3, #32
 8002a1e:	6023      	strmi	r3, [r4, #0]
 8002a20:	b91e      	cbnz	r6, 8002a2a <_printf_i+0x196>
 8002a22:	6823      	ldr	r3, [r4, #0]
 8002a24:	f023 0320 	bic.w	r3, r3, #32
 8002a28:	6023      	str	r3, [r4, #0]
 8002a2a:	2310      	movs	r3, #16
 8002a2c:	e7b0      	b.n	8002990 <_printf_i+0xfc>
 8002a2e:	6823      	ldr	r3, [r4, #0]
 8002a30:	f043 0320 	orr.w	r3, r3, #32
 8002a34:	6023      	str	r3, [r4, #0]
 8002a36:	2378      	movs	r3, #120	; 0x78
 8002a38:	4828      	ldr	r0, [pc, #160]	; (8002adc <_printf_i+0x248>)
 8002a3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002a3e:	e7e3      	b.n	8002a08 <_printf_i+0x174>
 8002a40:	0659      	lsls	r1, r3, #25
 8002a42:	bf48      	it	mi
 8002a44:	b2b6      	uxthmi	r6, r6
 8002a46:	e7e6      	b.n	8002a16 <_printf_i+0x182>
 8002a48:	4615      	mov	r5, r2
 8002a4a:	e7bb      	b.n	80029c4 <_printf_i+0x130>
 8002a4c:	682b      	ldr	r3, [r5, #0]
 8002a4e:	6826      	ldr	r6, [r4, #0]
 8002a50:	6961      	ldr	r1, [r4, #20]
 8002a52:	1d18      	adds	r0, r3, #4
 8002a54:	6028      	str	r0, [r5, #0]
 8002a56:	0635      	lsls	r5, r6, #24
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	d501      	bpl.n	8002a60 <_printf_i+0x1cc>
 8002a5c:	6019      	str	r1, [r3, #0]
 8002a5e:	e002      	b.n	8002a66 <_printf_i+0x1d2>
 8002a60:	0670      	lsls	r0, r6, #25
 8002a62:	d5fb      	bpl.n	8002a5c <_printf_i+0x1c8>
 8002a64:	8019      	strh	r1, [r3, #0]
 8002a66:	2300      	movs	r3, #0
 8002a68:	6123      	str	r3, [r4, #16]
 8002a6a:	4615      	mov	r5, r2
 8002a6c:	e7ba      	b.n	80029e4 <_printf_i+0x150>
 8002a6e:	682b      	ldr	r3, [r5, #0]
 8002a70:	1d1a      	adds	r2, r3, #4
 8002a72:	602a      	str	r2, [r5, #0]
 8002a74:	681d      	ldr	r5, [r3, #0]
 8002a76:	6862      	ldr	r2, [r4, #4]
 8002a78:	2100      	movs	r1, #0
 8002a7a:	4628      	mov	r0, r5
 8002a7c:	f7fd fbd0 	bl	8000220 <memchr>
 8002a80:	b108      	cbz	r0, 8002a86 <_printf_i+0x1f2>
 8002a82:	1b40      	subs	r0, r0, r5
 8002a84:	6060      	str	r0, [r4, #4]
 8002a86:	6863      	ldr	r3, [r4, #4]
 8002a88:	6123      	str	r3, [r4, #16]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a90:	e7a8      	b.n	80029e4 <_printf_i+0x150>
 8002a92:	6923      	ldr	r3, [r4, #16]
 8002a94:	462a      	mov	r2, r5
 8002a96:	4649      	mov	r1, r9
 8002a98:	4640      	mov	r0, r8
 8002a9a:	47d0      	blx	sl
 8002a9c:	3001      	adds	r0, #1
 8002a9e:	d0ab      	beq.n	80029f8 <_printf_i+0x164>
 8002aa0:	6823      	ldr	r3, [r4, #0]
 8002aa2:	079b      	lsls	r3, r3, #30
 8002aa4:	d413      	bmi.n	8002ace <_printf_i+0x23a>
 8002aa6:	68e0      	ldr	r0, [r4, #12]
 8002aa8:	9b03      	ldr	r3, [sp, #12]
 8002aaa:	4298      	cmp	r0, r3
 8002aac:	bfb8      	it	lt
 8002aae:	4618      	movlt	r0, r3
 8002ab0:	e7a4      	b.n	80029fc <_printf_i+0x168>
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	4632      	mov	r2, r6
 8002ab6:	4649      	mov	r1, r9
 8002ab8:	4640      	mov	r0, r8
 8002aba:	47d0      	blx	sl
 8002abc:	3001      	adds	r0, #1
 8002abe:	d09b      	beq.n	80029f8 <_printf_i+0x164>
 8002ac0:	3501      	adds	r5, #1
 8002ac2:	68e3      	ldr	r3, [r4, #12]
 8002ac4:	9903      	ldr	r1, [sp, #12]
 8002ac6:	1a5b      	subs	r3, r3, r1
 8002ac8:	42ab      	cmp	r3, r5
 8002aca:	dcf2      	bgt.n	8002ab2 <_printf_i+0x21e>
 8002acc:	e7eb      	b.n	8002aa6 <_printf_i+0x212>
 8002ace:	2500      	movs	r5, #0
 8002ad0:	f104 0619 	add.w	r6, r4, #25
 8002ad4:	e7f5      	b.n	8002ac2 <_printf_i+0x22e>
 8002ad6:	bf00      	nop
 8002ad8:	08002e2d 	.word	0x08002e2d
 8002adc:	08002e3e 	.word	0x08002e3e

08002ae0 <memcpy>:
 8002ae0:	440a      	add	r2, r1
 8002ae2:	4291      	cmp	r1, r2
 8002ae4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002ae8:	d100      	bne.n	8002aec <memcpy+0xc>
 8002aea:	4770      	bx	lr
 8002aec:	b510      	push	{r4, lr}
 8002aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002af2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002af6:	4291      	cmp	r1, r2
 8002af8:	d1f9      	bne.n	8002aee <memcpy+0xe>
 8002afa:	bd10      	pop	{r4, pc}

08002afc <memmove>:
 8002afc:	4288      	cmp	r0, r1
 8002afe:	b510      	push	{r4, lr}
 8002b00:	eb01 0402 	add.w	r4, r1, r2
 8002b04:	d902      	bls.n	8002b0c <memmove+0x10>
 8002b06:	4284      	cmp	r4, r0
 8002b08:	4623      	mov	r3, r4
 8002b0a:	d807      	bhi.n	8002b1c <memmove+0x20>
 8002b0c:	1e43      	subs	r3, r0, #1
 8002b0e:	42a1      	cmp	r1, r4
 8002b10:	d008      	beq.n	8002b24 <memmove+0x28>
 8002b12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002b1a:	e7f8      	b.n	8002b0e <memmove+0x12>
 8002b1c:	4402      	add	r2, r0
 8002b1e:	4601      	mov	r1, r0
 8002b20:	428a      	cmp	r2, r1
 8002b22:	d100      	bne.n	8002b26 <memmove+0x2a>
 8002b24:	bd10      	pop	{r4, pc}
 8002b26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002b2e:	e7f7      	b.n	8002b20 <memmove+0x24>

08002b30 <_free_r>:
 8002b30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b32:	2900      	cmp	r1, #0
 8002b34:	d044      	beq.n	8002bc0 <_free_r+0x90>
 8002b36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b3a:	9001      	str	r0, [sp, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f1a1 0404 	sub.w	r4, r1, #4
 8002b42:	bfb8      	it	lt
 8002b44:	18e4      	addlt	r4, r4, r3
 8002b46:	f000 f913 	bl	8002d70 <__malloc_lock>
 8002b4a:	4a1e      	ldr	r2, [pc, #120]	; (8002bc4 <_free_r+0x94>)
 8002b4c:	9801      	ldr	r0, [sp, #4]
 8002b4e:	6813      	ldr	r3, [r2, #0]
 8002b50:	b933      	cbnz	r3, 8002b60 <_free_r+0x30>
 8002b52:	6063      	str	r3, [r4, #4]
 8002b54:	6014      	str	r4, [r2, #0]
 8002b56:	b003      	add	sp, #12
 8002b58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b5c:	f000 b90e 	b.w	8002d7c <__malloc_unlock>
 8002b60:	42a3      	cmp	r3, r4
 8002b62:	d908      	bls.n	8002b76 <_free_r+0x46>
 8002b64:	6825      	ldr	r5, [r4, #0]
 8002b66:	1961      	adds	r1, r4, r5
 8002b68:	428b      	cmp	r3, r1
 8002b6a:	bf01      	itttt	eq
 8002b6c:	6819      	ldreq	r1, [r3, #0]
 8002b6e:	685b      	ldreq	r3, [r3, #4]
 8002b70:	1949      	addeq	r1, r1, r5
 8002b72:	6021      	streq	r1, [r4, #0]
 8002b74:	e7ed      	b.n	8002b52 <_free_r+0x22>
 8002b76:	461a      	mov	r2, r3
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	b10b      	cbz	r3, 8002b80 <_free_r+0x50>
 8002b7c:	42a3      	cmp	r3, r4
 8002b7e:	d9fa      	bls.n	8002b76 <_free_r+0x46>
 8002b80:	6811      	ldr	r1, [r2, #0]
 8002b82:	1855      	adds	r5, r2, r1
 8002b84:	42a5      	cmp	r5, r4
 8002b86:	d10b      	bne.n	8002ba0 <_free_r+0x70>
 8002b88:	6824      	ldr	r4, [r4, #0]
 8002b8a:	4421      	add	r1, r4
 8002b8c:	1854      	adds	r4, r2, r1
 8002b8e:	42a3      	cmp	r3, r4
 8002b90:	6011      	str	r1, [r2, #0]
 8002b92:	d1e0      	bne.n	8002b56 <_free_r+0x26>
 8002b94:	681c      	ldr	r4, [r3, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	6053      	str	r3, [r2, #4]
 8002b9a:	4421      	add	r1, r4
 8002b9c:	6011      	str	r1, [r2, #0]
 8002b9e:	e7da      	b.n	8002b56 <_free_r+0x26>
 8002ba0:	d902      	bls.n	8002ba8 <_free_r+0x78>
 8002ba2:	230c      	movs	r3, #12
 8002ba4:	6003      	str	r3, [r0, #0]
 8002ba6:	e7d6      	b.n	8002b56 <_free_r+0x26>
 8002ba8:	6825      	ldr	r5, [r4, #0]
 8002baa:	1961      	adds	r1, r4, r5
 8002bac:	428b      	cmp	r3, r1
 8002bae:	bf04      	itt	eq
 8002bb0:	6819      	ldreq	r1, [r3, #0]
 8002bb2:	685b      	ldreq	r3, [r3, #4]
 8002bb4:	6063      	str	r3, [r4, #4]
 8002bb6:	bf04      	itt	eq
 8002bb8:	1949      	addeq	r1, r1, r5
 8002bba:	6021      	streq	r1, [r4, #0]
 8002bbc:	6054      	str	r4, [r2, #4]
 8002bbe:	e7ca      	b.n	8002b56 <_free_r+0x26>
 8002bc0:	b003      	add	sp, #12
 8002bc2:	bd30      	pop	{r4, r5, pc}
 8002bc4:	200000d8 	.word	0x200000d8

08002bc8 <sbrk_aligned>:
 8002bc8:	b570      	push	{r4, r5, r6, lr}
 8002bca:	4e0e      	ldr	r6, [pc, #56]	; (8002c04 <sbrk_aligned+0x3c>)
 8002bcc:	460c      	mov	r4, r1
 8002bce:	6831      	ldr	r1, [r6, #0]
 8002bd0:	4605      	mov	r5, r0
 8002bd2:	b911      	cbnz	r1, 8002bda <sbrk_aligned+0x12>
 8002bd4:	f000 f8bc 	bl	8002d50 <_sbrk_r>
 8002bd8:	6030      	str	r0, [r6, #0]
 8002bda:	4621      	mov	r1, r4
 8002bdc:	4628      	mov	r0, r5
 8002bde:	f000 f8b7 	bl	8002d50 <_sbrk_r>
 8002be2:	1c43      	adds	r3, r0, #1
 8002be4:	d00a      	beq.n	8002bfc <sbrk_aligned+0x34>
 8002be6:	1cc4      	adds	r4, r0, #3
 8002be8:	f024 0403 	bic.w	r4, r4, #3
 8002bec:	42a0      	cmp	r0, r4
 8002bee:	d007      	beq.n	8002c00 <sbrk_aligned+0x38>
 8002bf0:	1a21      	subs	r1, r4, r0
 8002bf2:	4628      	mov	r0, r5
 8002bf4:	f000 f8ac 	bl	8002d50 <_sbrk_r>
 8002bf8:	3001      	adds	r0, #1
 8002bfa:	d101      	bne.n	8002c00 <sbrk_aligned+0x38>
 8002bfc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002c00:	4620      	mov	r0, r4
 8002c02:	bd70      	pop	{r4, r5, r6, pc}
 8002c04:	200000dc 	.word	0x200000dc

08002c08 <_malloc_r>:
 8002c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c0c:	1ccd      	adds	r5, r1, #3
 8002c0e:	f025 0503 	bic.w	r5, r5, #3
 8002c12:	3508      	adds	r5, #8
 8002c14:	2d0c      	cmp	r5, #12
 8002c16:	bf38      	it	cc
 8002c18:	250c      	movcc	r5, #12
 8002c1a:	2d00      	cmp	r5, #0
 8002c1c:	4607      	mov	r7, r0
 8002c1e:	db01      	blt.n	8002c24 <_malloc_r+0x1c>
 8002c20:	42a9      	cmp	r1, r5
 8002c22:	d905      	bls.n	8002c30 <_malloc_r+0x28>
 8002c24:	230c      	movs	r3, #12
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	2600      	movs	r6, #0
 8002c2a:	4630      	mov	r0, r6
 8002c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c30:	4e2e      	ldr	r6, [pc, #184]	; (8002cec <_malloc_r+0xe4>)
 8002c32:	f000 f89d 	bl	8002d70 <__malloc_lock>
 8002c36:	6833      	ldr	r3, [r6, #0]
 8002c38:	461c      	mov	r4, r3
 8002c3a:	bb34      	cbnz	r4, 8002c8a <_malloc_r+0x82>
 8002c3c:	4629      	mov	r1, r5
 8002c3e:	4638      	mov	r0, r7
 8002c40:	f7ff ffc2 	bl	8002bc8 <sbrk_aligned>
 8002c44:	1c43      	adds	r3, r0, #1
 8002c46:	4604      	mov	r4, r0
 8002c48:	d14d      	bne.n	8002ce6 <_malloc_r+0xde>
 8002c4a:	6834      	ldr	r4, [r6, #0]
 8002c4c:	4626      	mov	r6, r4
 8002c4e:	2e00      	cmp	r6, #0
 8002c50:	d140      	bne.n	8002cd4 <_malloc_r+0xcc>
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	4631      	mov	r1, r6
 8002c56:	4638      	mov	r0, r7
 8002c58:	eb04 0803 	add.w	r8, r4, r3
 8002c5c:	f000 f878 	bl	8002d50 <_sbrk_r>
 8002c60:	4580      	cmp	r8, r0
 8002c62:	d13a      	bne.n	8002cda <_malloc_r+0xd2>
 8002c64:	6821      	ldr	r1, [r4, #0]
 8002c66:	3503      	adds	r5, #3
 8002c68:	1a6d      	subs	r5, r5, r1
 8002c6a:	f025 0503 	bic.w	r5, r5, #3
 8002c6e:	3508      	adds	r5, #8
 8002c70:	2d0c      	cmp	r5, #12
 8002c72:	bf38      	it	cc
 8002c74:	250c      	movcc	r5, #12
 8002c76:	4629      	mov	r1, r5
 8002c78:	4638      	mov	r0, r7
 8002c7a:	f7ff ffa5 	bl	8002bc8 <sbrk_aligned>
 8002c7e:	3001      	adds	r0, #1
 8002c80:	d02b      	beq.n	8002cda <_malloc_r+0xd2>
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	442b      	add	r3, r5
 8002c86:	6023      	str	r3, [r4, #0]
 8002c88:	e00e      	b.n	8002ca8 <_malloc_r+0xa0>
 8002c8a:	6822      	ldr	r2, [r4, #0]
 8002c8c:	1b52      	subs	r2, r2, r5
 8002c8e:	d41e      	bmi.n	8002cce <_malloc_r+0xc6>
 8002c90:	2a0b      	cmp	r2, #11
 8002c92:	d916      	bls.n	8002cc2 <_malloc_r+0xba>
 8002c94:	1961      	adds	r1, r4, r5
 8002c96:	42a3      	cmp	r3, r4
 8002c98:	6025      	str	r5, [r4, #0]
 8002c9a:	bf18      	it	ne
 8002c9c:	6059      	strne	r1, [r3, #4]
 8002c9e:	6863      	ldr	r3, [r4, #4]
 8002ca0:	bf08      	it	eq
 8002ca2:	6031      	streq	r1, [r6, #0]
 8002ca4:	5162      	str	r2, [r4, r5]
 8002ca6:	604b      	str	r3, [r1, #4]
 8002ca8:	4638      	mov	r0, r7
 8002caa:	f104 060b 	add.w	r6, r4, #11
 8002cae:	f000 f865 	bl	8002d7c <__malloc_unlock>
 8002cb2:	f026 0607 	bic.w	r6, r6, #7
 8002cb6:	1d23      	adds	r3, r4, #4
 8002cb8:	1af2      	subs	r2, r6, r3
 8002cba:	d0b6      	beq.n	8002c2a <_malloc_r+0x22>
 8002cbc:	1b9b      	subs	r3, r3, r6
 8002cbe:	50a3      	str	r3, [r4, r2]
 8002cc0:	e7b3      	b.n	8002c2a <_malloc_r+0x22>
 8002cc2:	6862      	ldr	r2, [r4, #4]
 8002cc4:	42a3      	cmp	r3, r4
 8002cc6:	bf0c      	ite	eq
 8002cc8:	6032      	streq	r2, [r6, #0]
 8002cca:	605a      	strne	r2, [r3, #4]
 8002ccc:	e7ec      	b.n	8002ca8 <_malloc_r+0xa0>
 8002cce:	4623      	mov	r3, r4
 8002cd0:	6864      	ldr	r4, [r4, #4]
 8002cd2:	e7b2      	b.n	8002c3a <_malloc_r+0x32>
 8002cd4:	4634      	mov	r4, r6
 8002cd6:	6876      	ldr	r6, [r6, #4]
 8002cd8:	e7b9      	b.n	8002c4e <_malloc_r+0x46>
 8002cda:	230c      	movs	r3, #12
 8002cdc:	603b      	str	r3, [r7, #0]
 8002cde:	4638      	mov	r0, r7
 8002ce0:	f000 f84c 	bl	8002d7c <__malloc_unlock>
 8002ce4:	e7a1      	b.n	8002c2a <_malloc_r+0x22>
 8002ce6:	6025      	str	r5, [r4, #0]
 8002ce8:	e7de      	b.n	8002ca8 <_malloc_r+0xa0>
 8002cea:	bf00      	nop
 8002cec:	200000d8 	.word	0x200000d8

08002cf0 <_realloc_r>:
 8002cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cf4:	4680      	mov	r8, r0
 8002cf6:	4614      	mov	r4, r2
 8002cf8:	460e      	mov	r6, r1
 8002cfa:	b921      	cbnz	r1, 8002d06 <_realloc_r+0x16>
 8002cfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d00:	4611      	mov	r1, r2
 8002d02:	f7ff bf81 	b.w	8002c08 <_malloc_r>
 8002d06:	b92a      	cbnz	r2, 8002d14 <_realloc_r+0x24>
 8002d08:	f7ff ff12 	bl	8002b30 <_free_r>
 8002d0c:	4625      	mov	r5, r4
 8002d0e:	4628      	mov	r0, r5
 8002d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d14:	f000 f838 	bl	8002d88 <_malloc_usable_size_r>
 8002d18:	4284      	cmp	r4, r0
 8002d1a:	4607      	mov	r7, r0
 8002d1c:	d802      	bhi.n	8002d24 <_realloc_r+0x34>
 8002d1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002d22:	d812      	bhi.n	8002d4a <_realloc_r+0x5a>
 8002d24:	4621      	mov	r1, r4
 8002d26:	4640      	mov	r0, r8
 8002d28:	f7ff ff6e 	bl	8002c08 <_malloc_r>
 8002d2c:	4605      	mov	r5, r0
 8002d2e:	2800      	cmp	r0, #0
 8002d30:	d0ed      	beq.n	8002d0e <_realloc_r+0x1e>
 8002d32:	42bc      	cmp	r4, r7
 8002d34:	4622      	mov	r2, r4
 8002d36:	4631      	mov	r1, r6
 8002d38:	bf28      	it	cs
 8002d3a:	463a      	movcs	r2, r7
 8002d3c:	f7ff fed0 	bl	8002ae0 <memcpy>
 8002d40:	4631      	mov	r1, r6
 8002d42:	4640      	mov	r0, r8
 8002d44:	f7ff fef4 	bl	8002b30 <_free_r>
 8002d48:	e7e1      	b.n	8002d0e <_realloc_r+0x1e>
 8002d4a:	4635      	mov	r5, r6
 8002d4c:	e7df      	b.n	8002d0e <_realloc_r+0x1e>
	...

08002d50 <_sbrk_r>:
 8002d50:	b538      	push	{r3, r4, r5, lr}
 8002d52:	4d06      	ldr	r5, [pc, #24]	; (8002d6c <_sbrk_r+0x1c>)
 8002d54:	2300      	movs	r3, #0
 8002d56:	4604      	mov	r4, r0
 8002d58:	4608      	mov	r0, r1
 8002d5a:	602b      	str	r3, [r5, #0]
 8002d5c:	f7fd fe20 	bl	80009a0 <_sbrk>
 8002d60:	1c43      	adds	r3, r0, #1
 8002d62:	d102      	bne.n	8002d6a <_sbrk_r+0x1a>
 8002d64:	682b      	ldr	r3, [r5, #0]
 8002d66:	b103      	cbz	r3, 8002d6a <_sbrk_r+0x1a>
 8002d68:	6023      	str	r3, [r4, #0]
 8002d6a:	bd38      	pop	{r3, r4, r5, pc}
 8002d6c:	200000e0 	.word	0x200000e0

08002d70 <__malloc_lock>:
 8002d70:	4801      	ldr	r0, [pc, #4]	; (8002d78 <__malloc_lock+0x8>)
 8002d72:	f000 b811 	b.w	8002d98 <__retarget_lock_acquire_recursive>
 8002d76:	bf00      	nop
 8002d78:	200000e4 	.word	0x200000e4

08002d7c <__malloc_unlock>:
 8002d7c:	4801      	ldr	r0, [pc, #4]	; (8002d84 <__malloc_unlock+0x8>)
 8002d7e:	f000 b80c 	b.w	8002d9a <__retarget_lock_release_recursive>
 8002d82:	bf00      	nop
 8002d84:	200000e4 	.word	0x200000e4

08002d88 <_malloc_usable_size_r>:
 8002d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d8c:	1f18      	subs	r0, r3, #4
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	bfbc      	itt	lt
 8002d92:	580b      	ldrlt	r3, [r1, r0]
 8002d94:	18c0      	addlt	r0, r0, r3
 8002d96:	4770      	bx	lr

08002d98 <__retarget_lock_acquire_recursive>:
 8002d98:	4770      	bx	lr

08002d9a <__retarget_lock_release_recursive>:
 8002d9a:	4770      	bx	lr

08002d9c <_init>:
 8002d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d9e:	bf00      	nop
 8002da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002da2:	bc08      	pop	{r3}
 8002da4:	469e      	mov	lr, r3
 8002da6:	4770      	bx	lr

08002da8 <_fini>:
 8002da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002daa:	bf00      	nop
 8002dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dae:	bc08      	pop	{r3}
 8002db0:	469e      	mov	lr, r3
 8002db2:	4770      	bx	lr
