// Generated by CIRCT firtool-1.77.0
import "DPI-C" function void IFULaunchARReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void PerfCountIFU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void IFURecvRResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module IF(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
                io_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output        io_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output [31:0] io_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output        io_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input         io_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input  [31:0] io_rrdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output        io_jumpBus_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input         io_jumpBus_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input  [31:0] io_jumpBus_bits_jumpTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output        io_excepCMD_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input         io_excepCMD_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input  [31:0] io_excepCMD_bits_target,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input         io_toID_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output        io_toID_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output [31:0] io_toID_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
                io_toID_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output        io_toID_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
                io_toID_bits_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output [31:0] io_toID_bits_predTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output [1:0]  io_toID_bits_btbHitInfo,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output        io_toID_bits_btbInfo_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output [21:0] io_toID_bits_btbInfo_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
                io_toID_bits_btbInfo_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output [1:0]  io_toID_bits_btbInfo_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
                io_toID_bits_btbInfo_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output [31:0] io_toID_bits_btbInfo_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
                io_toID_bits_btbInfo_bta_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output        io_toID_bits_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input         io_flush,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  output [31:0] io_branchPredReq_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input         io_branchPredReq_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input  [31:0] io_branchPredReq_branchPredTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input         io_branchPredReq_btbInfo_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input  [21:0] io_branchPredReq_btbInfo_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
                io_branchPredReq_btbInfo_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input  [1:0]  io_branchPredReq_btbInfo_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
                io_branchPredReq_btbInfo_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input  [31:0] io_branchPredReq_btbInfo_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
                io_branchPredReq_btbInfo_bta_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
  input  [1:0]  io_branchPredReq_btbHitInfo	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:19:14]
);

  wire        io_toID_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:115:44]
  wire        io_arvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:94:33]
  wire        _instGetted_T = io_toID_ready & io_toID_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:115:44, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         reqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:34:27]
  wire        _reqValid_T = io_arready & io_arvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:94:33, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [31:0] PC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:42:21]
  wire [31:0] npc =
    io_excepCMD_valid
      ? io_excepCMD_bits_target
      : io_jumpBus_valid
          ? io_jumpBus_bits_jumpTarget
          : io_branchPredReq_branchPred ? io_branchPredReq_branchPredTarget : PC + 32'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:42:21, :68:25, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         instGetted;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:87:29]
  reg  [31:0] instReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:89:14]
  assign io_arvalid_0 = ~reset & ~reqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:34:27, :35:22, :94:{19,33}]
  wire        io_rready_0 = io_rvalid & ~instGetted;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:87:29, :89:65, :102:28]
  assign io_toID_valid_0 =
    (io_rready_0 | instGetted) & (_reqValid_T | reqFired) | PC == 32'h10000000;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:34:27, :42:21, :87:29, :102:28, :103:29, :104:29, :115:{31,44,50}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
    if (_reqValid_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      IFULaunchARReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (io_rready_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:102:28, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountIFU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      IFURecvRResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    end
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
      reqFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:34:27]
      PC <= 32'hFFFFFFC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:42:21]
      instGetted <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:87:29]
      instReg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:89:14]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
      reqFired <= _reqValid_T & ~_instGetted_T | ~_instGetted_T & reqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:34:27, :35:{32,35,50}, :36:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (_instGetted_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        PC <= npc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:42:21, src/main/scala/chisel3/util/Mux.scala:50:70]
      instGetted <= io_rready_0 & ~_instGetted_T | ~_instGetted_T & instGetted;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:34:27, :35:35, :87:29, :90:{33,51}, :91:16, :102:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (io_rready_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:102:28]
        instReg <= io_rrdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:89:14]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
        reqFired = _RANDOM[2'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :34:27]
        PC = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :34:27, :42:21]
        instGetted = _RANDOM[2'h1][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :42:21, :87:29]
        instReg = {_RANDOM[2'h1][31:2], _RANDOM[2'h2][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :42:21, :89:14]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_arvalid = io_arvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :94:33]
  assign io_araddr = npc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_rready = io_rready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :102:28]
  assign io_jumpBus_ready = io_toID_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :115:44]
  assign io_excepCMD_ready = _instGetted_T & ~reqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :34:27, :35:22, :39:37, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_toID_valid = io_toID_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :115:44]
  assign io_toID_bits_pc = PC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :42:21]
  assign io_toID_bits_inst = io_rready_0 ? io_rrdata : instReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :89:14, :102:28, :106:27]
  assign io_toID_bits_nop = PC == 32'hFFFFFFC | io_flush;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :42:21, :108:{26,53}]
  assign io_toID_bits_branchPred = io_branchPredReq_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_predTarget = io_branchPredReq_branchPredTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_btbHitInfo = io_branchPredReq_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_btbInfo_lru = io_branchPredReq_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_btbInfo_bia_0 = io_branchPredReq_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_btbInfo_bia_1 = io_branchPredReq_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_btbInfo_tracker_0 = io_branchPredReq_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_btbInfo_tracker_1 = io_branchPredReq_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_btbInfo_bta_0 = io_branchPredReq_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_btbInfo_bta_1 = io_branchPredReq_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7]
  assign io_toID_bits_excepVec_0 = |(PC[1:0]);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :42:21, :113:{60,67}]
  assign io_branchPredReq_pc = PC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/IF.scala:18:7, :42:21]
endmodule

module ImmGen(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:84:7]
  input  [31:0] io_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:85:14]
  input  [2:0]  io_instType,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:85:14]
  output [31:0] io_imm	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:85:14]
);

  assign io_imm =
    (io_instType == 3'h1 ? {{21{io_inst[31]}}, io_inst[30:20]} : 32'h0)
    | (io_instType == 3'h2 ? {{21{io_inst[31]}}, io_inst[30:25], io_inst[11:7]} : 32'h0)
    | (io_instType == 3'h3
         ? {{20{io_inst[31]}}, io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0}
         : 32'h0) | (io_instType == 3'h4 ? {io_inst[31:12], 12'h0} : 32'h0)
    | (io_instType == 3'h5
         ? {{12{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0}
         : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:84:7, :91:{18,40,45,57,71}, :92:{18,40,45,71,88}, :93:{18,40,45,71,100}, :94:{18,40,48}, :95:{18,40,45,71,88,101}, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule

module IDU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7]
  input  [31:0] io_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
  output [31:0] io_imm,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
  output [1:0]  io_decodeBundle_aluSrc1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_decodeBundle_aluSrc2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
  output [3:0]  io_decodeBundle_aluOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
  output [1:0]  io_decodeBundle_mulOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_decodeBundle_divOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
  output [2:0]  io_decodeBundle_bruOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
  output [1:0]  io_decodeBundle_csrOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
  output [3:0]  io_decodeBundle_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_decodeBundle_fuType,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_decodeBundle_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_decodeBundle_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
  output        io_decodeBundle_memSignExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_decodeBundle_csrWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_decodeBundle_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_decodeBundle_fencei,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
                io_legal	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:118:14]
);

  wire [31:0] ctrlWord_invInputs = ~io_inst;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T =
    {ctrlWord_invInputs[4], ctrlWord_invInputs[6], ctrlWord_invInputs[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_2 =
    {io_inst[0], ctrlWord_invInputs[2], ctrlWord_invInputs[5]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_3 =
    {io_inst[0], ctrlWord_invInputs[2], ctrlWord_invInputs[4], ctrlWord_invInputs[5]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_7 =
    {io_inst[2], ctrlWord_invInputs[3], ctrlWord_invInputs[5]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_8 =
    {io_inst[2], ctrlWord_invInputs[4], ctrlWord_invInputs[6], ctrlWord_invInputs[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_11 =
    {io_inst[4], ctrlWord_invInputs[6], ctrlWord_invInputs[12], ctrlWord_invInputs[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_15 =
    {ctrlWord_invInputs[2], ctrlWord_invInputs[4], io_inst[5], ctrlWord_invInputs[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_16 =
    {ctrlWord_invInputs[2], ctrlWord_invInputs[4], io_inst[5], ctrlWord_invInputs[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_18 =
    {io_inst[3], io_inst[5], ctrlWord_invInputs[6], ctrlWord_invInputs[27]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _ctrlWord_andMatrixOutputs_T_19 =
    {io_inst[3],
     io_inst[5],
     ctrlWord_invInputs[6],
     ctrlWord_invInputs[28],
     ctrlWord_invInputs[29],
     ctrlWord_invInputs[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_22 = {io_inst[2], io_inst[4], io_inst[5]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_23 =
    {ctrlWord_invInputs[2], ctrlWord_invInputs[4], io_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _ctrlWord_andMatrixOutputs_T_24 = {io_inst[2], io_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [1:0]  _ctrlWord_andMatrixOutputs_T_25 = {io_inst[3], io_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_26 =
    {io_inst[4], io_inst[6], ctrlWord_invInputs[12], ctrlWord_invInputs[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_27 =
    {io_inst[4], io_inst[6], ctrlWord_invInputs[12], ctrlWord_invInputs[20]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_28 =
    {io_inst[4],
     io_inst[6],
     ctrlWord_invInputs[12],
     ctrlWord_invInputs[13],
     ctrlWord_invInputs[22]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_32 =
    {io_inst[4], io_inst[12], ctrlWord_invInputs[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_33 =
    {ctrlWord_invInputs[2],
     io_inst[4],
     ctrlWord_invInputs[6],
     io_inst[12],
     ctrlWord_invInputs[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_36 = {io_inst[4], io_inst[6], io_inst[12]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_38 =
    {ctrlWord_invInputs[4], ctrlWord_invInputs[5], io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _ctrlWord_andMatrixOutputs_T_39 =
    {ctrlWord_invInputs[6],
     io_inst[13],
     ctrlWord_invInputs[27],
     ctrlWord_invInputs[28],
     ctrlWord_invInputs[29],
     ctrlWord_invInputs[30]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_40 =
    {io_inst[4], ctrlWord_invInputs[12], io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_41 =
    {ctrlWord_invInputs[2],
     io_inst[4],
     ctrlWord_invInputs[6],
     io_inst[13],
     ctrlWord_invInputs[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_43 =
    {ctrlWord_invInputs[2],
     ctrlWord_invInputs[4],
     io_inst[5],
     ctrlWord_invInputs[6],
     io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_46 = {io_inst[4], io_inst[6], io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_48 = {io_inst[4], io_inst[12], io_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [2:0]  _ctrlWord_andMatrixOutputs_T_52 = {io_inst[4], io_inst[6], io_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [6:0]  _ctrlWord_andMatrixOutputs_T_54 =
    {ctrlWord_invInputs[2],
     io_inst[4],
     ctrlWord_invInputs[6],
     io_inst[12],
     ctrlWord_invInputs[13],
     io_inst[14],
     ctrlWord_invInputs[25]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_56 =
    {ctrlWord_invInputs[2], ctrlWord_invInputs[5], io_inst[13], io_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_58 =
    {ctrlWord_invInputs[2],
     ctrlWord_invInputs[6],
     io_inst[13],
     io_inst[14],
     ctrlWord_invInputs[25]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_60 =
    {ctrlWord_invInputs[2], io_inst[4], io_inst[5], ctrlWord_invInputs[6], io_inst[25]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_64 =
    {io_inst[3], ctrlWord_invInputs[6], io_inst[27], io_inst[28]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_65 =
    {io_inst[3], ctrlWord_invInputs[6], io_inst[29], ctrlWord_invInputs[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_67 =
    {io_inst[3],
     ctrlWord_invInputs[6],
     ctrlWord_invInputs[29],
     io_inst[30],
     ctrlWord_invInputs[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _ctrlWord_andMatrixOutputs_T_72 =
    {io_inst[3], ctrlWord_invInputs[6], io_inst[29], io_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _ctrlWord_andMatrixOutputs_T_73 =
    {io_inst[3], ctrlWord_invInputs[6], ctrlWord_invInputs[29], io_inst[30], io_inst[31]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [23:0] _ctrlWord_orMatrixOutputs_T =
    {&{ctrlWord_invInputs[0],
       ctrlWord_invInputs[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[20],
       ctrlWord_invInputs[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[13]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[14]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[20],
       ctrlWord_invInputs[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[12]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[6]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       ctrlWord_invInputs[6],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       io_inst[6],
       ctrlWord_invInputs[12],
       ctrlWord_invInputs[13],
       ctrlWord_invInputs[14]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       io_inst[6]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       io_inst[6],
       io_inst[12]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[5],
       ctrlWord_invInputs[6],
       io_inst[13]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       ctrlWord_invInputs[12],
       io_inst[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       ctrlWord_invInputs[12],
       io_inst[13],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[20],
       ctrlWord_invInputs[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       io_inst[6],
       io_inst[13]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       io_inst[6],
       io_inst[14]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[3],
       io_inst[4],
       ctrlWord_invInputs[6],
       io_inst[12],
       ctrlWord_invInputs[13],
       io_inst[14],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       ctrlWord_invInputs[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       io_inst[2],
       io_inst[3],
       ctrlWord_invInputs[4],
       io_inst[5],
       ctrlWord_invInputs[12],
       io_inst[13],
       ctrlWord_invInputs[14],
       io_inst[27],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       io_inst[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       io_inst[20],
       ctrlWord_invInputs[21],
       io_inst[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       io_inst[28],
       ctrlWord_invInputs[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]},
     &{io_inst[0],
       io_inst[1],
       ctrlWord_invInputs[2],
       ctrlWord_invInputs[3],
       io_inst[4],
       io_inst[5],
       io_inst[6],
       ctrlWord_invInputs[7],
       ctrlWord_invInputs[8],
       ctrlWord_invInputs[9],
       ctrlWord_invInputs[10],
       ctrlWord_invInputs[11],
       ctrlWord_invInputs[14],
       ctrlWord_invInputs[15],
       ctrlWord_invInputs[16],
       ctrlWord_invInputs[17],
       ctrlWord_invInputs[18],
       ctrlWord_invInputs[19],
       ctrlWord_invInputs[20],
       io_inst[21],
       ctrlWord_invInputs[22],
       ctrlWord_invInputs[23],
       ctrlWord_invInputs[24],
       ctrlWord_invInputs[25],
       ctrlWord_invInputs[26],
       ctrlWord_invInputs[27],
       io_inst[28],
       io_inst[29],
       ctrlWord_invInputs[30],
       ctrlWord_invInputs[31]}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  ImmGen immExt (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:165:22]
    .io_inst     (io_inst),
    .io_instType
      ({|{&_ctrlWord_andMatrixOutputs_T_7,
          &_ctrlWord_andMatrixOutputs_T_8,
          &_ctrlWord_andMatrixOutputs_T_22,
          &_ctrlWord_andMatrixOutputs_T_25,
          &_ctrlWord_andMatrixOutputs_T_28},
        |{&_ctrlWord_andMatrixOutputs_T_8,
          &_ctrlWord_andMatrixOutputs_T_16,
          &_ctrlWord_andMatrixOutputs_T_23,
          &_ctrlWord_andMatrixOutputs_T_28},
        |{&_ctrlWord_andMatrixOutputs_T_2,
          &_ctrlWord_andMatrixOutputs_T_23,
          &_ctrlWord_andMatrixOutputs_T_24,
          &_ctrlWord_andMatrixOutputs_T_36,
          &_ctrlWord_andMatrixOutputs_T_46}}),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:129:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
    .io_imm      (io_imm)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:165:22]
  assign io_decodeBundle_aluSrc1 =
    {|{&_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_25,
       &_ctrlWord_andMatrixOutputs_T_52},
     |{&_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_52}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :133:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_aluSrc2 =
    {|{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_36,
       &_ctrlWord_andMatrixOutputs_T_46,
       &_ctrlWord_andMatrixOutputs_T_64},
     |{&_ctrlWord_andMatrixOutputs_T_2,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_16,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_27,
       &_ctrlWord_andMatrixOutputs_T_46}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :135:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_aluOp =
    {&_ctrlWord_andMatrixOutputs_T_54,
     |{&_ctrlWord_andMatrixOutputs_T_33,
       &_ctrlWord_andMatrixOutputs_T_41,
       &{ctrlWord_invInputs[2],
         io_inst[4],
         ctrlWord_invInputs[5],
         ctrlWord_invInputs[12],
         ctrlWord_invInputs[13],
         io_inst[14]},
       &{ctrlWord_invInputs[2],
         io_inst[4],
         ctrlWord_invInputs[12],
         ctrlWord_invInputs[13],
         io_inst[14],
         ctrlWord_invInputs[25]}},
     |{&_ctrlWord_andMatrixOutputs_T_33,
       &_ctrlWord_andMatrixOutputs_T_56,
       &_ctrlWord_andMatrixOutputs_T_58},
     |{&_ctrlWord_andMatrixOutputs_T_41,
       &{ctrlWord_invInputs[2],
         ctrlWord_invInputs[5],
         ctrlWord_invInputs[12],
         io_inst[13],
         io_inst[14]},
       &{ctrlWord_invInputs[2],
         ctrlWord_invInputs[6],
         ctrlWord_invInputs[12],
         io_inst[13],
         io_inst[14],
         ctrlWord_invInputs[25]},
       &{ctrlWord_invInputs[2],
         io_inst[4],
         io_inst[5],
         ctrlWord_invInputs[6],
         io_inst[30]},
       &{ctrlWord_invInputs[2],
         io_inst[4],
         ctrlWord_invInputs[5],
         io_inst[12],
         ctrlWord_invInputs[13],
         io_inst[30]}}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :137:33, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_mulOp =
    {|{&_ctrlWord_andMatrixOutputs_T_32, &_ctrlWord_andMatrixOutputs_T_40},
     &_ctrlWord_andMatrixOutputs_T_41};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :139:33, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_divOp =
    {&_ctrlWord_andMatrixOutputs_T_39,
     |{&_ctrlWord_andMatrixOutputs_T_11, &_ctrlWord_andMatrixOutputs_T_40}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :141:33, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_bruOp =
    {|{&_ctrlWord_andMatrixOutputs_T,
       &_ctrlWord_andMatrixOutputs_T_3,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_11,
       &_ctrlWord_andMatrixOutputs_T_16,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_32,
       &_ctrlWord_andMatrixOutputs_T_46,
       &_ctrlWord_andMatrixOutputs_T_56,
       &_ctrlWord_andMatrixOutputs_T_58,
       &_ctrlWord_andMatrixOutputs_T_60},
     |{&_ctrlWord_andMatrixOutputs_T,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_11,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_32,
       &_ctrlWord_andMatrixOutputs_T_36,
       &_ctrlWord_andMatrixOutputs_T_40,
       &{ctrlWord_invInputs[13], io_inst[14]},
       &_ctrlWord_andMatrixOutputs_T_56,
       &_ctrlWord_andMatrixOutputs_T_58,
       &_ctrlWord_andMatrixOutputs_T_60},
     &{ctrlWord_invInputs[2], ctrlWord_invInputs[4], io_inst[6], io_inst[12]}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :143:33, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_csrOp =
    {|{&_ctrlWord_andMatrixOutputs_T,
       &_ctrlWord_andMatrixOutputs_T_2,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_11,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_33,
       &_ctrlWord_andMatrixOutputs_T_39,
       &_ctrlWord_andMatrixOutputs_T_40,
       &_ctrlWord_andMatrixOutputs_T_54,
       &_ctrlWord_andMatrixOutputs_T_60},
     |{&_ctrlWord_andMatrixOutputs_T,
       &_ctrlWord_andMatrixOutputs_T_2,
       &_ctrlWord_andMatrixOutputs_T_7,
       &_ctrlWord_andMatrixOutputs_T_11,
       &_ctrlWord_andMatrixOutputs_T_22,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_26,
       &_ctrlWord_andMatrixOutputs_T_33,
       &_ctrlWord_andMatrixOutputs_T_39,
       &_ctrlWord_andMatrixOutputs_T_48,
       &_ctrlWord_andMatrixOutputs_T_54,
       &_ctrlWord_andMatrixOutputs_T_60}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :145:33, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_amoOp =
    {|{&_ctrlWord_andMatrixOutputs_T_72, &_ctrlWord_andMatrixOutputs_T_73},
     |{&_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_67,
       &{ctrlWord_invInputs[29], ctrlWord_invInputs[30], io_inst[31]}},
     |{&_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_67,
       &{io_inst[29], io_inst[30], io_inst[31]}},
     |{&_ctrlWord_andMatrixOutputs_T_39,
       &_ctrlWord_andMatrixOutputs_T_64,
       &{io_inst[29], io_inst[30], ctrlWord_invInputs[31]},
       &_ctrlWord_andMatrixOutputs_T_73}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :147:33, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_fuType =
    {1'h0,
     |{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_60,
       &_ctrlWord_andMatrixOutputs_T_64},
     |{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_23,
       &_ctrlWord_andMatrixOutputs_T_24,
       &_ctrlWord_andMatrixOutputs_T_27,
       &_ctrlWord_andMatrixOutputs_T_36,
       &_ctrlWord_andMatrixOutputs_T_46,
       &_ctrlWord_andMatrixOutputs_T_64},
     |{&_ctrlWord_andMatrixOutputs_T_3,
       &_ctrlWord_andMatrixOutputs_T_15,
       &_ctrlWord_andMatrixOutputs_T_27,
       &_ctrlWord_andMatrixOutputs_T_36,
       &_ctrlWord_andMatrixOutputs_T_46,
       &{ctrlWord_invInputs[2],
         io_inst[5],
         ctrlWord_invInputs[6],
         io_inst[14],
         io_inst[25]}}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :131:34, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_memWrite =
    {|{&_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_43,
       &_ctrlWord_andMatrixOutputs_T_64,
       &_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_67,
       &_ctrlWord_andMatrixOutputs_T_72,
       &_ctrlWord_andMatrixOutputs_T_73},
     |{&_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_43,
       &_ctrlWord_andMatrixOutputs_T_64,
       &_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_67,
       &_ctrlWord_andMatrixOutputs_T_72,
       &_ctrlWord_andMatrixOutputs_T_73},
     |{&_ctrlWord_andMatrixOutputs_T_19,
       &{ctrlWord_invInputs[4], io_inst[5], ctrlWord_invInputs[6], io_inst[12]},
       &_ctrlWord_andMatrixOutputs_T_43,
       &_ctrlWord_andMatrixOutputs_T_64,
       &_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_67,
       &_ctrlWord_andMatrixOutputs_T_72,
       &_ctrlWord_andMatrixOutputs_T_73},
     |{&_ctrlWord_andMatrixOutputs_T_15,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_64,
       &_ctrlWord_andMatrixOutputs_T_65,
       &_ctrlWord_andMatrixOutputs_T_67,
       &_ctrlWord_andMatrixOutputs_T_72,
       &_ctrlWord_andMatrixOutputs_T_73}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :149:36, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_memRead =
    {|{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_38},
     |{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &_ctrlWord_andMatrixOutputs_T_38},
     |{&_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19,
       &{ctrlWord_invInputs[2],
         ctrlWord_invInputs[4],
         ctrlWord_invInputs[5],
         io_inst[12]},
       &_ctrlWord_andMatrixOutputs_T_38},
     |{&_ctrlWord_andMatrixOutputs_T_3,
       &_ctrlWord_andMatrixOutputs_T_18,
       &_ctrlWord_andMatrixOutputs_T_19}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, :151:35, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_memSignExt =
    |{&_ctrlWord_andMatrixOutputs_T, &_ctrlWord_andMatrixOutputs_T_26};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_csrWrite =
    |{&_ctrlWord_andMatrixOutputs_T_36, &_ctrlWord_andMatrixOutputs_T_46};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_regWrite =
    |{&_ctrlWord_andMatrixOutputs_T_2,
      &_ctrlWord_andMatrixOutputs_T_7,
      &_ctrlWord_andMatrixOutputs_T_11,
      &_ctrlWord_andMatrixOutputs_T_18,
      &_ctrlWord_andMatrixOutputs_T_19,
      &_ctrlWord_andMatrixOutputs_T_22,
      &_ctrlWord_andMatrixOutputs_T_24,
      &_ctrlWord_andMatrixOutputs_T_33,
      &_ctrlWord_andMatrixOutputs_T_36,
      &_ctrlWord_andMatrixOutputs_T_40,
      &_ctrlWord_andMatrixOutputs_T_48,
      &_ctrlWord_andMatrixOutputs_T_54,
      &_ctrlWord_andMatrixOutputs_T_60,
      &_ctrlWord_andMatrixOutputs_T_64};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_decodeBundle_fencei = &_ctrlWord_andMatrixOutputs_T_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  assign io_legal = |_ctrlWord_orMatrixOutputs_T;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/id/IDU.scala:117:7, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
endmodule

import "DPI-C" function void ebreak(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int inst
);


import "DPI-C" function void PerfCountIDU(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input byte fuType
);


import "DPI-C" function void PerfCountInstFlushed();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

module ID(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  output        io_fromIF_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input         io_fromIF_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [31:0] io_fromIF_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_fromIF_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input         io_fromIF_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_fromIF_bits_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [31:0] io_fromIF_bits_predTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [1:0]  io_fromIF_bits_btbHitInfo,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input         io_fromIF_bits_btbInfo_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [21:0] io_fromIF_bits_btbInfo_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_fromIF_bits_btbInfo_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [1:0]  io_fromIF_bits_btbInfo_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_fromIF_bits_btbInfo_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [31:0] io_fromIF_bits_btbInfo_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_fromIF_bits_btbInfo_bta_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input         io_fromIF_bits_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [1:0]  io_toEXE_bits_decodeBundle_aluSrc1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_decodeBundle_aluSrc2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [3:0]  io_toEXE_bits_decodeBundle_aluOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [1:0]  io_toEXE_bits_decodeBundle_mulOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_decodeBundle_divOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [2:0]  io_toEXE_bits_decodeBundle_bruOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [1:0]  io_toEXE_bits_decodeBundle_csrOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [3:0]  io_toEXE_bits_decodeBundle_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_decodeBundle_fuType,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_decodeBundle_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_decodeBundle_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output        io_toEXE_bits_decodeBundle_memSignExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_decodeBundle_csrWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_decodeBundle_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_decodeBundle_fencei,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [31:0] io_toEXE_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_imm,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_rs1Data,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_rs2Data,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_csrData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [11:0] io_toEXE_bits_funct12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [4:0]  io_toEXE_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output        io_toEXE_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [31:0] io_toEXE_bits_predTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [1:0]  io_toEXE_bits_btbHitInfo,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output        io_toEXE_bits_btbInfo_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [21:0] io_toEXE_bits_btbInfo_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_btbInfo_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [1:0]  io_toEXE_bits_btbInfo_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_btbInfo_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [31:0] io_toEXE_bits_btbInfo_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_btbInfo_bta_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output        io_toEXE_bits_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_excepVec_2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_excepVec_8,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_excepVec_9,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_excepVec_11,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [31:0] io_toEXE_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output        io_toEXE_bits_ftrace_doFtrace,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [4:0]  io_toEXE_bits_ftrace_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_toEXE_bits_ftrace_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output        io_toEXE_bits_isWFI,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [4:0]  io_readPort1_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [31:0] io_readPort1_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [4:0]  io_readPort2_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [31:0] io_readPort2_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [11:0] io_csrReadPort_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [31:0] io_csrReadPort_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output [4:0]  io_bypassPort_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_bypassPort_rs2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input         io_bypassPort_newestDataGetable,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [1:0]  io_bypassPort_bypassTypeA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_bypassPort_bypassTypeB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [31:0] io_bypassDataFromOtherStage_fromEXE,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_bypassDataFromOtherStage_fromMEM,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
                io_bypassDataFromOtherStage_fromWB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  output        io_fencei,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input         io_flush,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:34:14]
  input  [1:0]  privilege__bore
);

  wire       io_toEXE_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:170:{43,52,64}]
  wire [1:0] _idu_io_decodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  wire [2:0] _idu_io_decodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  wire [3:0] _idu_io_decodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  wire [3:0] _idu_io_decodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  wire [3:0] _idu_io_decodeBundle_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  wire       _idu_io_decodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  wire       _idu_io_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  wire       _idu_io_legal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  reg        hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:52:27]
  wire       isECALL =
    io_fromIF_bits_inst[6:0] == 7'h73 & io_fromIF_bits_inst[31:20] == 12'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:102:21, :103:{21,28,39,50}]
  wire       isMRET =
    io_fromIF_bits_inst[6:0] == 7'h73 & io_fromIF_bits_inst[31:20] == 12'h302;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:102:21, :103:21, :104:{27,38,49}]
  assign io_toEXE_bits_nop_0 =
    io_fromIF_bits_nop | ~io_bypassPort_newestDataGetable | hasFired | io_flush;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:49:15, :52:27, :170:{43,52,64}]
  wire       io_fromIF_ready_0 = io_toEXE_ready & io_bypassPort_newestDataGetable;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:175:37]
  wire       _hasFired_T_1 = io_fromIF_ready_0 & io_fromIF_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:175:37, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire       _GEN = io_toEXE_ready & ~hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:52:27, :184:{30,33}]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
    if (~io_toEXE_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:66:7, :170:{43,52,64}, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      ebreak(io_fromIF_bits_inst);	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_GEN & _idu_io_legal & ~io_toEXE_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:66:7, :72:19, :170:{43,52,64}, :184:{30,43,59}, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountIDU({4'h0, _idu_io_decodeBundle_fuType});	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19, :185:10, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_GEN & io_toEXE_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:170:{43,52,64}, :184:30, :190:50, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountInstFlushed();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
      hasFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :52:27]
    else	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
      hasFired <=
        io_toEXE_ready & ~_hasFired_T_1 & io_bypassPort_newestDataGetable | ~_hasFired_T_1
        & hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:52:27, :53:{22,25,41,52}, :54:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
        hasFired = _RANDOM[/*Zero width*/ 1'b0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :52:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IDU idu (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
    .io_inst                    (io_fromIF_bits_inst),
    .io_imm                     (io_toEXE_bits_imm),
    .io_decodeBundle_aluSrc1    (_idu_io_decodeBundle_aluSrc1),
    .io_decodeBundle_aluSrc2    (io_toEXE_bits_decodeBundle_aluSrc2),
    .io_decodeBundle_aluOp      (io_toEXE_bits_decodeBundle_aluOp),
    .io_decodeBundle_mulOp      (io_toEXE_bits_decodeBundle_mulOp),
    .io_decodeBundle_divOp      (io_toEXE_bits_decodeBundle_divOp),
    .io_decodeBundle_bruOp      (_idu_io_decodeBundle_bruOp),
    .io_decodeBundle_csrOp      (io_toEXE_bits_decodeBundle_csrOp),
    .io_decodeBundle_amoOp      (io_toEXE_bits_decodeBundle_amoOp),
    .io_decodeBundle_fuType     (_idu_io_decodeBundle_fuType),
    .io_decodeBundle_memWrite   (_idu_io_decodeBundle_memWrite),
    .io_decodeBundle_memRead    (_idu_io_decodeBundle_memRead),
    .io_decodeBundle_memSignExt (io_toEXE_bits_decodeBundle_memSignExt),
    .io_decodeBundle_csrWrite   (io_toEXE_bits_decodeBundle_csrWrite),
    .io_decodeBundle_regWrite   (_idu_io_decodeBundle_regWrite),
    .io_decodeBundle_fencei     (_idu_io_decodeBundle_fencei),
    .io_legal                   (_idu_io_legal)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:72:19]
  assign io_fromIF_ready = io_fromIF_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :175:37]
  assign io_toEXE_bits_decodeBundle_aluSrc1 = _idu_io_decodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :72:19]
  assign io_toEXE_bits_decodeBundle_bruOp = _idu_io_decodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :72:19]
  assign io_toEXE_bits_decodeBundle_fuType = _idu_io_decodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :72:19]
  assign io_toEXE_bits_decodeBundle_memWrite =
    _idu_io_decodeBundle_memWrite & {4{~io_toEXE_bits_nop_0}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :66:7, :72:19, :84:{71,77}, :170:{43,52,64}]
  assign io_toEXE_bits_decodeBundle_memRead =
    _idu_io_decodeBundle_memRead & {4{~io_toEXE_bits_nop_0}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :66:7, :72:19, :80:{69,75}, :170:{43,52,64}]
  assign io_toEXE_bits_decodeBundle_regWrite =
    _idu_io_decodeBundle_regWrite & ~io_toEXE_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :66:7, :72:19, :79:71, :170:{43,52,64}]
  assign io_toEXE_bits_decodeBundle_fencei = _idu_io_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :72:19]
  assign io_toEXE_bits_pc = io_fromIF_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_rs1Data =
    (io_bypassPort_bypassTypeA == 2'h0 ? io_bypassDataFromOtherStage_fromEXE : 32'h0)
    | (io_bypassPort_bypassTypeA == 2'h1 ? io_bypassDataFromOtherStage_fromMEM : 32'h0)
    | (io_bypassPort_bypassTypeA == 2'h2 ? io_bypassDataFromOtherStage_fromWB : 32'h0)
    | ((&io_bypassPort_bypassTypeA) ? io_readPort1_rdata : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :104:49, :127:77, :141:20, :142:20, :143:20, :144:20, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_toEXE_bits_rs2Data =
    (io_bypassPort_bypassTypeB == 2'h0 ? io_bypassDataFromOtherStage_fromEXE : 32'h0)
    | (io_bypassPort_bypassTypeB == 2'h1 ? io_bypassDataFromOtherStage_fromMEM : 32'h0)
    | (io_bypassPort_bypassTypeB == 2'h2 ? io_bypassDataFromOtherStage_fromWB : 32'h0)
    | ((&io_bypassPort_bypassTypeB) ? io_readPort2_rdata : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :104:49, :127:77, :149:20, :150:20, :151:20, :152:20, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_toEXE_bits_csrData = io_csrReadPort_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_funct12 = io_fromIF_bits_inst[31:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :102:21]
  assign io_toEXE_bits_rd = io_fromIF_bits_inst[11:7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :60:20]
  assign io_toEXE_bits_rs1 = io_fromIF_bits_inst[19:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :58:21]
  assign io_toEXE_bits_nop = io_toEXE_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :170:{43,52,64}]
  assign io_toEXE_bits_mret = isMRET;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :104:38]
  assign io_toEXE_bits_branchPred = io_fromIF_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_predTarget = io_fromIF_bits_predTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_btbHitInfo = io_fromIF_bits_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_btbInfo_lru = io_fromIF_bits_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_btbInfo_bia_0 = io_fromIF_bits_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_btbInfo_bia_1 = io_fromIF_bits_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_btbInfo_tracker_0 = io_fromIF_bits_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_btbInfo_tracker_1 = io_fromIF_bits_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_btbInfo_bta_0 = io_fromIF_bits_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_btbInfo_bta_1 = io_fromIF_bits_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_excepVec_0 = io_fromIF_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_excepVec_2 = ~_idu_io_legal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :72:19, :123:49]
  assign io_toEXE_bits_excepVec_8 = isECALL & privilege__bore == 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :103:39, :104:49, :125:{58,71}]
  assign io_toEXE_bits_excepVec_9 = isECALL & privilege__bore == 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :103:39, :127:{64,77}]
  assign io_toEXE_bits_excepVec_11 = isECALL & (&privilege__bore);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :103:39, :126:{61,74}]
  assign io_toEXE_bits_inst = io_fromIF_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7]
  assign io_toEXE_bits_ftrace_doFtrace =
    _idu_io_decodeBundle_fuType == 4'h2 & _idu_io_decodeBundle_bruOp == 3'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :72:19, :196:{58,73,95}]
  assign io_toEXE_bits_ftrace_rd = io_fromIF_bits_inst[11:7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :60:20]
  assign io_toEXE_bits_ftrace_rs1 =
    _idu_io_decodeBundle_aluSrc1 == 2'h2 ? 5'h0 : io_fromIF_bits_inst[19:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :58:21, :72:19, :198:36, :199:28]
  assign io_toEXE_bits_isWFI = io_fromIF_bits_inst == 32'h10500073;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :205:48]
  assign io_readPort1_raddr = io_fromIF_bits_inst[19:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :58:21]
  assign io_readPort2_raddr = io_fromIF_bits_inst[24:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :59:21]
  assign io_csrReadPort_raddr = isMRET ? 12'h341 : io_fromIF_bits_inst[31:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :102:21, :104:38, :110:30]
  assign io_bypassPort_rs1 = io_fromIF_bits_inst[19:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :58:21]
  assign io_bypassPort_rs2 = io_fromIF_bits_inst[24:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :59:21]
  assign io_fencei = _idu_io_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/ID.scala:33:7, :72:19]
endmodule

module ALU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:22:7]
  input  [31:0] io_opA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:14]
                io_opB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:14]
  input  [3:0]  io_op,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:14]
  output [31:0] io_res,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:14]
                io_sum	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:23:14]
);

  wire [31:0] _sum_T_4 = io_opA + (io_op[0] ? 32'h0 - io_opB : io_opB);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:31:{20,25,31,36}]
  wire [18:0] _GEN =
    {io_opA[5:4],
     io_opA[7:6],
     io_opA[9:8],
     io_opA[11:10],
     io_opA[13:12],
     io_opA[15:14],
     io_opA[17:16],
     io_opA[19:18],
     io_opA[21:20],
     io_opA[23]} & 19'h55555;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:39:43]
  wire [31:0] shin =
    io_op[3]
      ? io_opA
      : {io_opA[0],
         io_opA[1],
         io_opA[2],
         io_opA[3],
         io_opA[4],
         _GEN[18:15] | {io_opA[7:6], io_opA[9:8]} & 4'h5,
         io_opA[9],
         _GEN[13] | io_opA[10],
         io_opA[11],
         io_opA[12],
         _GEN[10:7] | {io_opA[15:14], io_opA[17:16]} & 4'h5,
         io_opA[17],
         _GEN[5] | io_opA[18],
         io_opA[19],
         io_opA[20],
         {_GEN[2:0], 1'h0} | {io_opA[23:22], io_opA[25:24]} & 4'h5,
         io_opA[25],
         io_opA[26],
         io_opA[27],
         io_opA[28],
         io_opA[29],
         io_opA[30],
         io_opA[31]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:39:{17,23,43}]
  wire [32:0] _shiftr_T_5 = $signed($signed({io_op[0] & shin[31], shin}) >>> io_opB[4:0]);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:31:31, :38:21, :39:17, :40:{20,30,37,69}]
  wire [18:0] _GEN_0 =
    {_shiftr_T_5[5:4],
     _shiftr_T_5[7:6],
     _shiftr_T_5[9:8],
     _shiftr_T_5[11:10],
     _shiftr_T_5[13:12],
     _shiftr_T_5[15:14],
     _shiftr_T_5[17:16],
     _shiftr_T_5[19:18],
     _shiftr_T_5[21:20],
     _shiftr_T_5[23]} & 19'h55555;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:40:{69,78}, :44:23]
  wire [31:0] _io_res_T_24 =
    {31'h0, io_opA[31] == io_opB[31] ? _sum_T_4[31] : io_op[1] ? io_opB[31] : io_opA[31]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:31:20, :33:8, :34:{13,31,41}, :35:10, :36:{10,16}, :60:36]
  assign io_res =
    (io_op == 4'h0 | io_op == 4'h1 ? _sum_T_4 : 32'h0)
    | (io_op == 4'h4 ? io_opA ^ io_opB : 32'h0)
    | (io_op == 4'h2 ? io_opA & io_opB : 32'h0)
    | (io_op == 4'h3 ? io_opA | io_opB : 32'h0)
    | (io_op == 4'h6
         ? {_shiftr_T_5[0],
            _shiftr_T_5[1],
            _shiftr_T_5[2],
            _shiftr_T_5[3],
            _shiftr_T_5[4],
            _GEN_0[18:15] | {_shiftr_T_5[7:6], _shiftr_T_5[9:8]} & 4'h5,
            _shiftr_T_5[9],
            _GEN_0[13] | _shiftr_T_5[10],
            _shiftr_T_5[11],
            _shiftr_T_5[12],
            _GEN_0[10:7] | {_shiftr_T_5[15:14], _shiftr_T_5[17:16]} & 4'h5,
            _shiftr_T_5[17],
            _GEN_0[5] | _shiftr_T_5[18],
            _shiftr_T_5[19],
            _shiftr_T_5[20],
            {_GEN_0[2:0], 1'h0} | {_shiftr_T_5[23:22], _shiftr_T_5[25:24]} & 4'h5,
            _shiftr_T_5[25],
            _shiftr_T_5[26],
            _shiftr_T_5[27],
            _shiftr_T_5[28],
            _shiftr_T_5[29],
            _shiftr_T_5[30],
            _shiftr_T_5[31]}
         : 32'h0) | (io_op == 4'h8 ? _shiftr_T_5[31:0] : 32'h0)
    | (io_op == 4'h9 ? _shiftr_T_5[31:0] : 32'h0) | (io_op == 4'h7 ? _io_res_T_24 : 32'h0)
    | (io_op == 4'h5 ? _io_res_T_24 : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:22:7, :31:20, :39:43, :40:{69,78}, :44:23, :47:14, :48:14, :49:{14,40}, :50:{14,40}, :51:{14,39}, :52:14, :53:14, :54:14, :60:{14,36}, :61:14, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_sum = _sum_T_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/ALU.scala:22:7, :31:20]
endmodule

module Multiplier(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
  output        io_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  input         io_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  input  [31:0] io_req_bits_A,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
                io_req_bits_B,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  input         io_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  output        io_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  output [63:0] io_resp_bits_P,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
  output        io_busy	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:34:14]
);

  reg         busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:44:21]
  reg  [1:0]  count;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:46:22]
  reg  [63:0] result;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:47:19]
  wire        done = busy & ~(|count);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:44:21, :46:22, :94:26, :99:{23,33}]
  wire        _GEN = ~busy & io_req_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:44:21, :109:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      busy <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:44:21]
      count <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :46:22]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      busy <= ~(io_resp_ready & done) & (_GEN | busy);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:44:21, :87:25, :88:14, :99:23, :104:26, :105:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (busy & (|count))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:44:21, :46:22, :94:{17,26}]
        count <= count - 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:46:22, :95:24]
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        count <= 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :46:22]
    end
    if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      result <= {32'h0, io_req_bits_A} * {32'h0, io_req_bits_B};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:47:19, :90:33]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
        busy = _RANDOM[2'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :44:21]
        count = _RANDOM[2'h0][2:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :44:21, :46:22]
        result = {_RANDOM[2'h0][31:3], _RANDOM[2'h1], _RANDOM[2'h2][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :44:21, :47:19]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = ~busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :44:21, :109:23]
  assign io_resp_valid = done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :99:23]
  assign io_resp_bits_P = result;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :47:19]
  assign io_busy = busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Multiplier.scala:33:7, :44:21]
endmodule

module Divider(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
  output        io_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
  input         io_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
  input  [31:0] io_req_bits_divisor,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
                io_req_bits_dividend,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
  input         io_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
  output        io_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
  output [31:0] io_resp_bits_quotient,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
                io_resp_bits_remainder,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
  output        io_busy	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:38:14]
);

  reg         busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:49:21]
  reg  [5:0]  count;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:51:22]
  reg  [31:0] quotient;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:74:23]
  reg  [31:0] remainder;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:75:24]
  wire        done = busy & ~(|count);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:49:21, :51:22, :83:24, :87:{21,31}]
  wire        _GEN = ~busy & io_req_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:49:21, :94:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
      busy <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:49:21]
      count <= 6'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:51:22]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
      busy <= ~(io_resp_ready & done) & (_GEN | busy);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:49:21, :76:23, :79:12, :87:21, :91:24, :92:12, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (busy & (|count))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:49:21, :51:22, :83:{15,24}]
        count <= count - 6'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:51:22, :84:22]
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        count <= 6'h21;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:51:22]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      quotient <= io_req_bits_dividend / io_req_bits_divisor;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:74:23, :77:40]
      remainder <= io_req_bits_dividend % io_req_bits_divisor;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:75:24, :78:41]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
        busy = _RANDOM[2'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :49:21]
        count = _RANDOM[2'h0][6:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :49:21, :51:22]
        quotient = {_RANDOM[2'h0][31:7], _RANDOM[2'h1][6:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :49:21, :74:23]
        remainder = {_RANDOM[2'h1][31:7], _RANDOM[2'h2][6:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :74:23, :75:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = ~busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :49:21, :94:21]
  assign io_resp_valid = done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :87:21]
  assign io_resp_bits_quotient = quotient;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :74:23]
  assign io_resp_bits_remainder = remainder;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :75:24]
  assign io_busy = busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/Divider.scala:37:7, :49:21]
endmodule

module BRU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:10:7]
  input  [2:0]  io_bruOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:11:14]
  input  [31:0] io_opA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:11:14]
                io_opB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:11:14]
  output        io_branch	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:11:14]
);

  assign io_branch =
    io_bruOp == 3'h0 & io_opA < io_opB | io_bruOp == 3'h1 & io_opA >= io_opB
    | io_bruOp == 3'h2 & $signed(io_opA) < $signed(io_opB) | io_bruOp == 3'h3
    & $signed(io_opA) >= $signed(io_opB) | io_bruOp == 3'h4 & io_opA == io_opB
    | io_bruOp == 3'h5 & io_opA != io_opB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/BRU.scala:10:7, :36:{17,43}, :37:{17,43}, :38:{17,50}, :39:{17,50}, :40:{17,42}, :41:{17,43}, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule

module CSRU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:8:7]
  input  [31:0] io_opA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:9:14]
                io_opB,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:9:14]
  input  [1:0]  io_op,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:9:14]
  output [31:0] io_res	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:9:14]
);

  assign io_res =
    (io_op == 2'h0 ? io_opA : 32'h0) | (io_op == 2'h1 ? ~io_opA & io_opB : 32'h0)
    | (io_op == 2'h2 ? io_opA | io_opB : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/CSRU.scala:8:7, :19:14, :20:{14,32,40}, :21:{14,39}, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule

import "DPI-C" function void PerfBranchPredictionAccuracy(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input bit redirect
);


import "DPI-C" function void update_csr(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int pc
);


import "DPI-C" function void ftrace(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int pc,
            target,
            rd,
            rs1
);


import "DPI-C" function void PerfCountEXU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

module EXE(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  output        io_fromID_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [1:0]  io_fromID_bits_decodeBundle_aluSrc1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_decodeBundle_aluSrc2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [3:0]  io_fromID_bits_decodeBundle_aluOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [1:0]  io_fromID_bits_decodeBundle_mulOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_decodeBundle_divOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [2:0]  io_fromID_bits_decodeBundle_bruOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [1:0]  io_fromID_bits_decodeBundle_csrOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [3:0]  io_fromID_bits_decodeBundle_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_decodeBundle_fuType,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_decodeBundle_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_decodeBundle_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_fromID_bits_decodeBundle_memSignExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_decodeBundle_csrWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_decodeBundle_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_decodeBundle_fencei,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [31:0] io_fromID_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_imm,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_rs1Data,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_rs2Data,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_csrData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [11:0] io_fromID_bits_funct12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [4:0]  io_fromID_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_fromID_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [31:0] io_fromID_bits_predTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [1:0]  io_fromID_bits_btbHitInfo,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_fromID_bits_btbInfo_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [21:0] io_fromID_bits_btbInfo_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_btbInfo_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [1:0]  io_fromID_bits_btbInfo_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_btbInfo_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [31:0] io_fromID_bits_btbInfo_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_btbInfo_bta_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_fromID_bits_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_3,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_4,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_5,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_6,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_7,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_8,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_9,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_10,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_11,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_13,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_14,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_excepVec_15,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [31:0] io_fromID_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_fromID_bits_ftrace_doFtrace,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input  [4:0]  io_fromID_bits_ftrace_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_fromID_bits_ftrace_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_fromID_bits_isWFI,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_toMEM_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_toMEM_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [4:0]  io_toMEM_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_toMEM_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_toMEM_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_toMEM_bits_flushForIntr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_isWFI,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [3:0]  io_toMEM_bits_controlSignals_memRawMask,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_toMEM_bits_controlSignals_signExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_toMEM_bits_controlSignals_regWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_controlSignals_memWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_toMEM_bits_controlSignals_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_controlSignals_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_controlSignals_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_controlSignals_fuTypeAMO,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [3:0]  io_toMEM_bits_controlSignals_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_toMEM_bits_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_3,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_5,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_7,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_8,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_9,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_10,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_11,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_13,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_14,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_toMEM_bits_excepVec_15,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_bypass_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_bypass_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [4:0]  io_bypass_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_regWdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_jumpBus_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_jumpBus_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_jumpBus_bits_jumpTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_btbUpdateInfo_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_btbUpdateInfo_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_btbUpdateInfo_bits_actualTaken,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_btbUpdateInfo_bits_actualTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [1:0]  io_btbUpdateInfo_bits_btbHitInfo,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_btbUpdateInfo_bits_btbInfo_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [21:0] io_btbUpdateInfo_bits_btbInfo_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_btbUpdateInfo_bits_btbInfo_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [1:0]  io_btbUpdateInfo_bits_btbInfo_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_btbUpdateInfo_bits_btbInfo_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_btbUpdateInfo_bits_btbInfo_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
                io_btbUpdateInfo_bits_btbInfo_bta_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_csrWritePort_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [11:0] io_csrWritePort_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_csrWritePort_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_flush,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_interCMD_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output        io_interCMD_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  output [31:0] io_interCMD_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
  input         io_flushFromMEM	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:46:14]
);

  wire        io_toMEM_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:322:31]
  wire [31:0] remainderFinal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:152:21, :155:20, :157:71]
  wire [31:0] divResFinal;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:152:21, :154:17, :157:71]
  wire        _bru_io_branch;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:182:19]
  wire        _divider_io_req_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23]
  wire        _divider_io_resp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23]
  wire [31:0] _divider_io_resp_bits_quotient;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23]
  wire [31:0] _divider_io_resp_bits_remainder;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23]
  wire        _divider_io_busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23]
  wire        _multiplier_io_req_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26]
  wire        _multiplier_io_resp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26]
  wire [63:0] _multiplier_io_resp_bits_P;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26]
  wire        _multiplier_io_busy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26]
  wire [31:0] _alu_io_res;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:19]
  wire [31:0] _alu_io_sum;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:19]
  wire        _csrUpdatedPC_T = io_toMEM_ready & io_toMEM_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:322:31, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:64:27]
  wire        _io_interCMD_valid_T = io_fromID_bits_nop | hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:64:27, :68:43]
  wire        io_toMEM_bits_nop_0 =
    _io_interCMD_valid_T | io_interCMD_ready | io_flushFromMEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:{43,55,68}]
  wire [31:0] opA =
    (io_fromID_bits_decodeBundle_aluSrc1 == 2'h0 ? io_fromID_bits_rs1Data : 32'h0)
    | (io_fromID_bits_decodeBundle_aluSrc1 == 2'h2 ? io_fromID_bits_pc : 32'h0)
    | ((&io_fromID_bits_decodeBundle_aluSrc1) ? {27'h0, io_fromID_bits_rs1} : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :75:15, :76:15, :77:15, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:49:44, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [31:0] opB =
    (io_fromID_bits_decodeBundle_aluSrc2 == 2'h0 ? io_fromID_bits_rs2Data : 32'h0)
    | ((&io_fromID_bits_decodeBundle_aluSrc2) ? io_fromID_bits_csrData : 32'h0)
    | (io_fromID_bits_decodeBundle_aluSrc2 == 2'h1 ? io_fromID_bits_imm : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :83:15, :84:15, :85:15, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg         mulReqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:99:30]
  reg         divReqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:103:30]
  wire        multiplier_io_req_valid =
    io_fromID_bits_decodeBundle_fuType == 4'h4 & ~mulReqFired & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:{55,68}, :99:30, :107:{50,65,68,81,84}]
  wire        multiplier_io_resp_ready =
    io_fromID_bits_decodeBundle_fuType == 4'h4 & io_toMEM_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:108:{51,66}]
  wire        mulSignedOpA =
    ~(|io_fromID_bits_decodeBundle_mulOp) | io_fromID_bits_decodeBundle_mulOp == 2'h2
    | (&io_fromID_bits_decodeBundle_mulOp);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :109:{42,57}, :110:{25,41}, :111:25]
  wire        mulSignedOpB =
    ~(|io_fromID_bits_decodeBundle_mulOp) | io_fromID_bits_decodeBundle_mulOp == 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :109:42, :112:{42,57}, :113:25]
  wire        mulSigned = mulSignedOpA | mulSignedOpB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:109:57, :110:41, :112:57, :114:32]
  wire        multTwoCompEnable =
    mulSigned & (~(mulSigned & (&io_fromID_bits_decodeBundle_mulOp)) & opB[31] ^ opA[31]);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:114:32, :119:28, :120:{15,37}, :121:8, :122:32, :124:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [63:0] _mulResFinal_T_3 =
    ({64{multTwoCompEnable}} ^ _multiplier_io_resp_bits_P) + {63'h0, multTwoCompEnable};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26, :124:37, :128:8, :129:5]
  wire        divSigned =
    io_fromID_bits_decodeBundle_divOp == 2'h1 | (&io_fromID_bits_decodeBundle_divOp);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :144:{24,38,60}]
  wire        _GEN = opB == 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:152:12, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_0 = divSigned & opA == 32'h80000000 & (&opB);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:144:38, :157:{20,27,45,52}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_1 = _GEN | _GEN_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:149:24, :152:{12,21}, :157:{20,45,71}, :162:28]
  wire        divider_io_req_valid =
    ~_GEN_1 & io_fromID_bits_decodeBundle_fuType == 4'h5 & ~divReqFired
    & ~io_fromID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:61:35, :103:30, :149:24, :152:21, :157:71, :162:{28,51,66,69,82}]
  wire        divider_io_resp_ready =
    ~_GEN_1 & io_fromID_bits_decodeBundle_fuType == 4'h5 & io_toMEM_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:149:24, :150:25, :152:21, :157:71, :162:28, :163:{29,52,67}]
  wire        divTowCompEnable = divSigned & (opA[31] ^ opB[31]);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:121:8, :122:32, :144:38, :166:{19,45}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign divResFinal =
    _GEN
      ? 32'hFFFFFFFF
      : _GEN_0
          ? 32'h80000000
          : ({32{divTowCompEnable}} ^ _divider_io_resp_bits_quotient)
            + {31'h0, divTowCompEnable};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23, :152:{12,21}, :154:17, :157:{20,45,71}, :159:19, :166:19, :167:19, :169:12, :170:9]
  wire        remainderTowCompEnable = divSigned & opA[31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:121:8, :144:38, :172:46, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign remainderFinal =
    _GEN
      ? opA
      : _GEN_0
          ? 32'h0
          : ({32{remainderTowCompEnable}} ^ _divider_io_resp_bits_remainder)
            + {31'h0, remainderTowCompEnable};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23, :152:{12,21}, :155:20, :157:{20,45,71}, :160:22, :172:46, :173:22, :175:12, :176:9, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        jump =
    io_fromID_bits_decodeBundle_fuType == 4'h2
    & (_bru_io_branch | io_fromID_bits_decodeBundle_bruOp == 3'h6);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:182:19, :192:{25,40,58,80}]
  wire        redirect =
    jump ^ io_fromID_bits_branchPred | io_fromID_bits_decodeBundle_fuType == 4'h2
    & _alu_io_sum != io_fromID_bits_predTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:19, :192:40, :199:{26,55,79,94,108}]
  wire        io_jumpBus_valid_0 =
    (redirect | io_fromID_bits_decodeBundle_fencei
     | io_fromID_bits_decodeBundle_fuType == 4'h3) & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:{55,68}, :107:84, :199:55, :201:{35,58,81,97}]
  wire [31:0] _io_regWdata_T_6 = io_fromID_bits_pc + 32'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:222:73]
  wire [31:0] io_jumpBus_bits_jumpTarget_0 = jump ? _alu_io_sum : _io_regWdata_T_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:19, :192:40, :222:{36,73}]
  wire        io_toMEM_bits_jumped_0 = io_jumpBus_ready & io_jumpBus_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:201:97, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         jumpBusFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:224:31]
  reg         btbUpdateInfoFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:230:39]
  wire        io_btbUpdateInfo_valid_0 =
    io_fromID_bits_decodeBundle_fuType == 4'h2 & ~io_toMEM_bits_nop_0
    & ~btbUpdateInfoFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:{55,68}, :107:84, :230:39, :234:{51,66,88,91}]
  wire        io_csrWritePort_wen_0 =
    io_fromID_bits_decodeBundle_csrWrite & _csrUpdatedPC_T & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:{55,68}, :107:84, :251:{55,72}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         csrUpdated;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:255:31]
  reg  [31:0] csrUpdatedPC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:256:33]
  wire [31:0] io_regWdata_0 =
    ((|io_fromID_bits_decodeBundle_fuType) ? 32'h0 : _alu_io_res)
    | (io_fromID_bits_decodeBundle_fuType == 4'h3 ? io_fromID_bits_csrData : 32'h0)
    | (io_fromID_bits_decodeBundle_fuType == 4'h2 ? _io_regWdata_T_6 : 32'h0)
    | (io_fromID_bits_decodeBundle_fuType == 4'h1 ? _alu_io_res : 32'h0)
    | (io_fromID_bits_decodeBundle_fuType == 4'h4
         ? ((|io_fromID_bits_decodeBundle_mulOp)
              ? _mulResFinal_T_3[63:32]
              : _mulResFinal_T_3[31:0])
         : 32'h0)
    | (io_fromID_bits_decodeBundle_fuType == 4'h5
         ? (io_fromID_bits_decodeBundle_divOp == 2'h1
            | io_fromID_bits_decodeBundle_divOp == 2'h0
              ? divResFinal
              : remainderFinal)
         : 32'h0) | (io_fromID_bits_decodeBundle_fuType == 4'h6 ? _alu_io_res : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :89:19, :109:42, :129:5, :130:19, :132:16, :133:16, :138:19, :139:{24,38,60}, :152:21, :154:17, :155:20, :157:71, :222:73, :270:28, :271:28, :272:28, :273:28, :274:28, :275:28, :276:28, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        jumpValid = io_toMEM_bits_jumped_0 | jumpBusFired | ~io_jumpBus_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:201:97, :224:31, :316:{43,59,63}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        mulOrDivEnable =
    (io_fromID_bits_decodeBundle_fuType == 4'h4
     | io_fromID_bits_decodeBundle_fuType == 4'h5) & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:{55,68}, :107:84, :318:{27,43,67,84}]
  wire        mulOrDivValid =
    ~mulOrDivEnable | mulOrDivEnable
    & (multiplier_io_resp_ready & _multiplier_io_resp_valid | divider_io_resp_ready
       & _divider_io_resp_valid
       | (_GEN
            ? io_fromID_bits_decodeBundle_fuType == 4'h5
            : _GEN_0 & io_fromID_bits_decodeBundle_fuType == 4'h5));	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26, :98:23, :108:66, :150:25, :151:33, :152:{12,21}, :153:{18,41}, :157:{20,45,71}, :158:{20,43}, :163:{29,67}, :318:84, :320:{5,21,40,68,92}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_toMEM_valid_0 = jumpValid & mulOrDivValid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:316:{43,59}, :320:21, :322:31]
  wire        io_fromID_ready_0 = io_toMEM_ready & jumpValid & mulOrDivValid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:316:{43,59}, :320:21, :323:{37,50}]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
    if (io_fromID_bits_decodeBundle_fuType == 4'h2 & _csrUpdatedPC_T
        & ~io_toMEM_bits_nop_0 & ~hasFired)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:64:27, :68:{55,68}, :107:84, :208:{38,53,70,92,95}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfBranchPredictionAccuracy(redirect);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:199:55, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (csrUpdated & _csrUpdatedPC_T)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:255:31, :260:34, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      update_csr(csrUpdatedPC);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:256:33, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (io_fromID_bits_ftrace_doFtrace & ~io_toMEM_bits_nop_0 & _csrUpdatedPC_T)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:{55,68}, :107:84, :334:{40,62}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      ftrace(io_fromID_bits_pc, _alu_io_sum, {27'h0, io_fromID_bits_ftrace_rd},
             {27'h0, io_fromID_bits_ftrace_rs1});	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:19, :337:10, :341:10, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (~(|io_fromID_bits_decodeBundle_fuType) & ~io_toMEM_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:68:{55,68}, :107:84, :270:28, :353:{44,59}, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountEXU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
      hasFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :64:27]
      mulReqFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :99:30]
      divReqFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :103:30]
      jumpBusFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :224:31]
      btbUpdateInfoFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :230:39]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
      hasFired <=
        _csrUpdatedPC_T & ~io_fromID_ready_0 | ~(_csrUpdatedPC_T & io_fromID_ready_0)
        & hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:64:{27,60}, :65:{22,25,42}, :66:14, :323:{37,50}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      mulReqFired <=
        _multiplier_io_req_ready & multiplier_io_req_valid & ~_csrUpdatedPC_T
        | ~io_fromID_ready_0 & mulReqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26, :99:30, :100:{31,34,50}, :101:17, :107:{65,81}, :323:{37,50}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      divReqFired <=
        _divider_io_req_ready & divider_io_req_valid & ~_csrUpdatedPC_T
        | ~io_fromID_ready_0 & divReqFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23, :99:30, :100:34, :103:30, :104:{28,47}, :105:17, :149:24, :152:21, :157:71, :162:{28,66,82}, :323:{37,50}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      jumpBusFired <=
        io_toMEM_bits_jumped_0 & ~_csrUpdatedPC_T | ~io_toMEM_bits_jumped_0
        & jumpBusFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:100:34, :224:31, :225:{24,43}, :226:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      btbUpdateInfoFired <=
        io_btbUpdateInfo_valid_0 & ~_csrUpdatedPC_T | ~_csrUpdatedPC_T
        & btbUpdateInfoFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:100:34, :230:39, :231:{33,52}, :232:26, :234:{66,88}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
    if (_csrUpdatedPC_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      csrUpdated <= io_csrWritePort_wen_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:251:{55,72}, :255:31]
      csrUpdatedPC <= io_fromID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:256:33]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
        hasFired = _RANDOM[1'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :64:27]
        mulReqFired = _RANDOM[1'h0][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :64:27, :99:30]
        divReqFired = _RANDOM[1'h0][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :64:27, :103:30]
        jumpBusFired = _RANDOM[1'h0][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :64:27, :224:31]
        btbUpdateInfoFired = _RANDOM[1'h0][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :64:27, :230:39]
        csrUpdated = _RANDOM[1'h0][5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :64:27, :255:31]
        csrUpdatedPC = {_RANDOM[1'h0][31:6], _RANDOM[1'h1][5:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :64:27, :256:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ALU alu (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:19]
    .io_opA (opA),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_opB (opB),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_op  (io_fromID_bits_decodeBundle_aluOp),
    .io_res (_alu_io_res),
    .io_sum (_alu_io_sum)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:89:19]
  Multiplier multiplier (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26]
    .clock          (clock),
    .reset          (reset),
    .io_req_ready   (_multiplier_io_req_ready),
    .io_req_valid   (multiplier_io_req_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:107:{65,81}]
    .io_req_bits_A  (mulSignedOpA & $signed(opA) < 32'sh0 ? 32'h0 - opA : opA),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:109:57, :110:41, :115:{22,48}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_req_bits_B  (mulSignedOpB & $signed(opB) < 32'sh0 ? 32'h0 - opB : opB),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:112:57, :115:48, :116:{22,48}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_resp_ready  (multiplier_io_resp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:108:66]
    .io_resp_valid  (_multiplier_io_resp_valid),
    .io_resp_bits_P (_multiplier_io_resp_bits_P),
    .io_busy        (_multiplier_io_busy)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:97:26]
  Divider divider (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23]
    .clock                  (clock),
    .reset                  (reset),
    .io_req_ready           (_divider_io_req_ready),
    .io_req_valid           (divider_io_req_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:149:24, :152:21, :157:71, :162:{28,66,82}]
    .io_req_bits_divisor    (divSigned & $signed(opB) < 32'sh0 ? 32'h0 - opB : opB),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:115:48, :144:38, :146:{22,45}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_req_bits_dividend   (divSigned & $signed(opA) < 32'sh0 ? 32'h0 - opA : opA),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:115:48, :144:38, :145:{22,45}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_resp_ready          (divider_io_resp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:150:25, :152:21, :157:71, :163:{29,67}]
    .io_resp_valid          (_divider_io_resp_valid),
    .io_resp_bits_quotient  (_divider_io_resp_bits_quotient),
    .io_resp_bits_remainder (_divider_io_resp_bits_remainder),
    .io_busy                (_divider_io_busy)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:98:23]
  BRU bru (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:182:19]
    .io_bruOp  (io_fromID_bits_decodeBundle_bruOp),
    .io_opA    (io_fromID_bits_rs1Data),
    .io_opB    (io_fromID_bits_rs2Data),
    .io_branch (_bru_io_branch)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:182:19]
  CSRU csru (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:245:20]
    .io_opA (opA),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_opB (opB),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_op  (io_fromID_bits_decodeBundle_csrOp),
    .io_res (io_csrWritePort_wdata)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:245:20]
  assign io_fromID_ready = io_fromID_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :323:{37,50}]
  assign io_toMEM_valid = io_toMEM_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :322:31]
  assign io_toMEM_bits_pc = io_fromID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_rd = io_fromID_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_nop = io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :68:{55,68}]
  assign io_toMEM_bits_jumped = io_toMEM_bits_jumped_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_toMEM_bits_inst = io_fromID_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_flushForIntr = ~io_fromID_bits_nop & io_interCMD_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :61:{35,55}]
  assign io_toMEM_bits_isWFI = io_fromID_bits_isWFI;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_mret = io_fromID_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_controlSignals_memRawMask =
    io_fromID_bits_decodeBundle_memRead | io_fromID_bits_decodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :291:53]
  assign io_toMEM_bits_controlSignals_signExt = io_fromID_bits_decodeBundle_memSignExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_controlSignals_regWriteData = io_regWdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_toMEM_bits_controlSignals_memWriteData = io_fromID_bits_rs2Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_controlSignals_regWrite = io_fromID_bits_decodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_controlSignals_memWrite =
    (|io_fromID_bits_decodeBundle_memWrite) & ~io_fromID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :61:35, :293:{52,56}]
  assign io_toMEM_bits_controlSignals_memRead =
    (|io_fromID_bits_decodeBundle_memRead) & ~io_fromID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :61:35, :292:{50,54}]
  assign io_toMEM_bits_controlSignals_fuTypeAMO =
    io_fromID_bits_decodeBundle_fuType == 4'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :296:51]
  assign io_toMEM_bits_controlSignals_amoOp = io_fromID_bits_decodeBundle_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_0 = io_fromID_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_1 = io_fromID_bits_excepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_2 = io_fromID_bits_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_3 = io_fromID_bits_excepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_5 = io_fromID_bits_excepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_7 = io_fromID_bits_excepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_8 = io_fromID_bits_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_9 = io_fromID_bits_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_10 = io_fromID_bits_excepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_11 = io_fromID_bits_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_12 = io_fromID_bits_excepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_13 = io_fromID_bits_excepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_14 = io_fromID_bits_excepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_toMEM_bits_excepVec_15 = io_fromID_bits_excepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_bypass_valid =
    io_fromID_bits_decodeBundle_fuType != 4'h1
    & io_fromID_bits_decodeBundle_fuType != 4'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :267:{42,57,80}]
  assign io_bypass_regWrite = io_fromID_bits_decodeBundle_regWrite & ~io_toMEM_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :68:{55,68}, :107:84, :265:47]
  assign io_bypass_waddr = io_fromID_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_regWdata = io_regWdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_jumpBus_valid = io_jumpBus_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :201:97]
  assign io_jumpBus_bits_jumpTarget = io_jumpBus_bits_jumpTarget_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :222:36]
  assign io_btbUpdateInfo_valid = io_btbUpdateInfo_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :234:{66,88}]
  assign io_btbUpdateInfo_bits_pc = io_fromID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_btbUpdateInfo_bits_actualTaken = jump;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :192:40]
  assign io_btbUpdateInfo_bits_actualTarget = io_jumpBus_bits_jumpTarget_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :222:36]
  assign io_btbUpdateInfo_bits_btbHitInfo = io_fromID_bits_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_btbUpdateInfo_bits_btbInfo_lru = io_fromID_bits_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_btbUpdateInfo_bits_btbInfo_bia_0 = io_fromID_bits_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_btbUpdateInfo_bits_btbInfo_bia_1 = io_fromID_bits_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_btbUpdateInfo_bits_btbInfo_tracker_0 = io_fromID_bits_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_btbUpdateInfo_bits_btbInfo_tracker_1 = io_fromID_bits_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_btbUpdateInfo_bits_btbInfo_bta_0 = io_fromID_bits_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_btbUpdateInfo_bits_btbInfo_bta_1 = io_fromID_bits_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_csrWritePort_wen = io_csrWritePort_wen_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :251:{55,72}]
  assign io_csrWritePort_waddr = io_fromID_bits_funct12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
  assign io_flush =
    ((|{io_jumpBus_valid_0,
        io_fromID_bits_excepVec_15,
        io_fromID_bits_excepVec_14,
        io_fromID_bits_excepVec_13,
        io_fromID_bits_excepVec_12,
        io_fromID_bits_excepVec_11,
        io_fromID_bits_excepVec_10,
        io_fromID_bits_excepVec_9,
        io_fromID_bits_excepVec_8,
        io_fromID_bits_excepVec_7,
        io_fromID_bits_excepVec_6,
        io_fromID_bits_excepVec_5,
        io_fromID_bits_excepVec_4,
        io_fromID_bits_excepVec_3,
        io_fromID_bits_excepVec_2,
        io_fromID_bits_excepVec_1,
        io_fromID_bits_excepVec_0}) | io_fromID_bits_decodeBundle_fuType == 4'h3
     | io_interCMD_ready) & ~io_toMEM_bits_nop_0 | io_flushFromMEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :68:{55,68}, :107:84, :201:97, :312:{34,67,71,94,109,123,146}]
  assign io_interCMD_valid =
    ~(_io_interCMD_valid_T | io_flushFromMEM | _multiplier_io_busy | _divider_io_busy);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7, :68:43, :97:26, :98:23, :282:{24,57,76,98}]
  assign io_interCMD_bits_pc = io_fromID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/EXE.scala:45:7]
endmodule

module AMOALU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:8:7]
  input  [31:0] io_mRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:9:14]
                io_src2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:9:14]
  input  [3:0]  io_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:9:14]
  output [31:0] io_res	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:9:14]
);

  assign io_res =
    (io_amoOp == 4'h2 ? io_src2 : 32'h0) | (io_amoOp == 4'h3 ? io_mRead + io_src2 : 32'h0)
    | (io_amoOp == 4'h4 ? io_src2 ^ io_mRead : 32'h0)
    | (io_amoOp == 4'h5 ? io_src2 & io_mRead : 32'h0)
    | (io_amoOp == 4'h6 ? io_src2 | io_mRead : 32'h0)
    | (io_amoOp == 4'h8
         ? ($signed(io_mRead) > $signed(io_src2) ? io_mRead : io_src2)
         : 32'h0) | (io_amoOp == 4'hA ? (io_mRead > io_src2 ? io_mRead : io_src2) : 32'h0)
    | (io_amoOp == 4'h7
         ? ($signed(io_mRead) < $signed(io_src2) ? io_mRead : io_src2)
         : 32'h0)
    | (io_amoOp == 4'h9 ? (io_mRead < io_src2 ? io_mRead : io_src2) : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/exe/AMOALU.scala:8:7, :16:15, :17:{15,44}, :18:{15,43}, :19:{15,43}, :20:{15,43}, :21:{15,38,55}, :22:{15,38,48}, :23:{15,38,55}, :24:{15,38,48}, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule


// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
import "DPI-C" function void PerfCountLSU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void LSURecvRResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void LSURecvBResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void diff_skip(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int skip_pc
);


import "DPI-C" function void LSULaunchARReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void LSULaunchAWReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

module MEM(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  output        io_fromEXE_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_fromEXE_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input  [31:0] io_fromEXE_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input  [4:0]  io_fromEXE_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_fromEXE_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input  [31:0] io_fromEXE_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_fromEXE_bits_flushForIntr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_isWFI,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input  [3:0]  io_fromEXE_bits_controlSignals_memRawMask,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_fromEXE_bits_controlSignals_signExt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input  [31:0] io_fromEXE_bits_controlSignals_regWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_controlSignals_memWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_fromEXE_bits_controlSignals_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_controlSignals_memWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_controlSignals_memRead,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_controlSignals_fuTypeAMO,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input  [3:0]  io_fromEXE_bits_controlSignals_amoOp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_fromEXE_bits_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_3,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_5,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_7,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_8,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_9,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_10,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_11,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_13,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_14,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_fromEXE_bits_excepVec_15,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_toWB_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [31:0] io_toWB_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [4:0]  io_toWB_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_toWB_bits_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [31:0] io_toWB_bits_regWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_toWB_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_3,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_4,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_5,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_6,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_7,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_8,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_9,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_10,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_11,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_13,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_14,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_excepVec_15,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_toWB_bits_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [31:0] io_toWB_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_toWB_bits_flushForIntr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_req_bits_wr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [1:0]  io_req_bits_size,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [31:0] io_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_req_bits_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [3:0]  io_req_bits_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_rResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_rResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input  [31:0] io_rResp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_wResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  input         io_wResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_bypass_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
                io_bypass_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [4:0]  io_bypass_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [31:0] io_regWdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output        io_flush2EXE,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
  output [31:0] setMtval_val__bore,
  output        setMtval__bore
);

  wire        io_req_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17, :135:35]
  wire [31:0] _amoAlu_io_res;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:122:22]
  wire [31:0] setMtval_val = io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:86:33]
  reg  [2:0]  state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22]
  reg  [31:0] reservation;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:48:28]
  wire [1:0]  reqSize =
    io_fromEXE_bits_controlSignals_memRawMask[3]
      ? 2'h2
      : {1'h0, io_fromEXE_bits_controlSignals_memRawMask[1]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:63:15, :64:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire        align =
    io_fromEXE_bits_controlSignals_memRawMask[3]
      ? io_fromEXE_bits_controlSignals_regWriteData[1:0] == 2'h0
      : ~(io_fromEXE_bits_controlSignals_memRawMask[1])
        | ~(io_fromEXE_bits_controlSignals_regWriteData[0]);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:63:15, :64:15, :70:28, :73:37, :74:{22,36}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire        ren = io_fromEXE_bits_controlSignals_memRead & ~io_fromEXE_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:80:{32,35}]
  wire        wen = io_fromEXE_bits_controlSignals_memWrite & ~io_fromEXE_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:80:35, :82:33]
  wire        _skip_enable_T = ren | wen;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:80:32, :82:33, :84:24]
  wire        setMtval = ~align;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:84:35, :85:29, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [31:0] rdataShift =
    io_rResp_bits_rdata
    >> {27'h0, io_fromEXE_bits_controlSignals_regWriteData[1:0], 3'h0};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :90:63, :92:40]
  `ifndef SYNTHESIS	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:118:13]
    always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:118:13]
      if ((`PRINTF_COND_) & ~align & ~reset)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:84:35, :118:13, src/main/scala/chisel3/util/Mux.scala:50:70]
        $fwrite(32'h80000002,
                "not align!!!!!, reqSize is %d, but target address is 0x%x, the pc is 0x%x\n",
                4'h1 << reqSize, io_fromEXE_bits_controlSignals_regWriteData,
                io_fromEXE_bits_pc);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:118:{13,97}, src/main/scala/chisel3/util/Mux.scala:50:70]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [31:0] amoReadData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:123:28]
  reg  [31:0] amoAluResReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:128:29]
  reg  [31:0] amoRegWriteDataReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35]
  wire        _GEN = state == 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :133:17]
  wire        _GEN_0 = _skip_enable_T & align;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:84:24, :135:25, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire        _io_fromEXE_ready_T =
    reservation != io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:48:28, :138:104]
  wire [6:0]  _io_req_bits_wstrb_T =
    {3'h0, io_fromEXE_bits_controlSignals_memRawMask}
    << io_fromEXE_bits_controlSignals_regWriteData[1:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :70:28, :145:56]
  wire        _state_T = io_req_ready & io_req_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17, :135:35, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_1 = io_fromEXE_bits_controlSignals_amoOp == 4'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:161:63]
  wire        _GEN_2 = io_fromEXE_bits_controlSignals_fuTypeAMO & _GEN_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:161:{39,63}]
  wire        _GEN_3 = _GEN_0 & _GEN_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35, :135:{25,35}, :161:{39,77}, :162:30]
  wire        _GEN_4 = state == 3'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :133:17]
  wire        _GEN_5 = io_fromEXE_bits_controlSignals_amoOp == 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:183:35]
  wire        _GEN_6 = state == 3'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :133:17]
  wire        io_rResp_ready_0 =
    ~_GEN & (_GEN_4 ? io_rResp_valid & io_fromEXE_valid : _GEN_6 & io_rResp_valid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:58:18, :133:17, :173:{22,40}, :194:22]
  wire        _GEN_7 = io_rResp_ready_0 & io_rResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:58:18, :133:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_8 = state == 3'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :133:17]
  wire        _GEN_9 = state == 3'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :133:17]
  wire        _GEN_10 = _GEN_4 | _GEN_6 | _GEN_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:56:16, :133:17]
  wire        _GEN_11 = ~_GEN_10 & _GEN_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:56:16, :133:17]
  assign io_req_valid_0 =
    _GEN
      ? _GEN_0
        & ~(io_fromEXE_bits_controlSignals_fuTypeAMO
            & io_fromEXE_bits_controlSignals_amoOp == 4'h1 & _io_fromEXE_ready_T)
      : _GEN_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:56:16, :133:17, :135:{25,35}, :138:{22,25,52,76,89,104}]
  wire        _GEN_12 = _GEN_10 | ~_GEN_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:55:15, :56:16, :133:17]
  wire        io_req_bits_wr_0 = _GEN ? _GEN_0 & ~ren & wen : _GEN_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:55:15, :56:16, :80:32, :82:33, :133:17, :135:{25,35}, :143:{24,27,32}]
  wire        _GEN_13 = state == 3'h5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :133:17]
  wire        _GEN_14 = _GEN_6 | _GEN_8 | _GEN_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:57:18, :133:17]
  wire        io_wResp_ready_0 =
    ~_GEN
    & (_GEN_4
         ? io_wResp_valid & io_fromEXE_valid
         : ~_GEN_14 & _GEN_13 & io_wResp_valid & io_fromEXE_valid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:57:18, :58:18, :133:17, :174:{22,40}, :220:{22,40}]
  wire        io_toWB_valid_0 =
    _GEN
      ? ~_GEN_0 | _GEN_2 & _io_fromEXE_ready_T
      : _GEN_4 ? io_rResp_valid | io_wResp_valid : ~_GEN_14 & _GEN_13 & io_wResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:51:17, :52:20, :57:18, :133:17, :135:{25,35}, :138:104, :161:{39,77}, :164:25, :168:23, :175:{24,42}, :221:24]
  reg  [2:0]  casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17, :135:35]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :133:17, :135:35, :177:13, :195:27, :203:13, :213:13, :223:13]
    casez (state)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :133:17, :135:35, :177:13, :195:27, :203:13, :213:13, :223:13]
      3'b000:
        casez_tmp = _GEN_0 ? {1'h0, _state_T ? (ren & wen ? 2'h2 : 2'h1) : 2'h0} : state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :80:32, :82:33, :133:17, :135:{25,35}, :148:{15,21}, :150:{14,19}, :177:13, :195:27, :203:13, :213:13, :223:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b001:
        casez_tmp =
          {2'h0,
           ~(io_rResp_ready_0 & io_rResp_valid | io_wResp_ready_0 & io_wResp_valid)};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :57:18, :58:18, :133:17, :135:35, :177:{13,19}, :178:23, :195:27, :203:13, :213:13, :223:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b010:
        casez_tmp = _GEN_7 ? 3'h3 : state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :133:17, :135:35, :177:13, :195:27, :198:15, :203:13, :213:13, :223:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b011:
        casez_tmp = 3'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :133:17, :135:35, :177:13, :195:27, :203:13, :213:13, :223:13]
      3'b100:
        casez_tmp = {2'h2, io_req_ready & io_req_valid_0};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :133:17, :135:35, :177:13, :195:27, :203:13, :213:{13,19}, :223:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b101:
        casez_tmp = io_wResp_ready_0 & io_wResp_valid ? 3'h0 : 3'h5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :57:18, :133:17, :135:35, :177:13, :195:27, :203:13, :213:13, :223:{13,19}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b110:
        casez_tmp = state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :133:17, :135:35, :177:13, :195:27, :203:13, :213:13, :223:13]
      default:
        casez_tmp = state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :133:17, :135:35, :177:13, :195:27, :203:13, :213:13, :223:13]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :133:17, :135:35, :177:13, :195:27, :203:13, :213:13, :223:13]
  end // always_comb
  wire        regWrite = ren ? align : io_fromEXE_bits_controlSignals_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:80:32, :227:21, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [31:0] io_regWdata_0 =
    io_fromEXE_bits_controlSignals_fuTypeAMO
      ? (_GEN
           ? (_GEN_3 ? {31'h0, _io_fromEXE_ready_T} : amoRegWriteDataReg)
           : _GEN_4 & io_fromEXE_bits_controlSignals_fuTypeAMO
               ? (_GEN_5 ? io_rResp_bits_rdata : _GEN_1 ? 32'h0 : amoRegWriteDataReg)
               : amoRegWriteDataReg)
      : ren
          ? (io_fromEXE_bits_controlSignals_memRawMask[3]
               ? rdataShift
               : io_fromEXE_bits_controlSignals_memRawMask[1]
                   ? {{16{rdataShift[15] & io_fromEXE_bits_controlSignals_signExt}},
                      rdataShift[15:0]}
                   : {{24{rdataShift[7] & io_fromEXE_bits_controlSignals_signExt}},
                      rdataShift[7:0]})
          : io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:63:15, :64:15, :80:32, :92:40, :96:25, :97:{13,28,33}, :98:19, :100:25, :101:{13,28,32}, :102:19, :129:35, :131:19, :133:17, :135:35, :138:104, :161:{63,77}, :162:30, :163:{27,33}, :182:38, :183:{35,49}, :184:27, :187:55, :188:27, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:239:27]
  wire        io_toWB_bits_nop_0 = io_fromEXE_bits_nop | hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:239:27, :243:43]
  wire        _skip_enable_T_1 = io_req_ready & io_req_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17, :135:35, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        skip_enable =
    ((|(io_fromEXE_bits_controlSignals_regWriteData[31:29]))
     & io_fromEXE_bits_controlSignals_regWriteData < 32'h21FFFFFF
     | (|(io_fromEXE_bits_controlSignals_regWriteData[31:30]))
     & io_fromEXE_bits_controlSignals_regWriteData < 32'h43FFFFFF) & _skip_enable_T
    & _skip_enable_T_1 & ~io_toWB_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:84:24, :243:43, :248:40, :277:{14,31,40,57}, :278:{14,31,40}, :280:{24,41,57}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _hasFired_T_1 = io_toWB_valid_0 & io_fromEXE_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17, :135:35, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_15 = io_wResp_ready_0 & io_wResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:57:18, :133:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
    if ((_GEN_7 | _GEN_15) & ~io_toWB_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:243:43, :248:40, :267:{38,56}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountLSU();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_GEN_7 & ren)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:80:32, :270:37, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      LSURecvRResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_GEN_15 & wen)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:82:33, :273:37, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      LSURecvBResp();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (skip_enable | io_fromEXE_bits_isWFI & ~io_toWB_bits_nop_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:243:43, :248:40, :280:57, :285:{35,61}, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      diff_skip(io_fromEXE_bits_pc);	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_skip_enable_T_1 & ~io_req_bits_wr_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17, :135:35, :291:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      LSULaunchARReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (_skip_enable_T_1 & io_req_bits_wr_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17, :135:35, :294:35, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      LSULaunchAWReq();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
      state <= 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22]
      reservation <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:48:28]
      amoReadData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:123:28]
      amoAluResReg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:128:29]
      amoRegWriteDataReg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35]
      hasFired <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:239:27]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
      state <= casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:47:22, :133:17, :135:35]
      if (_GEN) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17]
        if (_GEN_0 & (io_toWB_valid_0 | _state_T)
            & io_fromEXE_bits_controlSignals_fuTypeAMO
            & io_fromEXE_bits_controlSignals_amoOp == 4'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:48:28, :133:17, :135:{25,35}, :154:{27,43}, :155:{23,29}, :156:{38,62}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
          reservation <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:48:28]
        if (_GEN_3)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35, :135:35, :161:77, :162:30]
          amoRegWriteDataReg <= {31'h0, _io_fromEXE_ready_T};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35, :138:104, :162:36]
      end
      else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17]
        if (_GEN_4 & io_fromEXE_bits_controlSignals_fuTypeAMO & _GEN_5)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:48:28, :133:17, :182:38, :183:{35,49}, :186:23]
          reservation <= io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:48:28]
        if (_GEN_4) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17]
          if (io_fromEXE_bits_controlSignals_fuTypeAMO) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:34:14]
            if (_GEN_5)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:183:35]
              amoRegWriteDataReg <= io_rResp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35]
            else if (_GEN_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:161:63]
              amoRegWriteDataReg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35]
          end
        end
        else if (_GEN_6 & _GEN_7)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35, :133:17, :195:27, :197:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
          amoRegWriteDataReg <= io_rResp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:129:35]
      end
      amoReadData <= io_rResp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:123:28]
      if (_GEN | _GEN_4 | _GEN_6 | ~_GEN_8) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:128:29, :133:17]
      end
      else	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:128:29, :133:17]
        amoAluResReg <= _amoAlu_io_res;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:122:22, :128:29]
      hasFired <= io_toWB_valid_0 & ~_hasFired_T_1 | ~_hasFired_T_1 & hasFired;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:133:17, :135:35, :239:27, :240:{21,24,42}, :241:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
        state = _RANDOM[3'h0][2:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22]
        reservation = {_RANDOM[3'h0][31:3], _RANDOM[3'h1][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :47:22, :48:28]
        amoReadData = {_RANDOM[3'h1][31:3], _RANDOM[3'h2][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :48:28, :123:28]
        amoAluResReg = {_RANDOM[3'h2][31:3], _RANDOM[3'h3][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :123:28, :128:29]
        amoRegWriteDataReg = {_RANDOM[3'h3][31:3], _RANDOM[3'h4][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :128:29, :129:35]
        hasFired = _RANDOM[3'h4][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :129:35, :239:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AMOALU amoAlu (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:122:22]
    .io_mRead (amoReadData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:123:28]
    .io_src2  (io_fromEXE_bits_controlSignals_memWriteData),
    .io_amoOp (io_fromEXE_bits_controlSignals_amoOp),
    .io_res   (_amoAlu_io_res)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:122:22]
  assign io_fromEXE_ready = io_toWB_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :133:17, :135:35]
  assign io_toWB_valid = io_toWB_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :133:17, :135:35]
  assign io_toWB_bits_pc = io_fromEXE_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_rd = io_fromEXE_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_regWrite = regWrite & ~io_toWB_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :227:21, :243:43, :248:{37,40}]
  assign io_toWB_bits_regWriteData = io_regWdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toWB_bits_nop = io_toWB_bits_nop_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :243:43]
  assign io_toWB_bits_mret = io_fromEXE_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_0 = io_fromEXE_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_1 = io_fromEXE_bits_excepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_2 = io_fromEXE_bits_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_3 = io_fromEXE_bits_excepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_4 = ~align & ren;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :80:32, :84:35, :255:58, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toWB_bits_excepVec_5 = io_fromEXE_bits_excepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_6 = ~align & wen;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :82:33, :84:35, :256:62, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toWB_bits_excepVec_7 = io_fromEXE_bits_excepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_8 = io_fromEXE_bits_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_9 = io_fromEXE_bits_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_10 = io_fromEXE_bits_excepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_11 = io_fromEXE_bits_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_12 = io_fromEXE_bits_excepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_13 = io_fromEXE_bits_excepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_14 = io_fromEXE_bits_excepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_excepVec_15 = io_fromEXE_bits_excepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_jumped = io_fromEXE_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_inst = io_fromEXE_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_toWB_bits_flushForIntr = io_fromEXE_bits_flushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_req_valid = io_req_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :133:17, :135:35]
  assign io_req_bits_wr = io_req_bits_wr_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :133:17, :135:35]
  assign io_req_bits_size =
    _GEN ? (_GEN_0 ? reqSize : 2'h0) : _GEN_10 ? 2'h0 : {_GEN_9, 1'h0};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :55:15, :56:16, :133:17, :135:{25,35}, :146:26, :212:24, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_req_bits_addr =
    _GEN
      ? (_GEN_0 ? io_fromEXE_bits_controlSignals_regWriteData : 32'h0)
      : _GEN_12 ? 32'h0 : io_fromEXE_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :55:15, :133:17, :135:{25,35}, :139:26]
  assign io_req_bits_wdata =
    _GEN
      ? (_GEN_0
           ? (io_fromEXE_bits_controlSignals_memRawMask[3]
                ? io_fromEXE_bits_controlSignals_memWriteData
                : io_fromEXE_bits_controlSignals_memRawMask[1]
                    ? {2{io_fromEXE_bits_controlSignals_memWriteData[15:0]}}
                    : {2{{2{io_fromEXE_bits_controlSignals_memWriteData[7:0]}}}})
           : 32'h0)
      : _GEN_12 ? 32'h0 : amoAluResReg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :55:15, :63:15, :64:15, :110:{26,57}, :111:{26,57}, :128:29, :133:17, :135:{25,35}, :144:27, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_req_bits_wstrb =
    _GEN ? (_GEN_0 ? _io_req_bits_wstrb_T[3:0] : 4'h0) : _GEN_10 ? 4'h0 : {4{_GEN_9}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :55:15, :56:16, :133:17, :135:{25,35}, :145:{27,56}, :211:25]
  assign io_rResp_ready = io_rResp_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :58:18, :133:17]
  assign io_wResp_ready = io_wResp_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :57:18, :133:17]
  assign io_bypass_valid = io_toWB_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :133:17, :135:35]
  assign io_bypass_regWrite = regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :227:21]
  assign io_bypass_waddr = io_fromEXE_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7]
  assign io_regWdata = io_regWdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_flush2EXE = _skip_enable_T & ~align;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :84:{24,32,35}, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign setMtval_val__bore = setMtval_val;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :86:33]
  assign setMtval__bore = setMtval;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/MEM.scala:33:7, :85:29]
endmodule

module WB(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
                io_fromMEM_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  input  [31:0] io_fromMEM_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  input  [4:0]  io_fromMEM_bits_rd,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  input         io_fromMEM_bits_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  input  [31:0] io_fromMEM_bits_regWriteData,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  input         io_fromMEM_bits_nop,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_3,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_4,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_5,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_6,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_7,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_8,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_9,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_10,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_11,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_13,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_14,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_excepVec_15,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_fromMEM_bits_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  input  [31:0] io_fromMEM_bits_inst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  input         io_fromMEM_bits_flushForIntr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output        io_writePort_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output [4:0]  io_writePort_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output [31:0] io_writePort_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output        io_csrCmd_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_3,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_4,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_5,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_6,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_7,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_8,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_9,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_10,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_11,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_13,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_14,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_excepVec_15,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
                io_csrCmd_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output [31:0] io_csrCmd_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output        io_bypass_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output [4:0]  io_bypass_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output [31:0] io_regWdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output        io_debug_done,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output [31:0] io_debug_pc_done,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output        io_diff_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
  output [31:0] io_trace_inst	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
);

  reg        done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:62:23]
  reg [31:0] pc_done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:63:26]
  reg        flushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:64:57]
  reg        jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:76:25]
  reg [31:0] inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:83:23]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
      done <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:62:23]
      pc_done <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:63:26]
      flushForIntr <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:64:57]
      jumped <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:76:25]
      inst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:83:23]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
      done <=
        io_fromMEM_valid & (~io_fromMEM_bits_nop | io_fromMEM_bits_flushForIntr)
        & (|io_fromMEM_bits_pc);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:53:59, :62:23, :66:28, :67:{12,37,108,130}, :70:12]
      if (io_fromMEM_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:20:14]
        pc_done <= io_fromMEM_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:63:26]
        flushForIntr <= io_fromMEM_bits_flushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:64:57]
        jumped <= io_fromMEM_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:76:25]
        inst <= io_fromMEM_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:83:23]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
        done = _RANDOM[2'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :62:23]
        pc_done = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :62:23, :63:26]
        flushForIntr = _RANDOM[2'h1][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :63:26, :64:57]
        jumped = _RANDOM[2'h1][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :63:26, :76:25]
        inst = {_RANDOM[2'h1][31:3], _RANDOM[2'h2][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :63:26, :83:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_writePort_wen = (|io_fromMEM_bits_rd) & io_fromMEM_bits_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :45:{26,33}]
  assign io_writePort_waddr = io_fromMEM_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
  assign io_writePort_wdata = io_fromMEM_bits_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
  assign io_csrCmd_excepVec_0 = io_fromMEM_bits_excepVec_0 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_1 = io_fromMEM_bits_excepVec_1 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_2 = io_fromMEM_bits_excepVec_2 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_3 = io_fromMEM_bits_excepVec_3 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_4 = io_fromMEM_bits_excepVec_4 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_5 = io_fromMEM_bits_excepVec_5 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_6 = io_fromMEM_bits_excepVec_6 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_7 = io_fromMEM_bits_excepVec_7 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_8 = io_fromMEM_bits_excepVec_8 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_9 = io_fromMEM_bits_excepVec_9 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_10 = io_fromMEM_bits_excepVec_10 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_11 = io_fromMEM_bits_excepVec_11 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_12 = io_fromMEM_bits_excepVec_12 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_13 = io_fromMEM_bits_excepVec_13 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_14 = io_fromMEM_bits_excepVec_14 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_excepVec_15 = io_fromMEM_bits_excepVec_15 & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:{56,59}]
  assign io_csrCmd_mret = io_fromMEM_bits_mret & ~io_fromMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :53:59, :54:42]
  assign io_csrCmd_pc = io_fromMEM_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
  assign io_bypass_regWrite = io_fromMEM_bits_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
  assign io_bypass_waddr = io_fromMEM_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
  assign io_regWdata = io_fromMEM_bits_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7]
  assign io_debug_done = done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :62:23]
  assign io_debug_pc_done = pc_done;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :63:26]
  assign io_diff_jumped = jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :76:25]
  assign io_trace_inst = inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/core/WB.scala:19:7, :83:23]
endmodule

// VCS coverage exclude_file
module mem_0_64x32(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:63];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  reg        _R0_en_d0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  reg [5:0]  _R0_addr_d0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  always @(posedge R0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    _R0_en_d0 <= R0_en;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    _R0_addr_d0 <= R0_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  end // always @(posedge)
  always @(posedge W0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    if (W0_en & 1'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      Memory[W0_addr] <= W0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      reg [31:0] _RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `ifdef RANDOMIZE_MEM_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
          Memory[i[5:0]] = _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _RANDOM = {`RANDOM};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _R0_en_d0 = _RANDOM[0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _R0_addr_d0 = _RANDOM[6:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
endmodule


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SDPRAM_SYNC_64_32_1(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
  input  [5:0]  io_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  output [31:0] io_rdata_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input         io_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input  [5:0]  io_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input  [31:0] io_wdata_0	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
);

  mem_0_64x32 mem_0_ext (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    .R0_addr (io_raddr),
    .R0_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
    .R0_clk  (clock),
    .R0_data (io_rdata_0),
    .W0_addr (io_waddr),
    .W0_en   (io_wen),
    .W0_clk  (clock),
    .W0_data (io_wdata_0)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
endmodule

// VCS coverage exclude_file
module mem_16x49(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [48:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [48:0] W0_data
);

  reg [48:0] Memory[0:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  reg        _R0_en_d0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  reg [3:0]  _R0_addr_d0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  always @(posedge R0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    _R0_en_d0 <= R0_en;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    _R0_addr_d0 <= R0_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  end // always @(posedge)
  always @(posedge W0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    if (W0_en & 1'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      Memory[W0_addr] <= W0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      reg [31:0] _RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    `endif // RANDOMIZE_REG_INIT
    reg [63:0] _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `ifdef RANDOMIZE_MEM_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
          end
          Memory[i[3:0]] = _RANDOM_MEM[48:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _RANDOM = {`RANDOM};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _R0_en_d0 = _RANDOM[0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
        _R0_addr_d0 = _RANDOM[4:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 49'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
endmodule

module SDPRAM_SYNC_16_49_1(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
  input  [3:0]  io_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  output [23:0] io_rdata_0_tags_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
                io_rdata_0_tags_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  output        io_rdata_0_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input         io_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input  [3:0]  io_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input  [23:0] io_wdata_0_tags_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
                io_wdata_0_tags_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
  input         io_wdata_0_lru	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:12:14]
);

  wire [48:0] _mem_ext_R0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  mem_16x49 mem_ext (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
    .R0_addr (io_raddr),
    .R0_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_waddr),
    .W0_en   (io_wen),
    .W0_clk  (clock),
    .W0_data ({io_wdata_0_lru, io_wdata_0_tags_1, io_wdata_0_tags_0})	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:50:26]
  assign io_rdata_0_tags_0 = _mem_ext_R0_data[23:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7, :50:26]
  assign io_rdata_0_tags_1 = _mem_ext_R0_data[47:24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7, :50:26]
  assign io_rdata_0_lru = _mem_ext_R0_data[48];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:9:7, :50:26]
endmodule

import "DPI-C" function void PerfCountSkipCache();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

import "DPI-C" function void PerfCountICacheMiss();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]

module ICache(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
  output        io_arFromIF_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  input         io_arFromIF_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  input  [31:0] io_arFromIF_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  input         io_rToIF_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  output        io_rToIF_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  output [31:0] io_rToIF_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  input         io_arToMem_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  output        io_arToMem_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  output [31:0] io_arToMem_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  output [3:0]  io_arToMem_bits_len,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  output        io_rFromMem_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  input         io_rFromMem_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  input  [31:0] io_rFromMem_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
  input         io_fencei	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:36:14]
);

  wire        io_arFromIF_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:281:63]
  wire [23:0] _infoRams_io_rdata_0_tags_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24]
  wire [23:0] _infoRams_io_rdata_0_tags_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24]
  wire        _infoRams_io_rdata_0_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24]
  wire [31:0] _dataRams_1_io_rdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:55:11]
  wire [31:0] _dataRams_0_io_rdata_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:55:11]
  reg         valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  reg         valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
  wire        _wordOffsetPreIF_T = io_arFromIF_ready_0 & io_arFromIF_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:281:63, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         reqValid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:83:27]
  reg  [31:0] req_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22]
  reg         blockValids_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:24]
  reg         blockValids_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:24]
  wire [3:0]  indexPreIF =
    _wordOffsetPreIF_T ? io_arFromIF_bits_addr[7:4] : req_addr[7:4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :98:22, :100:11, :101:15, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:108:17]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:108:17]
    casez (indexPreIF)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:98:22, :108:17]
      4'b0000:
        casez_tmp = valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0001:
        casez_tmp = valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0010:
        casez_tmp = valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0011:
        casez_tmp = valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0100:
        casez_tmp = valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0101:
        casez_tmp = valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0110:
        casez_tmp = valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0111:
        casez_tmp = valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1000:
        casez_tmp = valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1001:
        casez_tmp = valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1010:
        casez_tmp = valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1011:
        casez_tmp = valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1100:
        casez_tmp = valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1101:
        casez_tmp = valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1110:
        casez_tmp = valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      default:
        casez_tmp = valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:98:22, :108:17]
  end // always_comb
  reg         casez_tmp_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:108:17]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:108:17]
    casez (indexPreIF)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:98:22, :108:17]
      4'b0000:
        casez_tmp_0 = valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0001:
        casez_tmp_0 = valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0010:
        casez_tmp_0 = valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0011:
        casez_tmp_0 = valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0100:
        casez_tmp_0 = valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0101:
        casez_tmp_0 = valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0110:
        casez_tmp_0 = valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b0111:
        casez_tmp_0 = valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1000:
        casez_tmp_0 = valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1001:
        casez_tmp_0 = valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1010:
        casez_tmp_0 = valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1011:
        casez_tmp_0 = valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1100:
        casez_tmp_0 = valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1101:
        casez_tmp_0 = valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      4'b1110:
        casez_tmp_0 = valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
      default:
        casez_tmp_0 = valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :108:17]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:98:22, :108:17]
  end // always_comb
  reg  [1:0]  state;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22]
  wire [5:0]  dataRams_1_io_raddr =
    {indexPreIF, _wordOffsetPreIF_T ? io_arFromIF_bits_addr[3:2] : req_addr[3:2]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :98:22, :103:27, :105:11, :106:15, :125:42, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        hits_0 = blockValids_0 & _infoRams_io_rdata_0_tags_0 == req_addr[31:8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24, :87:22, :92:24, :116:21, :129:{13,18}]
  wire        hits_1 = blockValids_1 & _infoRams_io_rdata_0_tags_1 == req_addr[31:8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24, :87:22, :92:24, :116:21, :129:{13,18}]
  wire        hit = ~(|state) & (hits_0 | hits_1);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:113:24, :122:22, :129:13, :131:{16,26}, :132:{11,28}]
  reg  [1:0]  reqCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:152:27]
  reg  [1:0]  respCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:153:28]
  reg         replaceWay;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:155:27]
  reg  [31:0] inst2Fire;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:156:26]
  wire        burstable = (|(req_addr[31:28])) & req_addr < 32'h1FFFFFFF;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :172:{31,48,60}]
  wire        _GEN = reqValid & ~hit;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:83:27, :113:24, :131:26, :132:11, :183:{21,24}]
  wire        _GEN_0 = state == 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :181:17]
  wire        _GEN_1 = io_rFromMem_valid & ~replaceWay;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:64:38, :155:27, :205:30, :207:{20,36}, :209:31]
  wire        _GEN_2 = io_rFromMem_valid & replaceWay;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:64:38, :155:27, :205:30, :207:36, :209:31]
  wire        arToMemW_valid = (|state) ? _GEN_0 : _GEN;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :131:16, :181:17, :183:{21,46}]
  wire        _GEN_3 = state == 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :181:17]
  wire        _GEN_4 = _GEN_3 & io_rFromMem_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:62:55, :181:17, :235:30, :237:36]
  wire        _GEN_5 = _GEN_0 | _GEN_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:66:38, :181:17, :205:30, :207:36, :210:31, :235:30, :237:36, :240:31]
  wire        _GEN_6 = io_rFromMem_valid & (&respCounter);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :153:28, :235:30, :249:{26,57}, :250:17]
  wire        _GEN_7 = ~(|state) | _GEN_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :131:16, :174:19, :181:17]
  wire        _GEN_8 = _GEN_3 & _GEN_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :181:17, :235:30, :249:57, :250:17, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:67:12, :81:12]
  wire        _GEN_9 = ~_GEN_7 & _GEN_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:174:19, :181:17, :235:30, :249:57, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:67:12, :81:12]
  wire        _GEN_10 = _GEN_7 | ~_GEN_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:174:19, :181:17, :235:30, :249:57, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:67:12, :69:14, :81:12]
  reg  [1:0]  casez_tmp_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:181:17, :205:30]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:153:28, :181:17, :205:30, :235:30, :271:19]
    casez (state)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :153:28, :181:17, :205:30, :235:30, :271:19]
      2'b00:
        casez_tmp_1 = respCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:153:28, :181:17, :205:30, :235:30, :271:19]
      2'b01:
        casez_tmp_1 = io_rFromMem_valid ? respCounter + 2'h1 : respCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:153:28, :181:17, :205:30, :217:{21,36}, :235:30, :271:19]
      2'b10:
        casez_tmp_1 = io_rFromMem_valid ? respCounter + 2'h1 : respCounter;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:153:28, :181:17, :205:30, :235:30, :248:{21,36}, :271:19]
      default:
        casez_tmp_1 = 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :153:28, :181:17, :205:30, :235:30, :271:19]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :153:28, :181:17, :205:30, :235:30, :271:19]
  end // always_comb
  assign io_arFromIF_ready_0 = (~(|state) | (&state)) & (reqValid & hit | ~reqValid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:83:27, :113:24, :122:22, :131:{16,26}, :132:11, :278:{57,68}, :281:{42,51,63,85}]
  wire        io_rToIF_valid_0 = hit & reqValid | (&state);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:83:27, :113:24, :122:22, :131:26, :132:11, :288:{48,61,71}]
  wire        _GEN_11 = io_arToMem_ready & arToMemW_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:181:17, :183:46, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_12 = req_addr[7:4] == 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_13 = req_addr[7:4] == 4'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_14 = req_addr[7:4] == 4'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_15 = req_addr[7:4] == 4'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_16 = req_addr[7:4] == 4'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_17 = req_addr[7:4] == 4'h5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_18 = req_addr[7:4] == 4'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_19 = req_addr[7:4] == 4'h7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_20 = req_addr[7:4] == 4'h8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_21 = req_addr[7:4] == 4'h9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_22 = req_addr[7:4] == 4'hA;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_23 = req_addr[7:4] == 4'hB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_24 = req_addr[7:4] == 4'hC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_25 = req_addr[7:4] == 4'hD;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_26 = req_addr[7:4] == 4'hE;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :101:15, :264:37]
  wire        _GEN_27 = io_rToIF_ready & io_rToIF_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:288:61, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_28 = (&state) & _GEN_27;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :181:17, :272:27, :273:15, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    if (_GEN_28)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :181:17, :272:27, :273:15, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      PerfCountICacheMiss();	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      valids_0_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_0_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_1_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_1_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_2_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_2_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_3_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_3_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_4_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_4_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_5_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_5_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_6_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_6_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_7_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_7_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_8_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_8_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_9_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_9_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_10_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_10_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_11_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_11_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_12_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_12_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_13_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_13_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_14_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_14_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_15_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      valids_15_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23]
      reqValid <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:83:27]
      req_addr <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22]
      state <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22]
      reqCounter <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :152:27]
      respCounter <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :153:28]
      replaceWay <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:155:27]
      inst2Fire <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:156:26]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      valids_0_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_12 & ~replaceWay
        | ~io_fencei & valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_0_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_12 & replaceWay
        | ~io_fencei & valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_1_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_13 & ~replaceWay
        | ~io_fencei & valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_1_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_13 & replaceWay
        | ~io_fencei & valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_2_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_14 & ~replaceWay
        | ~io_fencei & valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_2_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_14 & replaceWay
        | ~io_fencei & valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_3_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_15 & ~replaceWay
        | ~io_fencei & valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_3_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_15 & replaceWay
        | ~io_fencei & valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_4_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_16 & ~replaceWay
        | ~io_fencei & valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_4_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_16 & replaceWay
        | ~io_fencei & valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_5_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_17 & ~replaceWay
        | ~io_fencei & valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_5_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_17 & replaceWay
        | ~io_fencei & valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_6_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_18 & ~replaceWay
        | ~io_fencei & valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_6_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_18 & replaceWay
        | ~io_fencei & valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_7_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_19 & ~replaceWay
        | ~io_fencei & valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_7_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_19 & replaceWay
        | ~io_fencei & valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_8_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_20 & ~replaceWay
        | ~io_fencei & valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_8_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_20 & replaceWay
        | ~io_fencei & valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_9_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_21 & ~replaceWay
        | ~io_fencei & valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_9_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_21 & replaceWay
        | ~io_fencei & valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_10_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_22 & ~replaceWay
        | ~io_fencei & valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_10_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_22 & replaceWay
        | ~io_fencei & valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_11_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_23 & ~replaceWay
        | ~io_fencei & valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_11_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_23 & replaceWay
        | ~io_fencei & valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_12_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_24 & ~replaceWay
        | ~io_fencei & valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_12_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_24 & replaceWay
        | ~io_fencei & valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_13_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_25 & ~replaceWay
        | ~io_fencei & valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_13_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_25 & replaceWay
        | ~io_fencei & valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_14_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_26 & ~replaceWay
        | ~io_fencei & valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_14_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & _GEN_26 & replaceWay
        | ~io_fencei & valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      valids_15_0 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & (&(req_addr[7:4]))
        & ~replaceWay | ~io_fencei & valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :87:22, :101:15, :153:28, :155:27, :174:19, :177:22, :181:17, :207:20, :235:30, :249:{26,57}, :264:37]
      valids_15_1 <=
        ~_GEN_7 & _GEN_3 & io_rFromMem_valid & (&respCounter) & (&(req_addr[7:4]))
        & replaceWay | ~io_fencei & valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:48:23, :87:22, :101:15, :153:28, :155:27, :174:19, :177:22, :181:17, :235:30, :249:{26,57}, :264:37]
      reqValid <= ~(_GEN_27 & ~_wordOffsetPreIF_T) & (_wordOffsetPreIF_T | reqValid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:83:27, :84:{22,25,44}, :85:14, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (_wordOffsetPreIF_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        req_addr <= io_arFromIF_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22]
      if (|state) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :131:16]
        if (_GEN_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:181:17]
          if (_GEN_11 & (&reqCounter))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :152:27, :219:27, :221:{25,56}, :222:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22]
          if (_GEN_11)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            reqCounter <= reqCounter + 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:152:27, :220:34]
        end
        else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:181:17]
          if (_GEN_3) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:181:17]
            if (_GEN_6)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :235:30, :249:57, :250:17]
              state <= 2'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22]
          end
          else if (_GEN_28)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :181:17, :272:27, :273:15]
            state <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22]
          if (_GEN_3 | ~(&state)) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :152:27, :181:17]
          end
          else	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:152:27, :181:17]
            reqCounter <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :152:27]
        end
        respCounter <= casez_tmp_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:153:28, :181:17, :205:30]
      end
      else if (_GEN & io_arToMem_ready & arToMemW_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:152:27, :181:17, :183:{21,46}, :196:31, :197:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= burstable ? 2'h2 : 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :172:48, :199:56]
        reqCounter <= reqCounter + 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:152:27, :197:36]
      end
      if (~(|state) & _GEN)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:122:22, :131:16, :155:27, :181:17, :183:{21,46}, :194:22]
        replaceWay <= _infoRams_io_rdata_0_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24, :155:27]
      if (respCounter == req_addr[3:2] & io_rFromMem_valid)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:87:22, :106:15, :153:28, :157:{20,35}]
        inst2Fire <= io_rFromMem_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:156:26]
    end
    blockValids_0 <= casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:24, :108:17]
    blockValids_1 <= casez_tmp_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:92:24, :108:17]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
        valids_0_0 = _RANDOM[3'h0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_0_1 = _RANDOM[3'h0][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_1_0 = _RANDOM[3'h0][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_1_1 = _RANDOM[3'h0][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_2_0 = _RANDOM[3'h0][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_2_1 = _RANDOM[3'h0][5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_3_0 = _RANDOM[3'h0][6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_3_1 = _RANDOM[3'h0][7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_4_0 = _RANDOM[3'h0][8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_4_1 = _RANDOM[3'h0][9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_5_0 = _RANDOM[3'h0][10];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_5_1 = _RANDOM[3'h0][11];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_6_0 = _RANDOM[3'h0][12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_6_1 = _RANDOM[3'h0][13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_7_0 = _RANDOM[3'h0][14];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_7_1 = _RANDOM[3'h0][15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_8_0 = _RANDOM[3'h0][16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_8_1 = _RANDOM[3'h0][17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_9_0 = _RANDOM[3'h0][18];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_9_1 = _RANDOM[3'h0][19];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_10_0 = _RANDOM[3'h0][20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_10_1 = _RANDOM[3'h0][21];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_11_0 = _RANDOM[3'h0][22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_11_1 = _RANDOM[3'h0][23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_12_0 = _RANDOM[3'h0][24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_12_1 = _RANDOM[3'h0][25];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_13_0 = _RANDOM[3'h0][26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_13_1 = _RANDOM[3'h0][27];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_14_0 = _RANDOM[3'h0][28];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_14_1 = _RANDOM[3'h0][29];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_15_0 = _RANDOM[3'h0][30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        valids_15_1 = _RANDOM[3'h0][31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :48:23]
        reqValid = _RANDOM[3'h1][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :83:27]
        req_addr = {_RANDOM[3'h1][31:4], _RANDOM[3'h2][3:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :83:27, :87:22]
        blockValids_0 = _RANDOM[3'h3][12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :92:24]
        blockValids_1 = _RANDOM[3'h3][13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :92:24]
        state = _RANDOM[3'h3][15:14];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :92:24, :122:22]
        reqCounter = _RANDOM[3'h3][17:16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :92:24, :152:27]
        respCounter = _RANDOM[3'h3][19:18];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :92:24, :153:28]
        replaceWay = _RANDOM[3'h3][20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :92:24, :155:27]
        inst2Fire = {_RANDOM[3'h3][31:21], _RANDOM[3'h4][20:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :92:24, :156:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SDPRAM_SYNC_64_32_1 dataRams_0 (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:55:11]
    .clock      (clock),
    .io_raddr   (dataRams_1_io_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:125:42]
    .io_rdata_0 (_dataRams_0_io_rdata_0),
    .io_wen
      ((|state) & (_GEN_0 ? io_rFromMem_valid & ~replaceWay : _GEN_4 & ~replaceWay)),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:62:55, :122:22, :131:16, :155:27, :181:17, :205:30, :207:{20,36}, :235:30, :237:36]
    .io_waddr
      ((|state)
         ? (_GEN_0
              ? (_GEN_1 ? {req_addr[7:4], respCounter} : 6'h0)
              : _GEN_3 & _GEN_1 ? {req_addr[7:4], respCounter} : 6'h0)
         : 6'h0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:64:38, :87:22, :101:15, :122:22, :131:16, :153:28, :181:17, :205:30, :207:36, :209:{31,37}, :235:30, :237:36, :239:{31,37}]
    .io_wdata_0 ((|state) & _GEN_5 & _GEN_1 ? io_rFromMem_bits_rdata : 32'h0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:64:38, :66:38, :122:22, :131:16, :181:17, :205:30, :207:36, :209:31, :210:31, :235:30, :237:36, :240:31]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:55:11]
  SDPRAM_SYNC_64_32_1 dataRams_1 (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:55:11]
    .clock      (clock),
    .io_raddr   (dataRams_1_io_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:125:42]
    .io_rdata_0 (_dataRams_1_io_rdata_0),
    .io_wen
      ((|state) & (_GEN_0 ? io_rFromMem_valid & replaceWay : _GEN_4 & replaceWay)),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:62:55, :122:22, :131:16, :155:27, :181:17, :205:30, :207:36, :235:30, :237:36]
    .io_waddr
      ((|state)
         ? (_GEN_0
              ? (_GEN_2 ? {req_addr[7:4], respCounter} : 6'h0)
              : _GEN_3 & _GEN_2 ? {req_addr[7:4], respCounter} : 6'h0)
         : 6'h0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:64:38, :87:22, :101:15, :122:22, :131:16, :153:28, :181:17, :205:30, :207:36, :209:{31,37}, :235:30, :237:36, :239:{31,37}]
    .io_wdata_0 ((|state) & _GEN_5 & _GEN_2 ? io_rFromMem_bits_rdata : 32'h0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:64:38, :66:38, :122:22, :131:16, :181:17, :205:30, :207:36, :209:31, :210:31, :235:30, :237:36, :240:31]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:55:11]
  SDPRAM_SYNC_16_49_1 infoRams (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24]
    .clock             (clock),
    .io_raddr          (indexPreIF),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:98:22]
    .io_rdata_0_tags_0 (_infoRams_io_rdata_0_tags_0),
    .io_rdata_0_tags_1 (_infoRams_io_rdata_0_tags_1),
    .io_rdata_0_lru    (_infoRams_io_rdata_0_lru),
    .io_wen            (_GEN_9 | hit),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:113:24, :131:26, :132:11, :181:17, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:67:12]
    .io_waddr          (_GEN_9 | hit ? req_addr[7:4] : 4'h0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:78:35, :87:22, :101:15, :113:24, :131:26, :132:11, :136:17, :141:24, :181:17, :235:30, :249:57, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:67:12, :68:14, :82:14]
    .io_wdata_0_tags_0
      (_GEN_10
         ? (hit ? _infoRams_io_rdata_0_tags_0 : 24'h0)
         : replaceWay ? _infoRams_io_rdata_0_tags_0 : req_addr[31:8]),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24, :79:35, :87:22, :113:24, :116:21, :131:26, :132:11, :136:17, :142:24, :155:27, :181:17, :253:38, :254:31, :256:31, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:69:14]
    .io_wdata_0_tags_1
      (_GEN_10
         ? (hit ? _infoRams_io_rdata_0_tags_1 : 24'h0)
         : replaceWay ? req_addr[31:8] : _infoRams_io_rdata_0_tags_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24, :79:35, :87:22, :113:24, :116:21, :131:26, :132:11, :136:17, :142:24, :155:27, :181:17, :253:38, :254:31, :256:31, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:69:14]
    .io_wdata_0_lru    (_GEN_10 ? hit & hits_0 : ~_infoRams_io_rdata_0_lru)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24, :79:35, :113:24, :129:13, :131:26, :132:11, :136:17, :142:24, :181:17, :260:28, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:69:14]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:60:24]
  assign io_arFromIF_ready = io_arFromIF_ready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :281:63]
  assign io_rToIF_valid = io_rToIF_valid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :288:61]
  assign io_rToIF_bits_rdata =
    (&state)
      ? inst2Fire
      : (hits_0 ? _dataRams_0_io_rdata_0 : 32'h0)
        | (hits_1 ? _dataRams_1_io_rdata_0 : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :55:11, :122:22, :129:13, :156:26, :288:71, :289:31, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_arToMem_valid = arToMemW_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :181:17, :183:46]
  assign io_arToMem_bits_addr =
    (|state)
      ? (_GEN_0 ? {req_addr[31:4], 4'h0} + {28'h0, reqCounter, 2'h0} : 32'h0)
      : _GEN ? {req_addr[31:4], 4'h0} : 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :87:22, :122:22, :131:16, :148:29, :152:27, :181:17, :183:{21,46}, :185:{28,34}, :186:19, :227:26, :228:17, :230:9]
  assign io_arToMem_bits_len = ~(|state) & _GEN & burstable ? 4'h3 : 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7, :122:22, :131:16, :148:29, :172:48, :181:17, :183:{21,46}, :189:{27,33}]
  assign io_rFromMem_ready = io_rFromMem_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/cache/ICache.scala:25:7]
endmodule

// VCS coverage exclude_file
module R_31x32(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
  always @(posedge W0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
    if (W0_en & 1'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
      Memory[W0_addr] <= W0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
    reg [31:0] _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
      `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
      `ifdef RANDOMIZE_MEM_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
        for (logic [4:0] i = 5'h0; i < 5'h1F; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
          Memory[i] = _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
endmodule

module RegFiles(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7]
  input  [4:0]  io_readPort1_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:14]
  output [31:0] io_readPort1_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:14]
  input  [4:0]  io_readPort2_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:14]
  output [31:0] io_readPort2_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:14]
  input         io_writePort_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:14]
  input  [4:0]  io_writePort_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:14]
  input  [31:0] io_writePort_wdata	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:18:14]
);

  wire [31:0] _R_ext_R0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
  wire [31:0] _R_ext_R1_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
  R_31x32 R_ext (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
    .R0_addr (io_readPort2_raddr - 5'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:33:26]
    .R0_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7]
    .R0_clk  (clock),
    .R0_data (_R_ext_R0_data),
    .R1_addr (io_readPort1_raddr - 5'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:28:26]
    .R1_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7]
    .R1_clk  (clock),
    .R1_data (_R_ext_R1_data),
    .W0_addr (io_writePort_waddr - 5'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:37:26]
    .W0_en   (io_writePort_wen),
    .W0_clk  (clock),
    .W0_data (io_writePort_wdata)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:24:14]
  assign io_readPort1_rdata = io_readPort1_raddr == 5'h0 ? 32'h0 : _R_ext_R1_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7, :24:14, :25:28, :26:24]
  assign io_readPort2_rdata = io_readPort2_raddr == 5'h0 ? 32'h0 : _R_ext_R0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/RegFiles.scala:17:7, :24:14, :26:24, :30:28, :31:24]
endmodule

module Queue1_Bool(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input  clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
         reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
         io_enq_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
         io_deq_bits	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire io_deq_valid_0 = io_enq_valid | full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}]
  wire do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}]
      ram <= io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        ram = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_deq_valid = io_deq_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}]
  assign io_deq_bits = full ? ram : io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19]
endmodule

import "DPI-C" function void diff_raise_intr(	// @[src/main/scala/chisel3/util/circt/DPI.scala:110:82]
  input int causeNO,
            epc
);


module CSRRegFile(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
  input  [11:0] io_readPort_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  output [31:0] io_readPort_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input         io_writePort_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input  [11:0] io_writePort_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input  [31:0] io_writePort_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input         io_excepCmd_excepVec_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_3,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_4,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_5,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_6,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_7,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_8,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_9,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_10,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_11,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_12,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_13,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_14,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_excepVec_15,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_excepCmd_mret,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input  [31:0] io_excepCmd_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  output        io_intrCmd_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input         io_intrCmd_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input  [31:0] io_intrCmd_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input         io_redirectCmd_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  output        io_redirectCmd_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  output [31:0] io_redirectCmd_bits_target,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input         io_interrupt_eip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_interrupt_tip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
                io_interrupt_sip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
  input  [31:0] setMtval_val__bore,
  input         setMtval__bore,
  output [1:0]  privilege__bore
);

  wire        _flushQ_deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _flushQ_deq_q_io_deq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        mip_eip_m = io_interrupt_eip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_tip_m = io_interrupt_tip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_sip_m = io_interrupt_sip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_eip_pad0 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_eip_s = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_eip_pad1 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_tip_pad0 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_tip_s = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_tip_pad1 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_sip_pad0 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_sip_s = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  wire        mip_sip_pad1 = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:135:47]
  reg  [1:0]  privilege;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:112:26]
  reg  [31:0] mstatus;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:114:24]
  reg  [31:0] mie;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:116:20]
  reg  [31:0] mtvec;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:118:22]
  reg  [31:0] menvcfg;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:119:24]
  reg  [31:0] mscratch;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:120:25]
  reg  [31:0] mepc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:121:21]
  reg  [31:0] mcause;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:122:23]
  reg  [31:0] mtval;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:123:22]
  reg  [31:0] pmpcfg0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:124:24]
  reg  [31:0] pmpaddr0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:125:25]
  wire        raiseIntr =
    (|(mie[11:0]
       & {mip_eip_m,
          mip_eip_pad0,
          mip_eip_s,
          mip_eip_pad1,
          mip_tip_m,
          mip_tip_pad0,
          mip_tip_s,
          mip_tip_pad1,
          mip_sip_m,
          mip_sip_pad0,
          mip_sip_s,
          mip_sip_pad1})) & mstatus[3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:114:24, :115:39, :116:20, :135:47, :165:{20,28,34}, :168:{27,31}]
  reg         hadInterrupt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:182:29]
  wire        _raiseIntrExcep_T = raiseIntr & io_intrCmd_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:168:31, :189:49]
  wire        raiseIntrExcep =
    (|{io_excepCmd_excepVec_15,
       io_excepCmd_excepVec_14,
       io_excepCmd_excepVec_13,
       io_excepCmd_excepVec_12,
       io_excepCmd_excepVec_11,
       io_excepCmd_excepVec_10,
       io_excepCmd_excepVec_9,
       io_excepCmd_excepVec_8,
       io_excepCmd_excepVec_7,
       io_excepCmd_excepVec_6,
       io_excepCmd_excepVec_5,
       io_excepCmd_excepVec_4,
       io_excepCmd_excepVec_3,
       io_excepCmd_excepVec_2,
       io_excepCmd_excepVec_1,
       io_excepCmd_excepVec_0}) | _raiseIntrExcep_T;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:169:{41,48}, :189:{35,49}]
  wire [3:0]  excepNo =
    io_excepCmd_excepVec_3
      ? 4'h3
      : io_excepCmd_excepVec_12
          ? 4'hC
          : io_excepCmd_excepVec_1
              ? 4'h1
              : io_excepCmd_excepVec_2
                  ? 4'h2
                  : io_excepCmd_excepVec_0
                      ? 4'h0
                      : io_excepCmd_excepVec_11
                          ? 4'hB
                          : io_excepCmd_excepVec_9
                              ? 4'h9
                              : io_excepCmd_excepVec_8
                                  ? 4'h8
                                  : io_excepCmd_excepVec_4
                                      ? 4'h4
                                      : io_excepCmd_excepVec_6
                                          ? 4'h6
                                          : io_excepCmd_excepVec_13
                                              ? 4'hD
                                              : io_excepCmd_excepVec_15
                                                  ? 4'hF
                                                  : {1'h0,
                                                     io_excepCmd_excepVec_5
                                                       ? 3'h5
                                                       : {3{io_excepCmd_excepVec_7}}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :171:8]
  wire [31:0] causeNO =
    {raiseIntr,
     27'h0,
     raiseIntr
       ? (mie[3] & mip_sip_m
            ? 4'h3
            : mie[11] & mip_eip_m
                ? 4'hB
                : mie[7] & mip_tip_m
                    ? 4'h7
                    : mie[1] & mip_sip_s
                        ? 4'h1
                        : mie[9] & mip_eip_s
                            ? 4'h9
                            : {1'h0, mie[5] & mip_tip_s ? 3'h5 : 3'h0})
       : excepNo};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :116:20, :135:47, :165:{20,28}, :167:{58,66}, :168:31, :171:8, :174:{38,43}]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
    if (raiseIntrExcep & _raiseIntrExcep_T)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:189:{35,49}, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
      diff_raise_intr(causeNO, io_intrCmd_bits_pc);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:174:38, src/main/scala/chisel3/util/circt/DPI.scala:110:82]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
      privilege <= 2'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:112:26]
      mstatus <= 32'h1800;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:114:24]
      mie <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:116:20]
      mtvec <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:118:22]
      menvcfg <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:119:24]
      mscratch <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:120:25]
      mepc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:121:21]
      mcause <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:122:23]
      mtval <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:123:22]
      pmpcfg0 <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:124:24]
      pmpaddr0 <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:125:25]
      hadInterrupt <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:182:29]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
      if (raiseIntrExcep)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:189:35]
        privilege <= 2'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:112:26]
      else if (io_excepCmd_mret)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
        privilege <= mstatus[12:11];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:112:26, :114:24, :115:39]
      if (io_writePort_wen & io_writePort_waddr == 12'h300)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        mstatus <= io_writePort_wdata & 32'h7E7FAA | mstatus & 32'hFF818055;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:114:24, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:34:{14,26,37}]
      else if (raiseIntrExcep)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:189:35]
        mstatus <=
          {mstatus[31:13],
           privilege,
           mstatus[10:8],
           mstatus[3],
           mstatus[6:4],
           1'h0,
           mstatus[2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:112:26, :114:24, :115:39, :161:27, :199:27]
      else if (io_excepCmd_mret)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:103:14]
        mstatus <=
          {mstatus[31:13],
           2'h0,
           mstatus[10:8],
           1'h1,
           mstatus[6:4],
           mstatus[7],
           mstatus[2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:114:24, :115:39, :161:27]
      if (io_writePort_wen & io_writePort_waddr == 12'h304)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        mie <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:116:20]
      if (io_writePort_wen & io_writePort_waddr == 12'h305)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        mtvec <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:118:22]
      if (io_writePort_wen & io_writePort_waddr == 12'h30A)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        menvcfg <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:119:24]
      if (io_writePort_wen & io_writePort_waddr == 12'h340)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        mscratch <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:120:25]
      if (io_writePort_wen & io_writePort_waddr == 12'h341)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        mepc <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:121:21]
      else if (raiseIntrExcep)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:189:35]
        mepc <= raiseIntr ? io_intrCmd_bits_pc : io_excepCmd_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:121:21, :168:31, :192:16]
      if (io_writePort_wen & io_writePort_waddr == 12'h342)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        mcause <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:122:23]
      else if (raiseIntrExcep)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:189:35]
        mcause <= causeNO;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:122:23, :174:38]
      if (io_writePort_wen & io_writePort_waddr == 12'h343)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        mtval <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:123:22]
      else if (raiseIntrExcep
               & (~(excepNo == 4'h1 | excepNo == 4'h0 | excepNo == 4'h5 | excepNo == 4'h4
                    | excepNo == 4'h7 | excepNo == 4'h6) | raiseIntr))	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :149:18, :168:31, :171:8, :175:{19,29,58}, :176:{13,48}, :177:{13,35}, :178:{13,41}, :179:{13,39}, :180:{13,46}, :189:35, :190:24, :200:{21,29}]
        mtval <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:123:22]
      else if (setMtval__bore)
        mtval <= setMtval_val__bore;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:123:22]
      if (io_writePort_wen & io_writePort_waddr == 12'h3A0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        pmpcfg0 <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:124:24]
      if (io_writePort_wen & io_writePort_waddr == 12'h3B0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:82:{20,29}]
        pmpaddr0 <= io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:125:25]
      hadInterrupt <=
        raiseIntr | ~(io_redirectCmd_ready & _flushQ_deq_q_io_deq_valid) & hadInterrupt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:168:31, :182:29, :183:19, :184:18, :185:35, :186:18, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
        privilege = _RANDOM[4'h0][1:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :112:26]
        mstatus = {_RANDOM[4'h0][31:2], _RANDOM[4'h1][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :112:26, :114:24]
        mie = {_RANDOM[4'h1][31:2], _RANDOM[4'h2][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :114:24, :116:20]
        mtvec = {_RANDOM[4'h3][31:2], _RANDOM[4'h4][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :118:22]
        menvcfg = {_RANDOM[4'h4][31:2], _RANDOM[4'h5][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :118:22, :119:24]
        mscratch = {_RANDOM[4'h5][31:2], _RANDOM[4'h6][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :119:24, :120:25]
        mepc = {_RANDOM[4'h6][31:2], _RANDOM[4'h7][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :120:25, :121:21]
        mcause = {_RANDOM[4'h7][31:2], _RANDOM[4'h8][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :121:21, :122:23]
        mtval = {_RANDOM[4'h8][31:2], _RANDOM[4'h9][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :122:23, :123:22]
        pmpcfg0 = {_RANDOM[4'h9][31:2], _RANDOM[4'hA][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :123:22, :124:24]
        pmpaddr0 = {_RANDOM[4'hA][31:2], _RANDOM[4'hB][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :124:24, :125:25]
        hadInterrupt = _RANDOM[4'hF][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :182:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_Bool flushQ_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (raiseIntrExcep | io_excepCmd_mret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:189:35, :211:31]
    .io_enq_bits  (raiseIntrExcep),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:189:35]
    .io_deq_ready (io_redirectCmd_ready),
    .io_deq_valid (_flushQ_deq_q_io_deq_valid),
    .io_deq_bits  (_flushQ_deq_q_io_deq_bits)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_readPort_rdata =
    (io_readPort_raddr == 12'hF12 ? 32'h23060051 : 32'h0)
    | (io_readPort_raddr == 12'h342 ? mcause : 32'h0)
    | (io_readPort_raddr == 12'hF11 ? 32'h79737978 : 32'h0)
    | (io_readPort_raddr == 12'h30A ? menvcfg : 32'h0)
    | (io_readPort_raddr == 12'h305 ? mtvec : 32'h0)
    | (io_readPort_raddr == 12'h304 ? mie : 32'h0)
    | (io_readPort_raddr == 12'h300 ? mstatus : 32'h0)
    | (io_readPort_raddr == 12'h340 ? mscratch : 32'h0)
    | (io_readPort_raddr == 12'h3A0 ? pmpcfg0 : 32'h0)
    | (io_readPort_raddr == 12'h3B0 ? pmpaddr0 : 32'h0)
    | (io_readPort_raddr == 12'h344
         ? {20'h0,
            mip_eip_m,
            mip_eip_pad0,
            mip_eip_s,
            mip_eip_pad1,
            mip_tip_m,
            mip_tip_pad0,
            mip_tip_s,
            mip_tip_pad1,
            mip_sip_m,
            mip_sip_pad0,
            mip_sip_s,
            mip_sip_pad1}
         : 32'h0) | (io_readPort_raddr == 12'h341 ? mepc : 32'h0)
    | (io_readPort_raddr == 12'h343 ? mtval : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :114:24, :116:20, :118:22, :119:24, :120:25, :121:21, :122:23, :123:22, :124:24, :125:25, :135:{29,47}, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/LookupTree.scala:22:34, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:77:59, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_intrCmd_ready =
    (raiseIntr | hadInterrupt) & _flushQ_deq_q_io_deq_valid & io_intrCmd_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :168:31, :182:29, :188:{34,51,75}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_redirectCmd_valid = _flushQ_deq_q_io_deq_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_redirectCmd_bits_target = _flushQ_deq_q_io_deq_bits ? mtvec : mepc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :118:22, :121:21, :215:36, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign privilege__bore = privilege;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/csr/CSRRegFile.scala:99:7, :112:26]
endmodule

// VCS coverage exclude_file
module mem_16x113(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [112:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [112:0] W0_data
);

  reg [112:0] Memory[0:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
  always @(posedge W0_clk) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
    if (W0_en & 1'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
      Memory[W0_addr] <= W0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
    reg [127:0] _RANDOM_MEM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
      `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
      `ifdef RANDOMIZE_MEM_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
          end
          Memory[i[3:0]] = _RANDOM_MEM[112:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 113'bx;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
endmodule

module SDPRAM_ASYNC(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7]
  input  [3:0]  io_raddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  output        io_rdata_0_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  output [21:0] io_rdata_0_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
                io_rdata_0_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  output [1:0]  io_rdata_0_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
                io_rdata_0_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  output [31:0] io_rdata_0_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
                io_rdata_0_bta_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  input         io_wen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  input  [3:0]  io_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  input         io_wdata_0_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  input  [21:0] io_wdata_0_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
                io_wdata_0_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  input  [1:0]  io_wdata_0_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
                io_wdata_0_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
  input  [31:0] io_wdata_0_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
                io_wdata_0_bta_1	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:90:14]
);

  wire [112:0] _mem_ext_R0_data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
  mem_16x113 mem_ext (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
    .R0_addr (io_raddr),
    .R0_en   (1'h1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_waddr),
    .W0_en   (io_wen),
    .W0_clk  (clock),
    .W0_data
      ({io_wdata_0_bta_1,
        io_wdata_0_bta_0,
        io_wdata_0_tracker_1,
        io_wdata_0_tracker_0,
        io_wdata_0_bia_1,
        io_wdata_0_bia_0,
        io_wdata_0_lru})	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:128:18]
  assign io_rdata_0_lru = _mem_ext_R0_data[0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7, :128:18]
  assign io_rdata_0_bia_0 = _mem_ext_R0_data[22:1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7, :128:18]
  assign io_rdata_0_bia_1 = _mem_ext_R0_data[44:23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7, :128:18]
  assign io_rdata_0_tracker_0 = _mem_ext_R0_data[46:45];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7, :128:18]
  assign io_rdata_0_tracker_1 = _mem_ext_R0_data[48:47];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7, :128:18]
  assign io_rdata_0_bta_0 = _mem_ext_R0_data[80:49];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7, :128:18]
  assign io_rdata_0_bta_1 = _mem_ext_R0_data[112:81];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/memory/SDPRAM.scala:88:7, :128:18]
endmodule

module BPU(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
  input  [31:0] io_branchPredReq_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  output        io_branchPredReq_branchPred,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  output [31:0] io_branchPredReq_branchPredTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  output        io_branchPredReq_btbInfo_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  output [21:0] io_branchPredReq_btbInfo_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
                io_branchPredReq_btbInfo_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  output [1:0]  io_branchPredReq_btbInfo_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
                io_branchPredReq_btbInfo_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  output [31:0] io_branchPredReq_btbInfo_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
                io_branchPredReq_btbInfo_bta_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  output [1:0]  io_branchPredReq_btbHitInfo,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input         io_btbUpdateInfo_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input  [31:0] io_btbUpdateInfo_bits_pc,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input         io_btbUpdateInfo_bits_actualTaken,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input  [31:0] io_btbUpdateInfo_bits_actualTarget,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input  [1:0]  io_btbUpdateInfo_bits_btbHitInfo,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input         io_btbUpdateInfo_bits_btbInfo_lru,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input  [21:0] io_btbUpdateInfo_bits_btbInfo_bia_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
                io_btbUpdateInfo_bits_btbInfo_bia_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input  [1:0]  io_btbUpdateInfo_bits_btbInfo_tracker_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
                io_btbUpdateInfo_bits_btbInfo_tracker_1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
  input  [31:0] io_btbUpdateInfo_bits_btbInfo_bta_0,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
                io_btbUpdateInfo_bits_btbInfo_bta_1	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:39:14]
);

  wire [21:0] _infoRam_io_rdata_0_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23]
  wire [21:0] _infoRam_io_rdata_0_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23]
  wire [1:0]  _infoRam_io_rdata_0_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23]
  wire [1:0]  _infoRam_io_rdata_0_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23]
  wire [31:0] _infoRam_io_rdata_0_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23]
  wire [31:0] _infoRam_io_rdata_0_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23]
  reg         valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23]
  reg         casez_tmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:59:11]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:59:11]
    casez (io_branchPredReq_pc[4:1])	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:52:15, :59:11]
      4'b0000:
        casez_tmp = valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0001:
        casez_tmp = valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0010:
        casez_tmp = valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0011:
        casez_tmp = valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0100:
        casez_tmp = valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0101:
        casez_tmp = valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0110:
        casez_tmp = valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0111:
        casez_tmp = valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1000:
        casez_tmp = valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1001:
        casez_tmp = valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1010:
        casez_tmp = valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1011:
        casez_tmp = valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1100:
        casez_tmp = valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1101:
        casez_tmp = valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1110:
        casez_tmp = valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      default:
        casez_tmp = valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:52:15, :59:11]
  end // always_comb
  reg         casez_tmp_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:59:11]
  always_comb begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:59:11]
    casez (io_branchPredReq_pc[4:1])	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:52:15, :59:11]
      4'b0000:
        casez_tmp_0 = valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0001:
        casez_tmp_0 = valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0010:
        casez_tmp_0 = valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0011:
        casez_tmp_0 = valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0100:
        casez_tmp_0 = valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0101:
        casez_tmp_0 = valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0110:
        casez_tmp_0 = valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b0111:
        casez_tmp_0 = valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1000:
        casez_tmp_0 = valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1001:
        casez_tmp_0 = valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1010:
        casez_tmp_0 = valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1011:
        casez_tmp_0 = valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1100:
        casez_tmp_0 = valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1101:
        casez_tmp_0 = valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      4'b1110:
        casez_tmp_0 = valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
      default:
        casez_tmp_0 = valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :59:11]
    endcase	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:52:15, :59:11]
  end // always_comb
  wire        hits_0 = casez_tmp & _infoRam_io_rdata_0_bia_0 == io_branchPredReq_pc[23:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23, :48:9, :59:{11,16}]
  wire        hits_1 =
    casez_tmp_0 & _infoRam_io_rdata_0_bia_1 == io_branchPredReq_pc[23:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23, :48:9, :59:{11,16}]
  wire        updateWay =
    (|io_btbUpdateInfo_bits_btbHitInfo)
      ? io_btbUpdateInfo_bits_btbHitInfo[1]
      : io_btbUpdateInfo_bits_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:79:{24,33,45}]
  wire [1:0]  oldTracker =
    (|io_btbUpdateInfo_bits_btbHitInfo)
      ? (updateWay
           ? io_btbUpdateInfo_bits_btbInfo_tracker_1
           : io_btbUpdateInfo_bits_btbInfo_tracker_0)
      : 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:79:{24,33}, :81:25]
  wire [1:0]  newTracker =
    io_btbUpdateInfo_bits_actualTaken
      ? ((&oldTracker) ? 2'h3 : oldTracker + 2'h1)
      : oldTracker == 2'h0 ? 2'h0 : oldTracker - 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:81:25, :82:25, :83:{22,34,59}, :84:{22,34,59}]
  wire        _GEN = io_btbUpdateInfo_bits_pc[4:1] == 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_0 = io_btbUpdateInfo_bits_pc[4:1] == 4'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_1 = io_btbUpdateInfo_bits_pc[4:1] == 4'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_2 = io_btbUpdateInfo_bits_pc[4:1] == 4'h3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_3 = io_btbUpdateInfo_bits_pc[4:1] == 4'h4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_4 = io_btbUpdateInfo_bits_pc[4:1] == 4'h5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_5 = io_btbUpdateInfo_bits_pc[4:1] == 4'h6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_6 = io_btbUpdateInfo_bits_pc[4:1] == 4'h7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_7 = io_btbUpdateInfo_bits_pc[4:1] == 4'h8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_8 = io_btbUpdateInfo_bits_pc[4:1] == 4'h9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_9 = io_btbUpdateInfo_bits_pc[4:1] == 4'hA;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_10 = io_btbUpdateInfo_bits_pc[4:1] == 4'hB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_11 = io_btbUpdateInfo_bits_pc[4:1] == 4'hC;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_12 = io_btbUpdateInfo_bits_pc[4:1] == 4'hD;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  wire        _GEN_13 = io_btbUpdateInfo_bits_pc[4:1] == 4'hE;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17, :91:28]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
      valids_0_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_0_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_1_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_1_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_2_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_2_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_3_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_3_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_4_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_4_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_5_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_5_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_6_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_6_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_7_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_7_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_8_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_8_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_9_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_9_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_10_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_10_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_11_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_11_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_12_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_12_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_13_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_13_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_14_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_14_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_15_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      valids_15_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
      valids_0_0 <= _GEN & ~updateWay | valids_0_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_0_1 <= _GEN & updateWay | valids_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_1_0 <= _GEN_0 & ~updateWay | valids_1_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_1_1 <= _GEN_0 & updateWay | valids_1_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_2_0 <= _GEN_1 & ~updateWay | valids_2_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_2_1 <= _GEN_1 & updateWay | valids_2_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_3_0 <= _GEN_2 & ~updateWay | valids_3_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_3_1 <= _GEN_2 & updateWay | valids_3_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_4_0 <= _GEN_3 & ~updateWay | valids_4_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_4_1 <= _GEN_3 & updateWay | valids_4_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_5_0 <= _GEN_4 & ~updateWay | valids_5_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_5_1 <= _GEN_4 & updateWay | valids_5_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_6_0 <= _GEN_5 & ~updateWay | valids_6_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_6_1 <= _GEN_5 & updateWay | valids_6_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_7_0 <= _GEN_6 & ~updateWay | valids_7_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_7_1 <= _GEN_6 & updateWay | valids_7_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_8_0 <= _GEN_7 & ~updateWay | valids_8_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_8_1 <= _GEN_7 & updateWay | valids_8_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_9_0 <= _GEN_8 & ~updateWay | valids_9_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_9_1 <= _GEN_8 & updateWay | valids_9_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_10_0 <= _GEN_9 & ~updateWay | valids_10_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_10_1 <= _GEN_9 & updateWay | valids_10_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_11_0 <= _GEN_10 & ~updateWay | valids_11_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_11_1 <= _GEN_10 & updateWay | valids_11_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_12_0 <= _GEN_11 & ~updateWay | valids_12_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_12_1 <= _GEN_11 & updateWay | valids_12_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_13_0 <= _GEN_12 & ~updateWay | valids_13_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_13_1 <= _GEN_12 & updateWay | valids_13_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_14_0 <= _GEN_13 & ~updateWay | valids_14_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :87:28, :91:28]
      valids_14_1 <= _GEN_13 & updateWay | valids_14_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :79:24, :91:28]
      valids_15_0 <= (&(io_btbUpdateInfo_bits_pc[4:1])) & ~updateWay | valids_15_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :76:17, :79:24, :87:28, :91:28]
      valids_15_1 <= (&(io_btbUpdateInfo_bits_pc[4:1])) & updateWay | valids_15_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:44:23, :76:17, :79:24, :91:28]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
        valids_0_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_0_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_1_0 = _RANDOM[/*Zero width*/ 1'b0][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_1_1 = _RANDOM[/*Zero width*/ 1'b0][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_2_0 = _RANDOM[/*Zero width*/ 1'b0][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_2_1 = _RANDOM[/*Zero width*/ 1'b0][5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_3_0 = _RANDOM[/*Zero width*/ 1'b0][6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_3_1 = _RANDOM[/*Zero width*/ 1'b0][7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_4_0 = _RANDOM[/*Zero width*/ 1'b0][8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_4_1 = _RANDOM[/*Zero width*/ 1'b0][9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_5_0 = _RANDOM[/*Zero width*/ 1'b0][10];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_5_1 = _RANDOM[/*Zero width*/ 1'b0][11];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_6_0 = _RANDOM[/*Zero width*/ 1'b0][12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_6_1 = _RANDOM[/*Zero width*/ 1'b0][13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_7_0 = _RANDOM[/*Zero width*/ 1'b0][14];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_7_1 = _RANDOM[/*Zero width*/ 1'b0][15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_8_0 = _RANDOM[/*Zero width*/ 1'b0][16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_8_1 = _RANDOM[/*Zero width*/ 1'b0][17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_9_0 = _RANDOM[/*Zero width*/ 1'b0][18];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_9_1 = _RANDOM[/*Zero width*/ 1'b0][19];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_10_0 = _RANDOM[/*Zero width*/ 1'b0][20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_10_1 = _RANDOM[/*Zero width*/ 1'b0][21];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_11_0 = _RANDOM[/*Zero width*/ 1'b0][22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_11_1 = _RANDOM[/*Zero width*/ 1'b0][23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_12_0 = _RANDOM[/*Zero width*/ 1'b0][24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_12_1 = _RANDOM[/*Zero width*/ 1'b0][25];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_13_0 = _RANDOM[/*Zero width*/ 1'b0][26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_13_1 = _RANDOM[/*Zero width*/ 1'b0][27];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_14_0 = _RANDOM[/*Zero width*/ 1'b0][28];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_14_1 = _RANDOM[/*Zero width*/ 1'b0][29];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_15_0 = _RANDOM[/*Zero width*/ 1'b0][30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
        valids_15_1 = _RANDOM[/*Zero width*/ 1'b0][31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :44:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SDPRAM_ASYNC infoRam (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23]
    .clock                (clock),
    .io_raddr             (io_branchPredReq_pc[4:1]),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:52:15]
    .io_rdata_0_lru       (io_branchPredReq_btbInfo_lru),
    .io_rdata_0_bia_0     (_infoRam_io_rdata_0_bia_0),
    .io_rdata_0_bia_1     (_infoRam_io_rdata_0_bia_1),
    .io_rdata_0_tracker_0 (_infoRam_io_rdata_0_tracker_0),
    .io_rdata_0_tracker_1 (_infoRam_io_rdata_0_tracker_1),
    .io_rdata_0_bta_0     (_infoRam_io_rdata_0_bta_0),
    .io_rdata_0_bta_1     (_infoRam_io_rdata_0_bta_1),
    .io_wen               (io_btbUpdateInfo_valid),
    .io_waddr             (io_btbUpdateInfo_bits_pc[4:1]),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:76:17]
    .io_wdata_0_lru       (~updateWay),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:79:24, :90:20]
    .io_wdata_0_bia_0
      (updateWay ? io_btbUpdateInfo_bits_btbInfo_bia_0 : io_btbUpdateInfo_bits_pc[23:2]),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:48:9, :79:24, :86:13, :87:28]
    .io_wdata_0_bia_1
      (updateWay ? io_btbUpdateInfo_bits_pc[23:2] : io_btbUpdateInfo_bits_btbInfo_bia_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:48:9, :79:24, :86:13, :87:28]
    .io_wdata_0_tracker_0
      (updateWay ? io_btbUpdateInfo_bits_btbInfo_tracker_0 : newTracker),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:79:24, :82:25, :86:13, :88:32]
    .io_wdata_0_tracker_1
      (updateWay ? newTracker : io_btbUpdateInfo_bits_btbInfo_tracker_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:79:24, :82:25, :86:13, :88:32]
    .io_wdata_0_bta_0
      (updateWay
         ? io_btbUpdateInfo_bits_btbInfo_bta_0
         : io_btbUpdateInfo_bits_actualTarget),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:79:24, :86:13, :89:28]
    .io_wdata_0_bta_1
      (updateWay
         ? io_btbUpdateInfo_bits_actualTarget
         : io_btbUpdateInfo_bits_btbInfo_bta_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:79:24, :86:13, :89:28]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:45:23]
  assign io_branchPredReq_branchPred =
    (hits_0 & _infoRam_io_rdata_0_tracker_0[1] | hits_1
     & _infoRam_io_rdata_0_tracker_1[1]) & (hits_0 | hits_1);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :45:23, :59:11, :62:27, :67:64, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_branchPredReq_branchPredTarget =
    (hits_0 ? _infoRam_io_rdata_0_bta_0 : 32'h0)
    | (hits_1 ? _infoRam_io_rdata_0_bta_1 : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :45:23, :59:11, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_branchPredReq_btbInfo_bia_0 = _infoRam_io_rdata_0_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :45:23]
  assign io_branchPredReq_btbInfo_bia_1 = _infoRam_io_rdata_0_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :45:23]
  assign io_branchPredReq_btbInfo_tracker_0 = _infoRam_io_rdata_0_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :45:23]
  assign io_branchPredReq_btbInfo_tracker_1 = _infoRam_io_rdata_0_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :45:23]
  assign io_branchPredReq_btbInfo_bta_0 = _infoRam_io_rdata_0_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :45:23]
  assign io_branchPredReq_btbInfo_bta_1 = _infoRam_io_rdata_0_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :45:23]
  assign io_branchPredReq_btbHitInfo = {hits_1, hits_0};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bpu/BPU.scala:38:7, :59:11, :70:37]
endmodule

module BypassNetwork(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:31:7]
  input        io_fromEXE_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
               io_fromEXE_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
  input  [4:0] io_fromEXE_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
  input        io_fromMEM_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
               io_fromMEM_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
  input  [4:0] io_fromMEM_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
  input        io_fromWB_regWrite,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
  input  [4:0] io_fromWB_waddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
               io_toID_rs1,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
               io_toID_rs2,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
  output       io_toID_newestDataGetable,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
  output [1:0] io_toID_bypassTypeA,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
               io_toID_bypassTypeB	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:32:14]
);

  wire [1:0] io_toID_bypassTypeA_0 =
    (|io_toID_rs1) & io_fromEXE_waddr == io_toID_rs1 & io_fromEXE_regWrite
      ? 2'h0
      : (|io_toID_rs1) & io_fromMEM_waddr == io_toID_rs1 & io_fromMEM_regWrite
          ? 2'h1
          : {1'h1,
             ~((|io_toID_rs1) & io_fromWB_waddr == io_toID_rs1 & io_fromWB_regWrite)};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:41:{20,28,48,64}, :42:{28,48,64}, :43:{28,47,63}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [1:0] io_toID_bypassTypeB_0 =
    (|io_toID_rs2) & io_fromEXE_waddr == io_toID_rs2 & io_fromEXE_regWrite
      ? 2'h0
      : (|io_toID_rs2) & io_fromMEM_waddr == io_toID_rs2 & io_fromMEM_regWrite
          ? 2'h1
          : {1'h1,
             ~((|io_toID_rs2) & io_fromWB_waddr == io_toID_rs2 & io_fromWB_regWrite)};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:50:{20,28,48,64}, :51:{28,48,64}, :52:{28,47,63}, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toID_newestDataGetable =
    ~(io_toID_bypassTypeA_0 == 2'h0 & ~io_fromEXE_valid | io_toID_bypassTypeB_0 == 2'h0
      & ~io_fromEXE_valid | io_toID_bypassTypeA_0 == 2'h1 & ~io_fromMEM_valid
      | io_toID_bypassTypeB_0 == 2'h1 & ~io_fromMEM_valid);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:31:7, :65:{32,55,89,92,111}, :66:{26,60,82}, :67:{26,60,63,82}, :68:{26,60}, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toID_bypassTypeA = io_toID_bypassTypeA_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:31:7, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_toID_bypassTypeB = io_toID_bypassTypeB_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/bypass/BypassNetwork.scala:31:7, src/main/scala/chisel3/util/Mux.scala:50:70]
endmodule

module Core(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
                io_ibus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output        io_ibus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output [31:0] io_ibus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output [3:0]  io_ibus_req_bits_len,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output        io_ibus_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  input         io_ibus_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  input  [31:0] io_ibus_resp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  input         io_dbus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output        io_dbus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
                io_dbus_req_bits_wr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output [1:0]  io_dbus_req_bits_size,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output [31:0] io_dbus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
                io_dbus_req_bits_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output [3:0]  io_dbus_req_bits_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output        io_dbus_rResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  input         io_dbus_rResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  input  [31:0] io_dbus_rResp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output        io_dbus_wResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  input         io_dbus_wResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
                io_interrupt_eip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
                io_interrupt_tip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
                io_interrupt_sip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output        io_debug_done,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output [31:0] io_debug_pc_done,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output        io_diff_jumped,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
  output [31:0] io_trace_inst	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:31:14]
);

  wire        _bypassNetwork_io_toID_newestDataGetable;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:102:29]
  wire [1:0]  _bypassNetwork_io_toID_bypassTypeA;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:102:29]
  wire [1:0]  _bypassNetwork_io_toID_bypassTypeB;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:102:29]
  wire        _bpu_io_branchPredReq_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [31:0] _bpu_io_branchPredReq_branchPredTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire        _bpu_io_branchPredReq_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [21:0] _bpu_io_branchPredReq_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [21:0] _bpu_io_branchPredReq_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [1:0]  _bpu_io_branchPredReq_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [1:0]  _bpu_io_branchPredReq_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [31:0] _bpu_io_branchPredReq_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [31:0] _bpu_io_branchPredReq_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [1:0]  _bpu_io_branchPredReq_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  wire [31:0] _csrRegs_io_readPort_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
  wire        _csrRegs_io_intrCmd_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
  wire        _csrRegs_io_redirectCmd_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
  wire [31:0] _csrRegs_io_redirectCmd_bits_target;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
  wire [1:0]  _csrRegs_privilege__bore;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
  wire [31:0] _regFiles_io_readPort1_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:81:24]
  wire [31:0] _regFiles_io_readPort2_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:81:24]
  wire        _icache_io_arFromIF_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:61:22]
  wire        _icache_io_rToIF_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:61:22]
  wire [31:0] _icache_io_rToIF_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:61:22]
  wire        _wbStage_io_writePort_wen;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire [4:0]  _wbStage_io_writePort_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire [31:0] _wbStage_io_writePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_excepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_csrCmd_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire [31:0] _wbStage_io_csrCmd_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _wbStage_io_bypass_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire [4:0]  _wbStage_io_bypass_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire [31:0] _wbStage_io_regWdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  wire        _memStage_io_fromEXE_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire [31:0] _memStage_io_toWB_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire [4:0]  _memStage_io_toWB_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire [31:0] _memStage_io_toWB_bits_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_excepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire [31:0] _memStage_io_toWB_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_toWB_bits_flushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_bypass_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_bypass_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire [4:0]  _memStage_io_bypass_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire [31:0] _memStage_io_regWdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_io_flush2EXE;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire [31:0] _memStage_setMtval_val__bore;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _memStage_setMtval__bore;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  wire        _exeStage_io_fromID_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_toMEM_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [4:0]  _exeStage_io_toMEM_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_toMEM_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_flushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_isWFI;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [3:0]  _exeStage_io_toMEM_bits_controlSignals_memRawMask;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_controlSignals_signExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_toMEM_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_toMEM_bits_controlSignals_memWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_controlSignals_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_controlSignals_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_controlSignals_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_controlSignals_fuTypeAMO;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [3:0]  _exeStage_io_toMEM_bits_controlSignals_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_toMEM_bits_excepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_bypass_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_bypass_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [4:0]  _exeStage_io_bypass_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_regWdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_jumpBus_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_jumpBus_bits_jumpTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_btbUpdateInfo_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_btbUpdateInfo_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_btbUpdateInfo_bits_actualTaken;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_btbUpdateInfo_bits_actualTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [1:0]  _exeStage_io_btbUpdateInfo_bits_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_btbUpdateInfo_bits_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [21:0] _exeStage_io_btbUpdateInfo_bits_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [21:0] _exeStage_io_btbUpdateInfo_bits_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [1:0]  _exeStage_io_btbUpdateInfo_bits_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [1:0]  _exeStage_io_btbUpdateInfo_bits_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_btbUpdateInfo_bits_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_btbUpdateInfo_bits_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_csrWritePort_wen;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [11:0] _exeStage_io_csrWritePort_waddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_csrWritePort_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_flush;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _exeStage_io_interCMD_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire [31:0] _exeStage_io_interCMD_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  wire        _idStage_io_fromIF_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_aluSrc2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_aluOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_mulOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_divOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [2:0]  _idStage_io_toEXE_bits_decodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [1:0]  _idStage_io_toEXE_bits_decodeBundle_csrOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [3:0]  _idStage_io_toEXE_bits_decodeBundle_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_decodeBundle_memSignExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_decodeBundle_csrWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_decodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_imm;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_rs1Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_rs2Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_csrData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [11:0] _idStage_io_toEXE_bits_funct12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [4:0]  _idStage_io_toEXE_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [4:0]  _idStage_io_toEXE_bits_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_predTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [1:0]  _idStage_io_toEXE_bits_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [21:0] _idStage_io_toEXE_bits_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [21:0] _idStage_io_toEXE_bits_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [1:0]  _idStage_io_toEXE_bits_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [1:0]  _idStage_io_toEXE_bits_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [31:0] _idStage_io_toEXE_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_ftrace_doFtrace;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [4:0]  _idStage_io_toEXE_bits_ftrace_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [4:0]  _idStage_io_toEXE_bits_ftrace_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_toEXE_bits_isWFI;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [4:0]  _idStage_io_readPort1_raddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [4:0]  _idStage_io_readPort2_raddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [11:0] _idStage_io_csrReadPort_raddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [4:0]  _idStage_io_bypassPort_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire [4:0]  _idStage_io_bypassPort_rs2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _idStage_io_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  wire        _ifStage_io_arvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [31:0] _ifStage_io_araddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire        _ifStage_io_rready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire        _ifStage_io_jumpBus_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire        _ifStage_io_excepCMD_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire        _ifStage_io_toID_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [31:0] _ifStage_io_toID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [31:0] _ifStage_io_toID_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire        _ifStage_io_toID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire        _ifStage_io_toID_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [31:0] _ifStage_io_toID_bits_predTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [1:0]  _ifStage_io_toID_bits_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire        _ifStage_io_toID_bits_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [21:0] _ifStage_io_toID_bits_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [21:0] _ifStage_io_toID_bits_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [1:0]  _ifStage_io_toID_bits_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [1:0]  _ifStage_io_toID_bits_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [31:0] _ifStage_io_toID_bits_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [31:0] _ifStage_io_toID_bits_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire        _ifStage_io_toID_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  wire [31:0] _ifStage_io_branchPredReq_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  reg  [31:0] idStage_io_fromIF_bits_rpc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] idStage_io_fromIF_bits_rinst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         idStage_io_fromIF_bits_rnop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         idStage_io_fromIF_bits_rbranchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] idStage_io_fromIF_bits_rpredTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  idStage_io_fromIF_bits_rbtbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         idStage_io_fromIF_bits_rbtbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [21:0] idStage_io_fromIF_bits_rbtbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [21:0] idStage_io_fromIF_bits_rbtbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  idStage_io_fromIF_bits_rbtbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  idStage_io_fromIF_bits_rbtbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] idStage_io_fromIF_bits_rbtbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] idStage_io_fromIF_bits_rbtbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         idStage_io_fromIF_bits_rexcepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_aluSrc2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_aluOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_mulOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_divOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [2:0]  exeStage_io_fromID_bits_rdecodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  exeStage_io_fromID_bits_rdecodeBundle_csrOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [3:0]  exeStage_io_fromID_bits_rdecodeBundle_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rdecodeBundle_memSignExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rdecodeBundle_csrWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rdecodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rdecodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rpc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rimm;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rrs1Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rrs2Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rcsrData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [11:0] exeStage_io_fromID_bits_rfunct12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [4:0]  exeStage_io_fromID_bits_rrd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [4:0]  exeStage_io_fromID_bits_rrs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rnop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rmret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rbranchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rpredTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  exeStage_io_fromID_bits_rbtbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rbtbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [21:0] exeStage_io_fromID_bits_rbtbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [21:0] exeStage_io_fromID_bits_rbtbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  exeStage_io_fromID_bits_rbtbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [1:0]  exeStage_io_fromID_bits_rbtbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rbtbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rbtbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rexcepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] exeStage_io_fromID_bits_rinst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_rftrace_doFtrace;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [4:0]  exeStage_io_fromID_bits_rftrace_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [4:0]  exeStage_io_fromID_bits_rftrace_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         exeStage_io_fromID_bits_risWFI;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] memStage_io_fromEXE_bits_rpc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [4:0]  memStage_io_fromEXE_bits_rrd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rnop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rjumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] memStage_io_fromEXE_bits_rinst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rflushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_risWFI;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rmret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [3:0]  memStage_io_fromEXE_bits_rcontrolSignals_memRawMask;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_signExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] memStage_io_fromEXE_bits_rcontrolSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] memStage_io_fromEXE_bits_rcontrolSignals_memWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [3:0]  memStage_io_fromEXE_bits_rcontrolSignals_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         memStage_io_fromEXE_bits_rexcepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] wbStage_io_fromMEM_bits_rpc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [4:0]  wbStage_io_fromMEM_bits_rrd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rregWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] wbStage_io_fromMEM_bits_rregWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rnop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rmret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rexcepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rjumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg  [31:0] wbStage_io_fromMEM_bits_rinst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  reg         wbStage_io_fromMEM_bits_rflushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
  wire        flush = _exeStage_io_flush | _csrRegs_io_redirectCmd_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :84:23, :90:33]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
      idStage_io_fromIF_bits_rpc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rinst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rnop <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbranchPred <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rpredTarget <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbtbHitInfo <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbtbInfo_lru <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbtbInfo_bia_0 <= 22'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbtbInfo_bia_1 <= 22'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbtbInfo_tracker_0 <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbtbInfo_tracker_1 <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbtbInfo_bta_0 <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rbtbInfo_bta_1 <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      idStage_io_fromIF_bits_rexcepVec_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_aluSrc1 <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_aluSrc2 <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_aluOp <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_mulOp <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_divOp <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_bruOp <= 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_csrOp <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_amoOp <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_fuType <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_memWrite <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_memRead <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_memSignExt <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_csrWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_regWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rdecodeBundle_fencei <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rpc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rimm <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rrs1Data <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rrs2Data <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rcsrData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rfunct12 <= 12'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rrd <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
      exeStage_io_fromID_bits_rrs1 <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
      exeStage_io_fromID_bits_rnop <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rmret <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbranchPred <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rpredTarget <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbtbHitInfo <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbtbInfo_lru <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbtbInfo_bia_0 <= 22'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbtbInfo_bia_1 <= 22'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbtbInfo_tracker_0 <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbtbInfo_tracker_1 <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbtbInfo_bta_0 <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rbtbInfo_bta_1 <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_2 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_3 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_4 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_5 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_6 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_7 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_8 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_9 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_10 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_11 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_12 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_13 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_14 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rexcepVec_15 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rinst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rftrace_doFtrace <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      exeStage_io_fromID_bits_rftrace_rd <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
      exeStage_io_fromID_bits_rftrace_rs1 <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
      exeStage_io_fromID_bits_risWFI <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rpc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rrd <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
      memStage_io_fromEXE_bits_rnop <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rjumped <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rinst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rflushForIntr <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_risWFI <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rmret <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_memRawMask <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_signExt <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_regWriteData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_memWriteData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_regWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_memWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_memRead <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rcontrolSignals_amoOp <= 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_2 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_3 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_5 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_7 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_8 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_9 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_10 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_11 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_12 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_13 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_14 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      memStage_io_fromEXE_bits_rexcepVec_15 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rpc <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rrd <= 5'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
      wbStage_io_fromMEM_bits_rregWrite <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rregWriteData <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rnop <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rmret <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_0 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_2 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_3 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_4 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_5 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_6 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_7 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_8 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_9 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_10 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_11 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_12 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_13 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_14 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rexcepVec_15 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rjumped <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rinst <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
      wbStage_io_fromMEM_bits_rflushForIntr <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
      if (_idStage_io_fromIF_ready & _ifStage_io_toID_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :56:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        idStage_io_fromIF_bits_rpc <= _ifStage_io_toID_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rinst <= _ifStage_io_toID_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rnop <= _ifStage_io_toID_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbranchPred <= _ifStage_io_toID_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rpredTarget <= _ifStage_io_toID_bits_predTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbtbHitInfo <= _ifStage_io_toID_bits_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_lru <= _ifStage_io_toID_bits_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_bia_0 <= _ifStage_io_toID_bits_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_bia_1 <= _ifStage_io_toID_bits_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_tracker_0 <=
          _ifStage_io_toID_bits_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_tracker_1 <=
          _ifStage_io_toID_bits_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_bta_0 <= _ifStage_io_toID_bits_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_bta_1 <= _ifStage_io_toID_bits_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
        idStage_io_fromIF_bits_rexcepVec_0 <= _ifStage_io_toID_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23, :145:28]
      end
      if (_exeStage_io_fromID_ready) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
        exeStage_io_fromID_bits_rdecodeBundle_aluSrc1 <=
          _idStage_io_toEXE_bits_decodeBundle_aluSrc1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_aluSrc2 <=
          _idStage_io_toEXE_bits_decodeBundle_aluSrc2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_aluOp <=
          _idStage_io_toEXE_bits_decodeBundle_aluOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_mulOp <=
          _idStage_io_toEXE_bits_decodeBundle_mulOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_divOp <=
          _idStage_io_toEXE_bits_decodeBundle_divOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_bruOp <=
          _idStage_io_toEXE_bits_decodeBundle_bruOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_csrOp <=
          _idStage_io_toEXE_bits_decodeBundle_csrOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_amoOp <=
          _idStage_io_toEXE_bits_decodeBundle_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_fuType <=
          _idStage_io_toEXE_bits_decodeBundle_fuType;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_memWrite <=
          _idStage_io_toEXE_bits_decodeBundle_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_memRead <=
          _idStage_io_toEXE_bits_decodeBundle_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_memSignExt <=
          _idStage_io_toEXE_bits_decodeBundle_memSignExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_csrWrite <=
          _idStage_io_toEXE_bits_decodeBundle_csrWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_regWrite <=
          _idStage_io_toEXE_bits_decodeBundle_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_fencei <=
          _idStage_io_toEXE_bits_decodeBundle_fencei;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rpc <= _idStage_io_toEXE_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rimm <= _idStage_io_toEXE_bits_imm;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rrs1Data <= _idStage_io_toEXE_bits_rs1Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rrs2Data <= _idStage_io_toEXE_bits_rs2Data;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rcsrData <= _idStage_io_toEXE_bits_csrData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rfunct12 <= _idStage_io_toEXE_bits_funct12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rrd <= _idStage_io_toEXE_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rrs1 <= _idStage_io_toEXE_bits_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rnop <= _idStage_io_toEXE_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rmret <= _idStage_io_toEXE_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbranchPred <= _idStage_io_toEXE_bits_branchPred;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rpredTarget <= _idStage_io_toEXE_bits_predTarget;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbtbHitInfo <= _idStage_io_toEXE_bits_btbHitInfo;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_lru <= _idStage_io_toEXE_bits_btbInfo_lru;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_bia_0 <= _idStage_io_toEXE_bits_btbInfo_bia_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_bia_1 <= _idStage_io_toEXE_bits_btbInfo_bia_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_tracker_0 <=
          _idStage_io_toEXE_bits_btbInfo_tracker_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_tracker_1 <=
          _idStage_io_toEXE_bits_btbInfo_tracker_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_bta_0 <= _idStage_io_toEXE_bits_btbInfo_bta_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_bta_1 <= _idStage_io_toEXE_bits_btbInfo_bta_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rexcepVec_0 <= _idStage_io_toEXE_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rexcepVec_2 <= _idStage_io_toEXE_bits_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rexcepVec_8 <= _idStage_io_toEXE_bits_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rexcepVec_9 <= _idStage_io_toEXE_bits_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rexcepVec_11 <= _idStage_io_toEXE_bits_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rinst <= _idStage_io_toEXE_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rftrace_doFtrace <=
          _idStage_io_toEXE_bits_ftrace_doFtrace;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rftrace_rd <= _idStage_io_toEXE_bits_ftrace_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_rftrace_rs1 <= _idStage_io_toEXE_bits_ftrace_rs1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
        exeStage_io_fromID_bits_risWFI <= _idStage_io_toEXE_bits_isWFI;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23, :145:28]
      end
      exeStage_io_fromID_bits_rexcepVec_1 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_3 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_4 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_5 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_6 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_7 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_10 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_12 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_13 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_14 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      exeStage_io_fromID_bits_rexcepVec_15 <=
        ~_exeStage_io_fromID_ready & exeStage_io_fromID_bits_rexcepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      if (_memStage_io_fromEXE_ready & _exeStage_io_toMEM_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :58:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        memStage_io_fromEXE_bits_rpc <= _exeStage_io_toMEM_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rrd <= _exeStage_io_toMEM_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rnop <= _exeStage_io_toMEM_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rjumped <= _exeStage_io_toMEM_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rinst <= _exeStage_io_toMEM_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rflushForIntr <= _exeStage_io_toMEM_bits_flushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_risWFI <= _exeStage_io_toMEM_bits_isWFI;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rmret <= _exeStage_io_toMEM_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_memRawMask <=
          _exeStage_io_toMEM_bits_controlSignals_memRawMask;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_signExt <=
          _exeStage_io_toMEM_bits_controlSignals_signExt;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_regWriteData <=
          _exeStage_io_toMEM_bits_controlSignals_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_memWriteData <=
          _exeStage_io_toMEM_bits_controlSignals_memWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_regWrite <=
          _exeStage_io_toMEM_bits_controlSignals_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_memWrite <=
          _exeStage_io_toMEM_bits_controlSignals_memWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_memRead <=
          _exeStage_io_toMEM_bits_controlSignals_memRead;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO <=
          _exeStage_io_toMEM_bits_controlSignals_fuTypeAMO;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_amoOp <=
          _exeStage_io_toMEM_bits_controlSignals_amoOp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_0 <= _exeStage_io_toMEM_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_1 <= _exeStage_io_toMEM_bits_excepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_2 <= _exeStage_io_toMEM_bits_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_3 <= _exeStage_io_toMEM_bits_excepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_5 <= _exeStage_io_toMEM_bits_excepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_7 <= _exeStage_io_toMEM_bits_excepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_8 <= _exeStage_io_toMEM_bits_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_9 <= _exeStage_io_toMEM_bits_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_10 <= _exeStage_io_toMEM_bits_excepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_11 <= _exeStage_io_toMEM_bits_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_12 <= _exeStage_io_toMEM_bits_excepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_13 <= _exeStage_io_toMEM_bits_excepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_14 <= _exeStage_io_toMEM_bits_excepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_15 <= _exeStage_io_toMEM_bits_excepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24, :145:28]
      end
      if (_memStage_io_toWB_valid) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
        wbStage_io_fromMEM_bits_rpc <= _memStage_io_toWB_bits_pc;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rrd <= _memStage_io_toWB_bits_rd;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rregWrite <= _memStage_io_toWB_bits_regWrite;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rregWriteData <= _memStage_io_toWB_bits_regWriteData;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rnop <= _memStage_io_toWB_bits_nop;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rmret <= _memStage_io_toWB_bits_mret;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_0 <= _memStage_io_toWB_bits_excepVec_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_1 <= _memStage_io_toWB_bits_excepVec_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_2 <= _memStage_io_toWB_bits_excepVec_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_3 <= _memStage_io_toWB_bits_excepVec_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_4 <= _memStage_io_toWB_bits_excepVec_4;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_5 <= _memStage_io_toWB_bits_excepVec_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_6 <= _memStage_io_toWB_bits_excepVec_6;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_7 <= _memStage_io_toWB_bits_excepVec_7;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_8 <= _memStage_io_toWB_bits_excepVec_8;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_9 <= _memStage_io_toWB_bits_excepVec_9;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_10 <= _memStage_io_toWB_bits_excepVec_10;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_11 <= _memStage_io_toWB_bits_excepVec_11;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_12 <= _memStage_io_toWB_bits_excepVec_12;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_13 <= _memStage_io_toWB_bits_excepVec_13;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_14 <= _memStage_io_toWB_bits_excepVec_14;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_15 <= _memStage_io_toWB_bits_excepVec_15;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rjumped <= _memStage_io_toWB_bits_jumped;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rinst <= _memStage_io_toWB_bits_inst;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
        wbStage_io_fromMEM_bits_rflushForIntr <= _memStage_io_toWB_bits_flushForIntr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24, :145:28]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
        for (logic [4:0] i = 5'h0; i < 5'h1F; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
        idStage_io_fromIF_bits_rpc = _RANDOM[5'h0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rinst = _RANDOM[5'h1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rnop = _RANDOM[5'h2][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbranchPred = _RANDOM[5'h2][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rpredTarget = {_RANDOM[5'h2][31:2], _RANDOM[5'h3][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbtbHitInfo = _RANDOM[5'h3][3:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_lru = _RANDOM[5'h3][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_bia_0 = _RANDOM[5'h3][26:5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_bia_1 =
          {_RANDOM[5'h3][31:27], _RANDOM[5'h4][16:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_tracker_0 = _RANDOM[5'h4][18:17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_tracker_1 = _RANDOM[5'h4][20:19];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_bta_0 =
          {_RANDOM[5'h4][31:21], _RANDOM[5'h5][20:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rbtbInfo_bta_1 =
          {_RANDOM[5'h5][31:21], _RANDOM[5'h6][20:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        idStage_io_fromIF_bits_rexcepVec_0 = _RANDOM[5'h6][21];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_aluSrc1 = _RANDOM[5'h7][6:5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_aluSrc2 = _RANDOM[5'h7][8:7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_aluOp = _RANDOM[5'h7][12:9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_mulOp = _RANDOM[5'h7][14:13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_divOp = _RANDOM[5'h7][16:15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_bruOp = _RANDOM[5'h7][19:17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_csrOp = _RANDOM[5'h7][21:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_amoOp = _RANDOM[5'h7][25:22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_fuType = _RANDOM[5'h7][29:26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_memWrite =
          {_RANDOM[5'h7][31:30], _RANDOM[5'h8][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_memRead = _RANDOM[5'h8][5:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_memSignExt = _RANDOM[5'h8][6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_csrWrite = _RANDOM[5'h8][7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_regWrite = _RANDOM[5'h8][8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rdecodeBundle_fencei = _RANDOM[5'h8][9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rpc = {_RANDOM[5'h8][31:10], _RANDOM[5'h9][9:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rimm = {_RANDOM[5'h9][31:10], _RANDOM[5'hA][9:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rrs1Data = {_RANDOM[5'hA][31:10], _RANDOM[5'hB][9:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rrs2Data = {_RANDOM[5'hB][31:10], _RANDOM[5'hC][9:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rcsrData = {_RANDOM[5'hC][31:10], _RANDOM[5'hD][9:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rfunct12 = _RANDOM[5'hD][21:10];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rrd = _RANDOM[5'hD][26:22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rrs1 = _RANDOM[5'hD][31:27];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rnop = _RANDOM[5'hE][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rmret = _RANDOM[5'hE][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbranchPred = _RANDOM[5'hE][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rpredTarget = {_RANDOM[5'hE][31:3], _RANDOM[5'hF][2:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbtbHitInfo = _RANDOM[5'hF][4:3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_lru = _RANDOM[5'hF][5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_bia_0 = _RANDOM[5'hF][27:6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_bia_1 =
          {_RANDOM[5'hF][31:28], _RANDOM[5'h10][17:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_tracker_0 = _RANDOM[5'h10][19:18];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_tracker_1 = _RANDOM[5'h10][21:20];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_bta_0 =
          {_RANDOM[5'h10][31:22], _RANDOM[5'h11][21:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rbtbInfo_bta_1 =
          {_RANDOM[5'h11][31:22], _RANDOM[5'h12][21:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_0 = _RANDOM[5'h12][22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_1 = _RANDOM[5'h12][23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_2 = _RANDOM[5'h12][24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_3 = _RANDOM[5'h12][25];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_4 = _RANDOM[5'h12][26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_5 = _RANDOM[5'h12][27];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_6 = _RANDOM[5'h12][28];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_7 = _RANDOM[5'h12][29];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_8 = _RANDOM[5'h12][30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_9 = _RANDOM[5'h12][31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_10 = _RANDOM[5'h13][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_11 = _RANDOM[5'h13][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_12 = _RANDOM[5'h13][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_13 = _RANDOM[5'h13][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_14 = _RANDOM[5'h13][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rexcepVec_15 = _RANDOM[5'h13][5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rinst = {_RANDOM[5'h13][31:6], _RANDOM[5'h14][5:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rftrace_doFtrace = _RANDOM[5'h14][6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rftrace_rd = _RANDOM[5'h14][11:7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_rftrace_rs1 = _RANDOM[5'h14][16:12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        exeStage_io_fromID_bits_risWFI = _RANDOM[5'h14][17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rpc = {_RANDOM[5'h14][31:18], _RANDOM[5'h15][17:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rrd = _RANDOM[5'h15][22:18];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rnop = _RANDOM[5'h15][23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rjumped = _RANDOM[5'h15][24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rinst = {_RANDOM[5'h15][31:25], _RANDOM[5'h16][24:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rflushForIntr = _RANDOM[5'h16][25];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_risWFI = _RANDOM[5'h16][26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rmret = _RANDOM[5'h17][7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_memRawMask = _RANDOM[5'h17][11:8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_signExt = _RANDOM[5'h17][12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_regWriteData =
          {_RANDOM[5'h17][31:13], _RANDOM[5'h18][12:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_memWriteData =
          {_RANDOM[5'h18][31:13], _RANDOM[5'h19][12:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_regWrite = _RANDOM[5'h19][13];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_memWrite = _RANDOM[5'h19][14];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_memRead = _RANDOM[5'h19][15];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO = _RANDOM[5'h19][16];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rcontrolSignals_amoOp = _RANDOM[5'h19][20:17];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_0 = _RANDOM[5'h19][21];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_1 = _RANDOM[5'h19][22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_2 = _RANDOM[5'h19][23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_3 = _RANDOM[5'h19][24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_5 = _RANDOM[5'h19][26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_7 = _RANDOM[5'h19][28];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_8 = _RANDOM[5'h19][29];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_9 = _RANDOM[5'h19][30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_10 = _RANDOM[5'h19][31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_11 = _RANDOM[5'h1A][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_12 = _RANDOM[5'h1A][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_13 = _RANDOM[5'h1A][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_14 = _RANDOM[5'h1A][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        memStage_io_fromEXE_bits_rexcepVec_15 = _RANDOM[5'h1A][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rpc = {_RANDOM[5'h1A][31:5], _RANDOM[5'h1B][4:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rrd = _RANDOM[5'h1B][9:5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rregWrite = _RANDOM[5'h1B][22];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rregWriteData =
          {_RANDOM[5'h1B][31:23], _RANDOM[5'h1C][22:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rnop = _RANDOM[5'h1C][23];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rmret = _RANDOM[5'h1C][24];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_0 = _RANDOM[5'h1C][25];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_1 = _RANDOM[5'h1C][26];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_2 = _RANDOM[5'h1C][27];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_3 = _RANDOM[5'h1C][28];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_4 = _RANDOM[5'h1C][29];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_5 = _RANDOM[5'h1C][30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_6 = _RANDOM[5'h1C][31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_7 = _RANDOM[5'h1D][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_8 = _RANDOM[5'h1D][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_9 = _RANDOM[5'h1D][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_10 = _RANDOM[5'h1D][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_11 = _RANDOM[5'h1D][4];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_12 = _RANDOM[5'h1D][5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_13 = _RANDOM[5'h1D][6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_14 = _RANDOM[5'h1D][7];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rexcepVec_15 = _RANDOM[5'h1D][8];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rjumped = _RANDOM[5'h1D][9];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rinst = {_RANDOM[5'h1D][31:10], _RANDOM[5'h1E][9:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
        wbStage_io_fromMEM_bits_rflushForIntr = _RANDOM[5'h1E][10];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7, :145:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:30:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IF ifStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
    .clock                              (clock),
    .reset                              (reset),
    .io_arready                        (_icache_io_arFromIF_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:61:22]
    .io_arvalid                        (_ifStage_io_arvalid),
    .io_araddr                    (_ifStage_io_araddr),
    .io_rready                         (_ifStage_io_rready),
    .io_rvalid                         (_icache_io_rToIF_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:61:22]
    .io_rrdata                    (_icache_io_rToIF_bits_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:61:22]
    .io_jumpBus_ready                   (_ifStage_io_jumpBus_ready),
    .io_jumpBus_valid                   (_exeStage_io_jumpBus_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_jumpBus_bits_jumpTarget         (_exeStage_io_jumpBus_bits_jumpTarget),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_excepCMD_ready                  (_ifStage_io_excepCMD_ready),
    .io_excepCMD_valid                  (_csrRegs_io_redirectCmd_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
    .io_excepCMD_bits_target            (_csrRegs_io_redirectCmd_bits_target),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
    .io_toID_ready                      (_idStage_io_fromIF_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
    .io_toID_valid                      (_ifStage_io_toID_valid),
    .io_toID_bits_pc                    (_ifStage_io_toID_bits_pc),
    .io_toID_bits_inst                  (_ifStage_io_toID_bits_inst),
    .io_toID_bits_nop                   (_ifStage_io_toID_bits_nop),
    .io_toID_bits_branchPred            (_ifStage_io_toID_bits_branchPred),
    .io_toID_bits_predTarget            (_ifStage_io_toID_bits_predTarget),
    .io_toID_bits_btbHitInfo            (_ifStage_io_toID_bits_btbHitInfo),
    .io_toID_bits_btbInfo_lru           (_ifStage_io_toID_bits_btbInfo_lru),
    .io_toID_bits_btbInfo_bia_0         (_ifStage_io_toID_bits_btbInfo_bia_0),
    .io_toID_bits_btbInfo_bia_1         (_ifStage_io_toID_bits_btbInfo_bia_1),
    .io_toID_bits_btbInfo_tracker_0     (_ifStage_io_toID_bits_btbInfo_tracker_0),
    .io_toID_bits_btbInfo_tracker_1     (_ifStage_io_toID_bits_btbInfo_tracker_1),
    .io_toID_bits_btbInfo_bta_0         (_ifStage_io_toID_bits_btbInfo_bta_0),
    .io_toID_bits_btbInfo_bta_1         (_ifStage_io_toID_bits_btbInfo_bta_1),
    .io_toID_bits_excepVec_0            (_ifStage_io_toID_bits_excepVec_0),
    .io_flush                           (flush),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:90:33]
    .io_branchPredReq_pc                (_ifStage_io_branchPredReq_pc),
    .io_branchPredReq_branchPred        (_bpu_io_branchPredReq_branchPred),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_branchPredTarget  (_bpu_io_branchPredReq_branchPredTarget),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_btbInfo_lru       (_bpu_io_branchPredReq_btbInfo_lru),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_btbInfo_bia_0     (_bpu_io_branchPredReq_btbInfo_bia_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_btbInfo_bia_1     (_bpu_io_branchPredReq_btbInfo_bia_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_btbInfo_tracker_0 (_bpu_io_branchPredReq_btbInfo_tracker_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_btbInfo_tracker_1 (_bpu_io_branchPredReq_btbInfo_tracker_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_btbInfo_bta_0     (_bpu_io_branchPredReq_btbInfo_bta_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_btbInfo_bta_1     (_bpu_io_branchPredReq_btbInfo_bta_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .io_branchPredReq_btbHitInfo        (_bpu_io_branchPredReq_btbHitInfo)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
  ID idStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
    .clock                                 (clock),
    .reset                                 (reset),
    .io_fromIF_ready                       (_idStage_io_fromIF_ready),
    .io_fromIF_valid                       (_ifStage_io_toID_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
    .io_fromIF_bits_pc                     (idStage_io_fromIF_bits_rpc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_inst                   (idStage_io_fromIF_bits_rinst),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_nop                    (idStage_io_fromIF_bits_rnop),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_branchPred             (idStage_io_fromIF_bits_rbranchPred),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_predTarget             (idStage_io_fromIF_bits_rpredTarget),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_btbHitInfo             (idStage_io_fromIF_bits_rbtbHitInfo),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_btbInfo_lru            (idStage_io_fromIF_bits_rbtbInfo_lru),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_btbInfo_bia_0          (idStage_io_fromIF_bits_rbtbInfo_bia_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_btbInfo_bia_1          (idStage_io_fromIF_bits_rbtbInfo_bia_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_btbInfo_tracker_0      (idStage_io_fromIF_bits_rbtbInfo_tracker_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_btbInfo_tracker_1      (idStage_io_fromIF_bits_rbtbInfo_tracker_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_btbInfo_bta_0          (idStage_io_fromIF_bits_rbtbInfo_bta_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_btbInfo_bta_1          (idStage_io_fromIF_bits_rbtbInfo_bta_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromIF_bits_excepVec_0             (idStage_io_fromIF_bits_rexcepVec_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_toEXE_ready                        (_exeStage_io_fromID_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_toEXE_bits_decodeBundle_aluSrc1    (_idStage_io_toEXE_bits_decodeBundle_aluSrc1),
    .io_toEXE_bits_decodeBundle_aluSrc2    (_idStage_io_toEXE_bits_decodeBundle_aluSrc2),
    .io_toEXE_bits_decodeBundle_aluOp      (_idStage_io_toEXE_bits_decodeBundle_aluOp),
    .io_toEXE_bits_decodeBundle_mulOp      (_idStage_io_toEXE_bits_decodeBundle_mulOp),
    .io_toEXE_bits_decodeBundle_divOp      (_idStage_io_toEXE_bits_decodeBundle_divOp),
    .io_toEXE_bits_decodeBundle_bruOp      (_idStage_io_toEXE_bits_decodeBundle_bruOp),
    .io_toEXE_bits_decodeBundle_csrOp      (_idStage_io_toEXE_bits_decodeBundle_csrOp),
    .io_toEXE_bits_decodeBundle_amoOp      (_idStage_io_toEXE_bits_decodeBundle_amoOp),
    .io_toEXE_bits_decodeBundle_fuType     (_idStage_io_toEXE_bits_decodeBundle_fuType),
    .io_toEXE_bits_decodeBundle_memWrite   (_idStage_io_toEXE_bits_decodeBundle_memWrite),
    .io_toEXE_bits_decodeBundle_memRead    (_idStage_io_toEXE_bits_decodeBundle_memRead),
    .io_toEXE_bits_decodeBundle_memSignExt
      (_idStage_io_toEXE_bits_decodeBundle_memSignExt),
    .io_toEXE_bits_decodeBundle_csrWrite   (_idStage_io_toEXE_bits_decodeBundle_csrWrite),
    .io_toEXE_bits_decodeBundle_regWrite   (_idStage_io_toEXE_bits_decodeBundle_regWrite),
    .io_toEXE_bits_decodeBundle_fencei     (_idStage_io_toEXE_bits_decodeBundle_fencei),
    .io_toEXE_bits_pc                      (_idStage_io_toEXE_bits_pc),
    .io_toEXE_bits_imm                     (_idStage_io_toEXE_bits_imm),
    .io_toEXE_bits_rs1Data                 (_idStage_io_toEXE_bits_rs1Data),
    .io_toEXE_bits_rs2Data                 (_idStage_io_toEXE_bits_rs2Data),
    .io_toEXE_bits_csrData                 (_idStage_io_toEXE_bits_csrData),
    .io_toEXE_bits_funct12                 (_idStage_io_toEXE_bits_funct12),
    .io_toEXE_bits_rd                      (_idStage_io_toEXE_bits_rd),
    .io_toEXE_bits_rs1                     (_idStage_io_toEXE_bits_rs1),
    .io_toEXE_bits_nop                     (_idStage_io_toEXE_bits_nop),
    .io_toEXE_bits_mret                    (_idStage_io_toEXE_bits_mret),
    .io_toEXE_bits_branchPred              (_idStage_io_toEXE_bits_branchPred),
    .io_toEXE_bits_predTarget              (_idStage_io_toEXE_bits_predTarget),
    .io_toEXE_bits_btbHitInfo              (_idStage_io_toEXE_bits_btbHitInfo),
    .io_toEXE_bits_btbInfo_lru             (_idStage_io_toEXE_bits_btbInfo_lru),
    .io_toEXE_bits_btbInfo_bia_0           (_idStage_io_toEXE_bits_btbInfo_bia_0),
    .io_toEXE_bits_btbInfo_bia_1           (_idStage_io_toEXE_bits_btbInfo_bia_1),
    .io_toEXE_bits_btbInfo_tracker_0       (_idStage_io_toEXE_bits_btbInfo_tracker_0),
    .io_toEXE_bits_btbInfo_tracker_1       (_idStage_io_toEXE_bits_btbInfo_tracker_1),
    .io_toEXE_bits_btbInfo_bta_0           (_idStage_io_toEXE_bits_btbInfo_bta_0),
    .io_toEXE_bits_btbInfo_bta_1           (_idStage_io_toEXE_bits_btbInfo_bta_1),
    .io_toEXE_bits_excepVec_0              (_idStage_io_toEXE_bits_excepVec_0),
    .io_toEXE_bits_excepVec_2              (_idStage_io_toEXE_bits_excepVec_2),
    .io_toEXE_bits_excepVec_8              (_idStage_io_toEXE_bits_excepVec_8),
    .io_toEXE_bits_excepVec_9              (_idStage_io_toEXE_bits_excepVec_9),
    .io_toEXE_bits_excepVec_11             (_idStage_io_toEXE_bits_excepVec_11),
    .io_toEXE_bits_inst                    (_idStage_io_toEXE_bits_inst),
    .io_toEXE_bits_ftrace_doFtrace         (_idStage_io_toEXE_bits_ftrace_doFtrace),
    .io_toEXE_bits_ftrace_rd               (_idStage_io_toEXE_bits_ftrace_rd),
    .io_toEXE_bits_ftrace_rs1              (_idStage_io_toEXE_bits_ftrace_rs1),
    .io_toEXE_bits_isWFI                   (_idStage_io_toEXE_bits_isWFI),
    .io_readPort1_raddr                    (_idStage_io_readPort1_raddr),
    .io_readPort1_rdata                    (_regFiles_io_readPort1_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:81:24]
    .io_readPort2_raddr                    (_idStage_io_readPort2_raddr),
    .io_readPort2_rdata                    (_regFiles_io_readPort2_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:81:24]
    .io_csrReadPort_raddr                  (_idStage_io_csrReadPort_raddr),
    .io_csrReadPort_rdata                  (_csrRegs_io_readPort_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
    .io_bypassPort_rs1                     (_idStage_io_bypassPort_rs1),
    .io_bypassPort_rs2                     (_idStage_io_bypassPort_rs2),
    .io_bypassPort_newestDataGetable       (_bypassNetwork_io_toID_newestDataGetable),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:102:29]
    .io_bypassPort_bypassTypeA             (_bypassNetwork_io_toID_bypassTypeA),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:102:29]
    .io_bypassPort_bypassTypeB             (_bypassNetwork_io_toID_bypassTypeB),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:102:29]
    .io_bypassDataFromOtherStage_fromEXE   (_exeStage_io_regWdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_bypassDataFromOtherStage_fromMEM   (_memStage_io_regWdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .io_bypassDataFromOtherStage_fromWB    (_wbStage_io_regWdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_fencei                             (_idStage_io_fencei),
    .io_flush                              (flush),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:90:33]
    .privilege__bore                       (_csrRegs_privilege__bore)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  EXE exeStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .clock                                     (clock),
    .reset                                     (reset),
    .io_fromID_ready                           (_exeStage_io_fromID_ready),
    .io_fromID_bits_decodeBundle_aluSrc1
      (exeStage_io_fromID_bits_rdecodeBundle_aluSrc1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_aluSrc2
      (exeStage_io_fromID_bits_rdecodeBundle_aluSrc2),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_aluOp
      (exeStage_io_fromID_bits_rdecodeBundle_aluOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_mulOp
      (exeStage_io_fromID_bits_rdecodeBundle_mulOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_divOp
      (exeStage_io_fromID_bits_rdecodeBundle_divOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_bruOp
      (exeStage_io_fromID_bits_rdecodeBundle_bruOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_csrOp
      (exeStage_io_fromID_bits_rdecodeBundle_csrOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_amoOp
      (exeStage_io_fromID_bits_rdecodeBundle_amoOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_fuType
      (exeStage_io_fromID_bits_rdecodeBundle_fuType),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_memWrite
      (exeStage_io_fromID_bits_rdecodeBundle_memWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_memRead
      (exeStage_io_fromID_bits_rdecodeBundle_memRead),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_memSignExt
      (exeStage_io_fromID_bits_rdecodeBundle_memSignExt),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_csrWrite
      (exeStage_io_fromID_bits_rdecodeBundle_csrWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_regWrite
      (exeStage_io_fromID_bits_rdecodeBundle_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_decodeBundle_fencei
      (exeStage_io_fromID_bits_rdecodeBundle_fencei),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_pc                         (exeStage_io_fromID_bits_rpc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_imm                        (exeStage_io_fromID_bits_rimm),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_rs1Data                    (exeStage_io_fromID_bits_rrs1Data),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_rs2Data                    (exeStage_io_fromID_bits_rrs2Data),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_csrData                    (exeStage_io_fromID_bits_rcsrData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_funct12                    (exeStage_io_fromID_bits_rfunct12),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_rd                         (exeStage_io_fromID_bits_rrd),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_rs1                        (exeStage_io_fromID_bits_rrs1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_nop                        (exeStage_io_fromID_bits_rnop),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_mret                       (exeStage_io_fromID_bits_rmret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_branchPred                 (exeStage_io_fromID_bits_rbranchPred),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_predTarget                 (exeStage_io_fromID_bits_rpredTarget),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_btbHitInfo                 (exeStage_io_fromID_bits_rbtbHitInfo),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_btbInfo_lru                (exeStage_io_fromID_bits_rbtbInfo_lru),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_btbInfo_bia_0              (exeStage_io_fromID_bits_rbtbInfo_bia_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_btbInfo_bia_1              (exeStage_io_fromID_bits_rbtbInfo_bia_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_btbInfo_tracker_0
      (exeStage_io_fromID_bits_rbtbInfo_tracker_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_btbInfo_tracker_1
      (exeStage_io_fromID_bits_rbtbInfo_tracker_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_btbInfo_bta_0              (exeStage_io_fromID_bits_rbtbInfo_bta_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_btbInfo_bta_1              (exeStage_io_fromID_bits_rbtbInfo_bta_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_0                 (exeStage_io_fromID_bits_rexcepVec_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_1                 (exeStage_io_fromID_bits_rexcepVec_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_2                 (exeStage_io_fromID_bits_rexcepVec_2),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_3                 (exeStage_io_fromID_bits_rexcepVec_3),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_4                 (exeStage_io_fromID_bits_rexcepVec_4),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_5                 (exeStage_io_fromID_bits_rexcepVec_5),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_6                 (exeStage_io_fromID_bits_rexcepVec_6),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_7                 (exeStage_io_fromID_bits_rexcepVec_7),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_8                 (exeStage_io_fromID_bits_rexcepVec_8),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_9                 (exeStage_io_fromID_bits_rexcepVec_9),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_10                (exeStage_io_fromID_bits_rexcepVec_10),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_11                (exeStage_io_fromID_bits_rexcepVec_11),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_12                (exeStage_io_fromID_bits_rexcepVec_12),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_13                (exeStage_io_fromID_bits_rexcepVec_13),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_14                (exeStage_io_fromID_bits_rexcepVec_14),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_excepVec_15                (exeStage_io_fromID_bits_rexcepVec_15),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_inst                       (exeStage_io_fromID_bits_rinst),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_ftrace_doFtrace
      (exeStage_io_fromID_bits_rftrace_doFtrace),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_ftrace_rd                  (exeStage_io_fromID_bits_rftrace_rd),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_ftrace_rs1                 (exeStage_io_fromID_bits_rftrace_rs1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromID_bits_isWFI                      (exeStage_io_fromID_bits_risWFI),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_toMEM_ready                            (_memStage_io_fromEXE_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .io_toMEM_valid                            (_exeStage_io_toMEM_valid),
    .io_toMEM_bits_pc                          (_exeStage_io_toMEM_bits_pc),
    .io_toMEM_bits_rd                          (_exeStage_io_toMEM_bits_rd),
    .io_toMEM_bits_nop                         (_exeStage_io_toMEM_bits_nop),
    .io_toMEM_bits_jumped                      (_exeStage_io_toMEM_bits_jumped),
    .io_toMEM_bits_inst                        (_exeStage_io_toMEM_bits_inst),
    .io_toMEM_bits_flushForIntr                (_exeStage_io_toMEM_bits_flushForIntr),
    .io_toMEM_bits_isWFI                       (_exeStage_io_toMEM_bits_isWFI),
    .io_toMEM_bits_mret                        (_exeStage_io_toMEM_bits_mret),
    .io_toMEM_bits_controlSignals_memRawMask
      (_exeStage_io_toMEM_bits_controlSignals_memRawMask),
    .io_toMEM_bits_controlSignals_signExt
      (_exeStage_io_toMEM_bits_controlSignals_signExt),
    .io_toMEM_bits_controlSignals_regWriteData
      (_exeStage_io_toMEM_bits_controlSignals_regWriteData),
    .io_toMEM_bits_controlSignals_memWriteData
      (_exeStage_io_toMEM_bits_controlSignals_memWriteData),
    .io_toMEM_bits_controlSignals_regWrite
      (_exeStage_io_toMEM_bits_controlSignals_regWrite),
    .io_toMEM_bits_controlSignals_memWrite
      (_exeStage_io_toMEM_bits_controlSignals_memWrite),
    .io_toMEM_bits_controlSignals_memRead
      (_exeStage_io_toMEM_bits_controlSignals_memRead),
    .io_toMEM_bits_controlSignals_fuTypeAMO
      (_exeStage_io_toMEM_bits_controlSignals_fuTypeAMO),
    .io_toMEM_bits_controlSignals_amoOp
      (_exeStage_io_toMEM_bits_controlSignals_amoOp),
    .io_toMEM_bits_excepVec_0                  (_exeStage_io_toMEM_bits_excepVec_0),
    .io_toMEM_bits_excepVec_1                  (_exeStage_io_toMEM_bits_excepVec_1),
    .io_toMEM_bits_excepVec_2                  (_exeStage_io_toMEM_bits_excepVec_2),
    .io_toMEM_bits_excepVec_3                  (_exeStage_io_toMEM_bits_excepVec_3),
    .io_toMEM_bits_excepVec_5                  (_exeStage_io_toMEM_bits_excepVec_5),
    .io_toMEM_bits_excepVec_7                  (_exeStage_io_toMEM_bits_excepVec_7),
    .io_toMEM_bits_excepVec_8                  (_exeStage_io_toMEM_bits_excepVec_8),
    .io_toMEM_bits_excepVec_9                  (_exeStage_io_toMEM_bits_excepVec_9),
    .io_toMEM_bits_excepVec_10                 (_exeStage_io_toMEM_bits_excepVec_10),
    .io_toMEM_bits_excepVec_11                 (_exeStage_io_toMEM_bits_excepVec_11),
    .io_toMEM_bits_excepVec_12                 (_exeStage_io_toMEM_bits_excepVec_12),
    .io_toMEM_bits_excepVec_13                 (_exeStage_io_toMEM_bits_excepVec_13),
    .io_toMEM_bits_excepVec_14                 (_exeStage_io_toMEM_bits_excepVec_14),
    .io_toMEM_bits_excepVec_15                 (_exeStage_io_toMEM_bits_excepVec_15),
    .io_bypass_valid                           (_exeStage_io_bypass_valid),
    .io_bypass_regWrite                        (_exeStage_io_bypass_regWrite),
    .io_bypass_waddr                           (_exeStage_io_bypass_waddr),
    .io_regWdata                               (_exeStage_io_regWdata),
    .io_jumpBus_ready                          (_ifStage_io_jumpBus_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
    .io_jumpBus_valid                          (_exeStage_io_jumpBus_valid),
    .io_jumpBus_bits_jumpTarget                (_exeStage_io_jumpBus_bits_jumpTarget),
    .io_btbUpdateInfo_valid                    (_exeStage_io_btbUpdateInfo_valid),
    .io_btbUpdateInfo_bits_pc                  (_exeStage_io_btbUpdateInfo_bits_pc),
    .io_btbUpdateInfo_bits_actualTaken
      (_exeStage_io_btbUpdateInfo_bits_actualTaken),
    .io_btbUpdateInfo_bits_actualTarget
      (_exeStage_io_btbUpdateInfo_bits_actualTarget),
    .io_btbUpdateInfo_bits_btbHitInfo
      (_exeStage_io_btbUpdateInfo_bits_btbHitInfo),
    .io_btbUpdateInfo_bits_btbInfo_lru
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_lru),
    .io_btbUpdateInfo_bits_btbInfo_bia_0
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_bia_0),
    .io_btbUpdateInfo_bits_btbInfo_bia_1
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_bia_1),
    .io_btbUpdateInfo_bits_btbInfo_tracker_0
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_tracker_0),
    .io_btbUpdateInfo_bits_btbInfo_tracker_1
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_tracker_1),
    .io_btbUpdateInfo_bits_btbInfo_bta_0
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_bta_0),
    .io_btbUpdateInfo_bits_btbInfo_bta_1
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_bta_1),
    .io_csrWritePort_wen                       (_exeStage_io_csrWritePort_wen),
    .io_csrWritePort_waddr                     (_exeStage_io_csrWritePort_waddr),
    .io_csrWritePort_wdata                     (_exeStage_io_csrWritePort_wdata),
    .io_flush                                  (_exeStage_io_flush),
    .io_interCMD_ready                         (_csrRegs_io_intrCmd_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
    .io_interCMD_valid                         (_exeStage_io_interCMD_valid),
    .io_interCMD_bits_pc                       (_exeStage_io_interCMD_bits_pc),
    .io_flushFromMEM                           (_memStage_io_flush2EXE)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  MEM memStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .clock                                       (clock),
    .reset                                       (reset),
    .io_fromEXE_ready                            (_memStage_io_fromEXE_ready),
    .io_fromEXE_valid                            (_exeStage_io_toMEM_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_fromEXE_bits_pc                          (memStage_io_fromEXE_bits_rpc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_rd                          (memStage_io_fromEXE_bits_rrd),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_nop                         (memStage_io_fromEXE_bits_rnop),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_jumped                      (memStage_io_fromEXE_bits_rjumped),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_inst                        (memStage_io_fromEXE_bits_rinst),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_flushForIntr
      (memStage_io_fromEXE_bits_rflushForIntr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_isWFI                       (memStage_io_fromEXE_bits_risWFI),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_mret                        (memStage_io_fromEXE_bits_rmret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_memRawMask
      (memStage_io_fromEXE_bits_rcontrolSignals_memRawMask),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_signExt
      (memStage_io_fromEXE_bits_rcontrolSignals_signExt),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_regWriteData
      (memStage_io_fromEXE_bits_rcontrolSignals_regWriteData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_memWriteData
      (memStage_io_fromEXE_bits_rcontrolSignals_memWriteData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_regWrite
      (memStage_io_fromEXE_bits_rcontrolSignals_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_memWrite
      (memStage_io_fromEXE_bits_rcontrolSignals_memWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_memRead
      (memStage_io_fromEXE_bits_rcontrolSignals_memRead),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_fuTypeAMO
      (memStage_io_fromEXE_bits_rcontrolSignals_fuTypeAMO),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_controlSignals_amoOp
      (memStage_io_fromEXE_bits_rcontrolSignals_amoOp),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_0                  (memStage_io_fromEXE_bits_rexcepVec_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_1                  (memStage_io_fromEXE_bits_rexcepVec_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_2                  (memStage_io_fromEXE_bits_rexcepVec_2),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_3                  (memStage_io_fromEXE_bits_rexcepVec_3),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_5                  (memStage_io_fromEXE_bits_rexcepVec_5),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_7                  (memStage_io_fromEXE_bits_rexcepVec_7),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_8                  (memStage_io_fromEXE_bits_rexcepVec_8),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_9                  (memStage_io_fromEXE_bits_rexcepVec_9),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_10                 (memStage_io_fromEXE_bits_rexcepVec_10),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_11                 (memStage_io_fromEXE_bits_rexcepVec_11),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_12                 (memStage_io_fromEXE_bits_rexcepVec_12),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_13                 (memStage_io_fromEXE_bits_rexcepVec_13),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_14                 (memStage_io_fromEXE_bits_rexcepVec_14),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromEXE_bits_excepVec_15                 (memStage_io_fromEXE_bits_rexcepVec_15),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_toWB_valid                               (_memStage_io_toWB_valid),
    .io_toWB_bits_pc                             (_memStage_io_toWB_bits_pc),
    .io_toWB_bits_rd                             (_memStage_io_toWB_bits_rd),
    .io_toWB_bits_regWrite                       (_memStage_io_toWB_bits_regWrite),
    .io_toWB_bits_regWriteData                   (_memStage_io_toWB_bits_regWriteData),
    .io_toWB_bits_nop                            (_memStage_io_toWB_bits_nop),
    .io_toWB_bits_mret                           (_memStage_io_toWB_bits_mret),
    .io_toWB_bits_excepVec_0                     (_memStage_io_toWB_bits_excepVec_0),
    .io_toWB_bits_excepVec_1                     (_memStage_io_toWB_bits_excepVec_1),
    .io_toWB_bits_excepVec_2                     (_memStage_io_toWB_bits_excepVec_2),
    .io_toWB_bits_excepVec_3                     (_memStage_io_toWB_bits_excepVec_3),
    .io_toWB_bits_excepVec_4                     (_memStage_io_toWB_bits_excepVec_4),
    .io_toWB_bits_excepVec_5                     (_memStage_io_toWB_bits_excepVec_5),
    .io_toWB_bits_excepVec_6                     (_memStage_io_toWB_bits_excepVec_6),
    .io_toWB_bits_excepVec_7                     (_memStage_io_toWB_bits_excepVec_7),
    .io_toWB_bits_excepVec_8                     (_memStage_io_toWB_bits_excepVec_8),
    .io_toWB_bits_excepVec_9                     (_memStage_io_toWB_bits_excepVec_9),
    .io_toWB_bits_excepVec_10                    (_memStage_io_toWB_bits_excepVec_10),
    .io_toWB_bits_excepVec_11                    (_memStage_io_toWB_bits_excepVec_11),
    .io_toWB_bits_excepVec_12                    (_memStage_io_toWB_bits_excepVec_12),
    .io_toWB_bits_excepVec_13                    (_memStage_io_toWB_bits_excepVec_13),
    .io_toWB_bits_excepVec_14                    (_memStage_io_toWB_bits_excepVec_14),
    .io_toWB_bits_excepVec_15                    (_memStage_io_toWB_bits_excepVec_15),
    .io_toWB_bits_jumped                         (_memStage_io_toWB_bits_jumped),
    .io_toWB_bits_inst                           (_memStage_io_toWB_bits_inst),
    .io_toWB_bits_flushForIntr                   (_memStage_io_toWB_bits_flushForIntr),
    .io_req_ready                                (io_dbus_req_ready),
    .io_req_valid                                (io_dbus_req_valid),
    .io_req_bits_wr                              (io_dbus_req_bits_wr),
    .io_req_bits_size                            (io_dbus_req_bits_size),
    .io_req_bits_addr                            (io_dbus_req_bits_addr),
    .io_req_bits_wdata                           (io_dbus_req_bits_wdata),
    .io_req_bits_wstrb                           (io_dbus_req_bits_wstrb),
    .io_rResp_ready                              (io_dbus_rResp_ready),
    .io_rResp_valid                              (io_dbus_rResp_valid),
    .io_rResp_bits_rdata                         (io_dbus_rResp_bits_rdata),
    .io_wResp_ready                              (io_dbus_wResp_ready),
    .io_wResp_valid                              (io_dbus_wResp_valid),
    .io_bypass_valid                             (_memStage_io_bypass_valid),
    .io_bypass_regWrite                          (_memStage_io_bypass_regWrite),
    .io_bypass_waddr                             (_memStage_io_bypass_waddr),
    .io_regWdata                                 (_memStage_io_regWdata),
    .io_flush2EXE                                (_memStage_io_flush2EXE),
    .setMtval_val__bore                          (_memStage_setMtval_val__bore),
    .setMtval__bore                              (_memStage_setMtval__bore)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
  WB wbStage (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .clock                        (clock),
    .reset                        (reset),
    .io_fromMEM_valid             (_memStage_io_toWB_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .io_fromMEM_bits_pc           (wbStage_io_fromMEM_bits_rpc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_rd           (wbStage_io_fromMEM_bits_rrd),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_regWrite     (wbStage_io_fromMEM_bits_rregWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_regWriteData (wbStage_io_fromMEM_bits_rregWriteData),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_nop          (wbStage_io_fromMEM_bits_rnop),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_mret         (wbStage_io_fromMEM_bits_rmret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_0   (wbStage_io_fromMEM_bits_rexcepVec_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_1   (wbStage_io_fromMEM_bits_rexcepVec_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_2   (wbStage_io_fromMEM_bits_rexcepVec_2),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_3   (wbStage_io_fromMEM_bits_rexcepVec_3),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_4   (wbStage_io_fromMEM_bits_rexcepVec_4),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_5   (wbStage_io_fromMEM_bits_rexcepVec_5),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_6   (wbStage_io_fromMEM_bits_rexcepVec_6),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_7   (wbStage_io_fromMEM_bits_rexcepVec_7),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_8   (wbStage_io_fromMEM_bits_rexcepVec_8),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_9   (wbStage_io_fromMEM_bits_rexcepVec_9),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_10  (wbStage_io_fromMEM_bits_rexcepVec_10),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_11  (wbStage_io_fromMEM_bits_rexcepVec_11),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_12  (wbStage_io_fromMEM_bits_rexcepVec_12),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_13  (wbStage_io_fromMEM_bits_rexcepVec_13),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_14  (wbStage_io_fromMEM_bits_rexcepVec_14),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_excepVec_15  (wbStage_io_fromMEM_bits_rexcepVec_15),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_jumped       (wbStage_io_fromMEM_bits_rjumped),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_inst         (wbStage_io_fromMEM_bits_rinst),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_fromMEM_bits_flushForIntr (wbStage_io_fromMEM_bits_rflushForIntr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:145:28]
    .io_writePort_wen             (_wbStage_io_writePort_wen),
    .io_writePort_waddr           (_wbStage_io_writePort_waddr),
    .io_writePort_wdata           (_wbStage_io_writePort_wdata),
    .io_csrCmd_excepVec_0         (_wbStage_io_csrCmd_excepVec_0),
    .io_csrCmd_excepVec_1         (_wbStage_io_csrCmd_excepVec_1),
    .io_csrCmd_excepVec_2         (_wbStage_io_csrCmd_excepVec_2),
    .io_csrCmd_excepVec_3         (_wbStage_io_csrCmd_excepVec_3),
    .io_csrCmd_excepVec_4         (_wbStage_io_csrCmd_excepVec_4),
    .io_csrCmd_excepVec_5         (_wbStage_io_csrCmd_excepVec_5),
    .io_csrCmd_excepVec_6         (_wbStage_io_csrCmd_excepVec_6),
    .io_csrCmd_excepVec_7         (_wbStage_io_csrCmd_excepVec_7),
    .io_csrCmd_excepVec_8         (_wbStage_io_csrCmd_excepVec_8),
    .io_csrCmd_excepVec_9         (_wbStage_io_csrCmd_excepVec_9),
    .io_csrCmd_excepVec_10        (_wbStage_io_csrCmd_excepVec_10),
    .io_csrCmd_excepVec_11        (_wbStage_io_csrCmd_excepVec_11),
    .io_csrCmd_excepVec_12        (_wbStage_io_csrCmd_excepVec_12),
    .io_csrCmd_excepVec_13        (_wbStage_io_csrCmd_excepVec_13),
    .io_csrCmd_excepVec_14        (_wbStage_io_csrCmd_excepVec_14),
    .io_csrCmd_excepVec_15        (_wbStage_io_csrCmd_excepVec_15),
    .io_csrCmd_mret               (_wbStage_io_csrCmd_mret),
    .io_csrCmd_pc                 (_wbStage_io_csrCmd_pc),
    .io_bypass_regWrite           (_wbStage_io_bypass_regWrite),
    .io_bypass_waddr              (_wbStage_io_bypass_waddr),
    .io_regWdata                  (_wbStage_io_regWdata),
    .io_debug_done                (io_debug_done),
    .io_debug_pc_done             (io_debug_pc_done),
    .io_diff_jumped               (io_diff_jumped),
    .io_trace_inst                (io_trace_inst)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  ICache icache (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:61:22]
    .clock                  (clock),
    .reset                  (reset),
    .io_arFromIF_ready      (_icache_io_arFromIF_ready),
    .io_arFromIF_valid      (_ifStage_io_arvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
    .io_arFromIF_bits_addr  (_ifStage_io_araddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
    .io_rToIF_ready         (_ifStage_io_rready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
    .io_rToIF_valid         (_icache_io_rToIF_valid),
    .io_rToIF_bits_rdata    (_icache_io_rToIF_bits_rdata),
    .io_arToMem_ready       (io_ibus_req_ready),
    .io_arToMem_valid       (io_ibus_req_valid),
    .io_arToMem_bits_addr   (io_ibus_req_bits_addr),
    .io_arToMem_bits_len    (io_ibus_req_bits_len),
    .io_rFromMem_ready      (io_ibus_resp_ready),
    .io_rFromMem_valid      (io_ibus_resp_valid),
    .io_rFromMem_bits_rdata (io_ibus_resp_bits_rdata),
    .io_fencei              (_idStage_io_fencei)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:61:22]
  RegFiles regFiles (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:81:24]
    .clock              (clock),
    .io_readPort1_raddr (_idStage_io_readPort1_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
    .io_readPort1_rdata (_regFiles_io_readPort1_rdata),
    .io_readPort2_raddr (_idStage_io_readPort2_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
    .io_readPort2_rdata (_regFiles_io_readPort2_rdata),
    .io_writePort_wen   (_wbStage_io_writePort_wen),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_writePort_waddr (_wbStage_io_writePort_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_writePort_wdata (_wbStage_io_writePort_wdata)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:81:24]
  CSRRegFile csrRegs (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_readPort_raddr          (_idStage_io_csrReadPort_raddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
    .io_readPort_rdata          (_csrRegs_io_readPort_rdata),
    .io_writePort_wen           (_exeStage_io_csrWritePort_wen),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_writePort_waddr         (_exeStage_io_csrWritePort_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_writePort_wdata         (_exeStage_io_csrWritePort_wdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_excepCmd_excepVec_0     (_wbStage_io_csrCmd_excepVec_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_1     (_wbStage_io_csrCmd_excepVec_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_2     (_wbStage_io_csrCmd_excepVec_2),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_3     (_wbStage_io_csrCmd_excepVec_3),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_4     (_wbStage_io_csrCmd_excepVec_4),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_5     (_wbStage_io_csrCmd_excepVec_5),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_6     (_wbStage_io_csrCmd_excepVec_6),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_7     (_wbStage_io_csrCmd_excepVec_7),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_8     (_wbStage_io_csrCmd_excepVec_8),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_9     (_wbStage_io_csrCmd_excepVec_9),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_10    (_wbStage_io_csrCmd_excepVec_10),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_11    (_wbStage_io_csrCmd_excepVec_11),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_12    (_wbStage_io_csrCmd_excepVec_12),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_13    (_wbStage_io_csrCmd_excepVec_13),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_14    (_wbStage_io_csrCmd_excepVec_14),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_excepVec_15    (_wbStage_io_csrCmd_excepVec_15),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_mret           (_wbStage_io_csrCmd_mret),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_excepCmd_pc             (_wbStage_io_csrCmd_pc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_intrCmd_ready           (_csrRegs_io_intrCmd_ready),
    .io_intrCmd_valid           (_exeStage_io_interCMD_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_intrCmd_bits_pc         (_exeStage_io_interCMD_bits_pc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_redirectCmd_ready       (_ifStage_io_excepCMD_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
    .io_redirectCmd_valid       (_csrRegs_io_redirectCmd_valid),
    .io_redirectCmd_bits_target (_csrRegs_io_redirectCmd_bits_target),
    .io_interrupt_eip           (io_interrupt_eip),
    .io_interrupt_tip           (io_interrupt_tip),
    .io_interrupt_sip           (io_interrupt_sip),
    .setMtval_val__bore         (_memStage_setMtval_val__bore),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .setMtval__bore             (_memStage_setMtval__bore),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .privilege__bore            (_csrRegs_privilege__bore)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:84:23]
  BPU bpu (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_branchPredReq_pc                     (_ifStage_io_branchPredReq_pc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:55:23]
    .io_branchPredReq_branchPred             (_bpu_io_branchPredReq_branchPred),
    .io_branchPredReq_branchPredTarget       (_bpu_io_branchPredReq_branchPredTarget),
    .io_branchPredReq_btbInfo_lru            (_bpu_io_branchPredReq_btbInfo_lru),
    .io_branchPredReq_btbInfo_bia_0          (_bpu_io_branchPredReq_btbInfo_bia_0),
    .io_branchPredReq_btbInfo_bia_1          (_bpu_io_branchPredReq_btbInfo_bia_1),
    .io_branchPredReq_btbInfo_tracker_0      (_bpu_io_branchPredReq_btbInfo_tracker_0),
    .io_branchPredReq_btbInfo_tracker_1      (_bpu_io_branchPredReq_btbInfo_tracker_1),
    .io_branchPredReq_btbInfo_bta_0          (_bpu_io_branchPredReq_btbInfo_bta_0),
    .io_branchPredReq_btbInfo_bta_1          (_bpu_io_branchPredReq_btbInfo_bta_1),
    .io_branchPredReq_btbHitInfo             (_bpu_io_branchPredReq_btbHitInfo),
    .io_btbUpdateInfo_valid                  (_exeStage_io_btbUpdateInfo_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_pc                (_exeStage_io_btbUpdateInfo_bits_pc),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_actualTaken
      (_exeStage_io_btbUpdateInfo_bits_actualTaken),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_actualTarget
      (_exeStage_io_btbUpdateInfo_bits_actualTarget),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_btbHitInfo        (_exeStage_io_btbUpdateInfo_bits_btbHitInfo),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_btbInfo_lru
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_lru),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_btbInfo_bia_0
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_bia_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_btbInfo_bia_1
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_bia_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_btbInfo_tracker_0
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_tracker_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_btbInfo_tracker_1
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_tracker_1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_btbInfo_bta_0
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_bta_0),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_btbUpdateInfo_bits_btbInfo_bta_1
      (_exeStage_io_btbUpdateInfo_bits_btbInfo_bta_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:97:21]
  BypassNetwork bypassNetwork (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:102:29]
    .io_fromEXE_valid          (_exeStage_io_bypass_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_fromEXE_regWrite       (_exeStage_io_bypass_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_fromEXE_waddr          (_exeStage_io_bypass_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:57:24]
    .io_fromMEM_valid          (_memStage_io_bypass_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .io_fromMEM_regWrite       (_memStage_io_bypass_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .io_fromMEM_waddr          (_memStage_io_bypass_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:58:24]
    .io_fromWB_regWrite        (_wbStage_io_bypass_regWrite),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_fromWB_waddr           (_wbStage_io_bypass_waddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:59:23]
    .io_toID_rs1               (_idStage_io_bypassPort_rs1),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
    .io_toID_rs2               (_idStage_io_bypassPort_rs2),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:56:23]
    .io_toID_newestDataGetable (_bypassNetwork_io_toID_newestDataGetable),
    .io_toID_bypassTypeA       (_bypassNetwork_io_toID_bypassTypeA),
    .io_toID_bypassTypeB       (_bypassNetwork_io_toID_bypassTypeB)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/Core.scala:102:29]
endmodule

module Queue1_UInt32(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [31:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        io_deq_valid_0 = io_enq_valid | full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}]
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}]
      ram <= io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
        full = _RANDOM[1'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = io_deq_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}]
  assign io_deq_bits = full ? ram : io_enq_bits;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19]
endmodule

module Queue1_B(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input  clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
         reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output io_deq_valid	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire io_deq_valid_0 = io_enq_valid | full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}]
  wire do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = io_deq_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}]
endmodule

module Arbiter(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  output        io_ibus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_ibus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input  [31:0] io_ibus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input  [3:0]  io_ibus_req_bits_len,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_ibus_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_ibus_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [31:0] io_ibus_resp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_dbus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_dbus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
                io_dbus_req_bits_wr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input  [1:0]  io_dbus_req_bits_size,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input  [31:0] io_dbus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
                io_dbus_req_bits_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input  [3:0]  io_dbus_req_bits_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_dbus_rResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_dbus_rResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [31:0] io_dbus_rResp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_dbus_wResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_dbus_wResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_out_awready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_out_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [31:0] io_out_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [2:0]  io_out_awsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_out_wready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_out_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [31:0] io_out_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [3:0]  io_out_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_out_bready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_out_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
                io_out_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_out_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [31:0] io_out_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [3:0]  io_out_arid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [7:0]  io_out_arlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output [2:0]  io_out_arsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  output        io_out_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_out_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input  [31:0] io_out_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input         io_out_rlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
  input  [3:0]  io_out_rid	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
);

  wire [31:0] io_out_araddr_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:169:29]
  wire        io_out_awvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:152:63]
  wire        io_out_wvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:151:62]
  wire        _rChannelDBusQueue_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _rChannelIBusQueue_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg  [31:0] awReqBusy_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:37:26]
  wire        _GEN = io_out_awready & io_out_awvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:152:63, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         reqBusy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:44:24]
  wire        _io_out_rready_T = io_out_rid == 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:56:44]
  wire        io_out_rready_0 =
    _io_out_rready_T
      ? _rChannelIBusQueue_deq_q_io_enq_ready
      : _rChannelDBusQueue_deq_q_io_enq_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:56:44, :76:26, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg         reqLock;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:105:26]
  reg         selDBus;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:106:24]
  reg  [1:0]  writeState;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:123:27]
  wire        _GEN_0 = writeState == 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27, :125:22]
  wire        _GEN_1 = io_out_wready & io_out_wvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:151:62, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_2 = _GEN & _GEN_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:127:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_3 = writeState == 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27, :125:22]
  wire        _GEN_4 = writeState == 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27, :125:22]
  wire        _io_out_awvalid_T = io_dbus_req_valid & io_dbus_req_bits_wr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:151:39]
  assign io_out_wvalid_0 = _io_out_awvalid_T & writeState != 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27, :151:{39,62,76}]
  assign io_out_awvalid_0 = _io_out_awvalid_T & writeState != 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27, :151:39, :152:{63,77}]
  wire        _io_out_arvalid_T_5 = io_out_araddr_0 != awReqBusy_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:37:26, :166:94, :169:29]
  wire        io_out_arvalid_0 =
    ~reqBusy & (io_dbus_req_valid & ~io_dbus_req_bits_wr | io_ibus_req_valid)
    & _io_out_arvalid_T_5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:44:24, :162:{43,117}, :166:94, :168:{31,54,79,101}]
  assign io_out_araddr_0 =
    (reqLock ? selDBus : io_dbus_req_valid & ~io_dbus_req_bits_wr)
      ? io_dbus_req_bits_addr
      : io_ibus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:105:26, :106:24, :162:117, :169:29, :171:8, :172:8, :173:25]
  wire        _GEN_5 = io_out_arvalid_0 & ~io_out_arready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:107:{24,27}, :168:{31,101}]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      awReqBusy_addr <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:37:26]
      reqBusy <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:44:24]
      reqLock <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:105:26]
      selDBus <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:106:24]
      writeState <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        awReqBusy_addr <= io_dbus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:37:26]
      else if (io_out_bvalid)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:24:14]
        awReqBusy_addr <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:37:26]
      reqBusy <=
        io_out_arready & io_out_arvalid_0
        | ~(io_out_rready_0 & io_out_rvalid & io_out_rlast) & reqBusy;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:44:24, :45:24, :46:13, :47:{28,50}, :48:13, :76:26, :168:{31,101}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      reqLock <= _GEN_5 | ~io_out_arready & reqLock;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:105:26, :107:{24,45}, :108:13]
      if (~_GEN_5 | reqLock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:105:26, :106:24, :107:{24,45}, :109:13]
      end
      else	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:106:24, :107:45, :109:13]
        selDBus <= io_dbus_req_valid & ~io_dbus_req_bits_wr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:106:24, :109:{56,59}]
      if (_GEN_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:125:22]
        if (_GEN_2)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:127:27]
          writeState <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27]
        else if (_GEN & ~_GEN_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:130:{33,36}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
          writeState <= 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27]
        else if (~_GEN & _GEN_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:132:{18,34}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
          writeState <= 2'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27]
      end
      else if (_GEN_3 ? _GEN_1 : _GEN_4 & _GEN)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:123:27, :125:22, :137:27, :139:20, :143:28, :145:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        writeState <= 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
        awReqBusy_addr = _RANDOM[2'h0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :37:26]
        reqBusy = _RANDOM[2'h1][29];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :44:24]
        reqLock = _RANDOM[2'h1][30];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :44:24, :105:26]
        selDBus = _RANDOM[2'h1][31];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :44:24, :106:24]
        writeState = _RANDOM[2'h2][1:0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :123:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_UInt32 rChannelIBusQueue_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rChannelIBusQueue_deq_q_io_enq_ready),
    .io_enq_valid (_io_out_rready_T & io_out_rvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:56:{44,52}]
    .io_enq_bits  (io_out_rdata),
    .io_deq_ready (io_ibus_resp_ready),
    .io_deq_valid (io_ibus_resp_valid),
    .io_deq_bits  (io_ibus_resp_bits_rdata)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_UInt32 rChannelDBusQueue_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rChannelDBusQueue_deq_q_io_enq_ready),
    .io_enq_valid (io_out_rid == 4'h1 & io_out_rvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:64:{44,52}]
    .io_enq_bits  (io_out_rdata),
    .io_deq_ready (io_dbus_rResp_ready),
    .io_deq_valid (io_dbus_rResp_valid),
    .io_deq_bits  (io_dbus_rResp_bits_rdata)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_B bChannelQueue_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_out_bready),
    .io_enq_valid (io_out_bvalid),
    .io_deq_ready (io_dbus_wResp_ready),
    .io_deq_valid (io_dbus_wResp_valid)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign io_ibus_req_ready =
    io_out_arready & ~reqBusy
    & (reqLock & ~selDBus | ~reqLock & ~(io_dbus_req_valid & ~io_dbus_req_bits_wr));	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :44:24, :105:26, :106:24, :162:{40,43,52,65,68,78,82,91,94,114,117}]
  assign io_dbus_req_ready =
    io_dbus_req_bits_wr
      ? (_GEN_0 ? _GEN_2 : _GEN_3 ? _GEN_1 : _GEN_4 & _GEN)
      : io_out_arready & ~reqBusy
        & (reqLock & selDBus | ~reqLock & _io_out_arvalid_T_5);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :44:24, :105:26, :106:24, :124:31, :125:22, :127:{27,45}, :137:27, :143:28, :162:{43,82}, :163:27, :166:{21,33,46,58,71,94}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_out_awvalid = io_out_awvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :152:63]
  assign io_out_awaddr = io_dbus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  assign io_out_awsize = {1'h0, io_dbus_req_bits_size};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :160:23]
  assign io_out_wvalid = io_out_wvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :151:62]
  assign io_out_wdata = io_dbus_req_bits_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  assign io_out_wstrb = io_dbus_req_bits_wstrb;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7]
  assign io_out_arvalid = io_out_arvalid_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :168:{31,101}]
  assign io_out_araddr = io_out_araddr_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :169:29]
  assign io_out_arid =
    {3'h0, reqLock ? selDBus : io_dbus_req_valid & ~io_dbus_req_bits_wr};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :64:44, :105:26, :106:24, :162:117, :178:{21,27}, :181:27]
  assign io_out_arlen =
    {4'h0,
     (reqLock ? selDBus : io_dbus_req_valid & ~io_dbus_req_bits_wr)
       ? 4'h0
       : io_ibus_req_bits_len};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :105:26, :106:24, :162:117, :184:{22,28}, :186:8, :187:{8,27}]
  assign io_out_arsize =
    {1'h0,
     (reqLock ? selDBus : io_dbus_req_valid & ~io_dbus_req_bits_wr)
       ? io_dbus_req_bits_size
       : 2'h2};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :105:26, :106:24, :162:117, :193:{23,29}, :195:8, :196:{8,27}]
  assign io_out_rready = io_out_rready_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/Arbiter.scala:22:7, :76:26]
endmodule

module CLINT(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
                io_bus_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  input  [31:0] io_bus_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  input         io_bus_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  input  [31:0] io_bus_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  output        io_bus_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  input         io_bus_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  input  [31:0] io_bus_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  output        io_bus_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  output [31:0] io_bus_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
  output        io_msip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
                io_mtip	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:13:14]
);

  reg  [31:0] msip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:21]
  reg  [63:0] mtimecmp;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:25]
  reg  [63:0] mtime;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:20:22]
  reg  [31:0] rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:42:22]
  reg         io_bus_rvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:78:28]
  reg         io_bus_bvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:79:28]
  reg         io_msip_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:88:21]
  reg         io_mtip_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:89:21]
  wire [63:0] _mtime_T = mtime + 64'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:20:22, :34:18]
  wire        _GEN = io_bus_awvalid & io_bus_wvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:57:23]
  wire        _GEN_0 = io_bus_awaddr[15:0] == 16'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:45:16, :55:34, :58:19]
  wire        _GEN_1 = io_bus_awaddr[15:0] == 16'h4000;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:55:34, :58:19]
  wire        _GEN_2 = io_bus_awaddr[15:0] == 16'h4004;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:55:34, :58:19]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      msip <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:21]
      mtimecmp <= 64'hFFFFFFFFFFFFFFFF;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:25]
      mtime <= 64'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:20:22]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      if (_GEN & _GEN_0)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:21, :57:{23,41}, :58:19, :60:14]
        msip <= io_bus_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:21]
      if (~_GEN | _GEN_0) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:25, :57:{23,41}, :58:19]
      end
      else if (_GEN_1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:58:19]
        mtimecmp <= {mtimecmp[63:32], io_bus_wdata};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:25, :47:41, :63:24]
      else if (_GEN_2)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:58:19]
        mtimecmp <= {io_bus_wdata, mtimecmp[31:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:25, :46:41, :66:24]
      mtime <=
        ~_GEN | _GEN_0 | _GEN_1 | _GEN_2
          ? _mtime_T
          : io_bus_awaddr[15:0] == 16'hBFF8
              ? {mtime[63:32], io_bus_wdata}
              : io_bus_awaddr[15:0] == 16'hBFFC
                  ? {io_bus_wdata, mtime[31:0]}
                  : _mtime_T;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:25, :20:22, :34:{9,18}, :48:38, :49:38, :55:34, :57:{23,41}, :58:19, :69:{15,21}, :72:{15,21}]
    end
    rdata <=
      (io_bus_araddr[15:0] == 16'h0 ? msip : 32'h0)
      | (io_bus_araddr[15:0] == 16'h4000 ? mtimecmp[31:0] : 32'h0)
      | (io_bus_araddr[15:0] == 16'h4004 ? mtimecmp[63:32] : 32'h0)
      | (io_bus_araddr[15:0] == 16'hBFF8 ? mtime[31:0] : 32'h0)
      | (io_bus_araddr[15:0] == 16'hBFFC ? mtime[63:32] : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:21, :19:25, :20:22, :41:34, :42:22, :45:16, :46:{16,41}, :47:{16,41}, :48:{16,38}, :49:{16,38}, src/main/scala/chisel3/util/Mux.scala:30:73]
    io_bus_rvalid_REG <= io_bus_arvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:78:28]
    io_bus_bvalid_REG <= io_bus_awvalid & io_bus_wvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:79:{28,44}]
    io_msip_REG <= msip[0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:18:21, :88:{21,26}]
    io_mtip_REG <= mtimecmp < mtime;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:19:25, :20:22, :89:{21,31}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
        msip = _RANDOM[3'h0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :18:21]
        mtimecmp = {_RANDOM[3'h1], _RANDOM[3'h2]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :19:25]
        mtime = {_RANDOM[3'h3], _RANDOM[3'h4]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :20:22]
        rdata = _RANDOM[3'h5];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :42:22]
        io_bus_rvalid_REG = _RANDOM[3'h6][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :78:28]
        io_bus_bvalid_REG = _RANDOM[3'h6][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :78:28, :79:28]
        io_msip_REG = _RANDOM[3'h6][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :78:28, :88:21]
        io_mtip_REG = _RANDOM[3'h6][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :78:28, :89:21]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_bus_bvalid = io_bus_bvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :79:28]
  assign io_bus_rvalid = io_bus_rvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :78:28]
  assign io_bus_rdata = rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :42:22]
  assign io_msip = io_msip_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :88:21]
  assign io_mtip = io_mtip_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/CLINT.scala:11:7, :89:21]
endmodule

module PLIC(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
                io_bus_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  input  [31:0] io_bus_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  input         io_bus_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  input  [31:0] io_bus_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  input  [3:0]  io_bus_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  output        io_bus_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  input         io_bus_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  input  [31:0] io_bus_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  input         io_bus_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  output        io_bus_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  output [31:0] io_bus_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  input  [1:0]  io_intrVec,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
  output        io_meip	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14]
);

  reg  [31:0] arReg_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:21:22]
  reg  [31:0] priority_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:26:43]
  reg  [31:0] priority_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:26:43]
  reg         pending_0_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:33:46]
  reg         pending_0_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:33:46]
  reg  [31:0] enable_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:39:45]
  reg  [31:0] threshold;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:44:26]
  reg         inHandle_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:47:25]
  reg         inHandle_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:47:25]
  reg  [31:0] claimCompletion;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:53:32]
  wire [31:0] takenVec = {29'h0, pending_0_2, pending_0_1, 1'h0} & enable_0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:33:46, :39:45, :66:44, :67:29]
  reg  [31:0] io_bus_rdata_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:83:32]
  reg         io_bus_rvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:84:28]
  reg         io_bus_bvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:85:28]
  wire        _claimCompletionMap_T_2 =
    io_bus_rready & io_bus_rvalid_REG & arReg_addr == 32'h200004;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:21:22, :56:{25,39}, :84:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN = _claimCompletionMap_T_2 & claimCompletion[1:0] == 2'h1;	// @[<stdin>:6063:38, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:47:25, :53:32, :56:{25,51,79}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_0 = _claimCompletionMap_T_2 & claimCompletion[1:0] == 2'h2;	// @[<stdin>:6063:38, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:47:25, :53:32, :56:{25,51,79}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [31:0] _GEN_1 =
    {{8{io_bus_wstrb[3]}},
     {8{io_bus_wstrb[2]}},
     {8{io_bus_wstrb[1]}},
     {8{io_bus_wstrb[0]}}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:27:{27,30,46}]
  wire        _GEN_2 = io_bus_wvalid & io_bus_awaddr[25:0] == 26'h200004;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:19:35, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:37:{31,40}]
  wire [1:0]  _GEN_3 = {2{io_bus_wstrb[0]}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:27:{27,30}]
  wire [1:0]  _claimCompletion_T_69 =
    io_bus_wdata[1:0] & _GEN_3 | claimCompletion[1:0] & ~_GEN_3;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:11:14, :53:32, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:27:27, :34:{14,26,37,39}]
  always @(posedge clock) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
    arReg_addr <= io_bus_araddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:21:22]
    io_bus_rdata_REG <=
      (arReg_addr[25:0] == 26'h1000 ? {29'h0, pending_0_2, pending_0_1, 1'h0} : 32'h0)
      | (arReg_addr[25:0] == 26'h2000 ? enable_0 : 32'h0)
      | (arReg_addr[25:0] == 26'h8 ? priority_1 : 32'h0)
      | (arReg_addr[25:0] == 26'h200004 ? claimCompletion : 32'h0)
      | (arReg_addr[25:0] == 26'h4 ? priority_0 : 32'h0)
      | (arReg_addr[25:0] == 26'h200000 ? threshold : 32'h0);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:19:35, :21:22, :26:43, :33:46, :35:38, :39:45, :44:26, :53:32, :83:32, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/LookupTree.scala:22:34, src/main/scala/chisel3/util/Mux.scala:30:73]
    io_bus_rvalid_REG <= io_bus_arvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:84:28]
    io_bus_bvalid_REG <= io_bus_awvalid & io_bus_wvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:85:{28,44}]
    if (reset) begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
      priority_0 <= 32'h5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:26:43]
      priority_1 <= 32'h5;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:26:43]
      pending_0_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:33:46]
      pending_0_2 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:33:46]
      enable_0 <= 32'h2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:39:45]
      threshold <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:44:26]
      inHandle_1 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:47:25]
      inHandle_2 <= 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:47:25]
      claimCompletion <= 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:53:32]
    end
    else begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
      if (io_bus_wvalid & io_bus_awaddr[25:0] == 26'h4)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:19:35, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:37:{31,40}]
        priority_0 <= io_bus_wdata & _GEN_1 | priority_0 & ~_GEN_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:26:43, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:27:27, :34:{14,26,37,39}]
      if (io_bus_wvalid & io_bus_awaddr[25:0] == 26'h8)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:19:35, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:37:{31,40}]
        priority_1 <= io_bus_wdata & _GEN_1 | priority_1 & ~_GEN_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:26:43, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:27:27, :34:{14,26,37,39}]
      pending_0_1 <= ~inHandle_1 & (io_intrVec[0] | pending_0_1);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:33:46, :47:25, :60:14, :62:{17,44}, :63:{25,52}]
      pending_0_2 <= ~inHandle_2 & (io_intrVec[1] | pending_0_2);	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:33:46, :47:25, :60:14, :62:{17,44}, :63:{25,52}]
      if (io_bus_wvalid & io_bus_awaddr[25:0] == 26'h2000)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:19:35, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:37:{31,40}]
        enable_0 <= io_bus_wdata & _GEN_1 | enable_0 & ~_GEN_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:39:45, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:27:27, :34:{14,26,37,39}]
      if (io_bus_wvalid & io_bus_awaddr[25:0] == 26'h200000)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:19:35, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:37:{31,40}]
        threshold <= io_bus_wdata & _GEN_1 | threshold & ~_GEN_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:44:26, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:27:27, :34:{14,26,37,39}]
      inHandle_1 <=
        _GEN_2
          ? ~(_claimCompletion_T_69 == 2'h1 | _GEN) & inHandle_1
          : ~_GEN & inHandle_1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:47:25, :49:28, :56:{51,79}, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:34:26, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:37:{31,47}]
      inHandle_2 <=
        _GEN_2
          ? ~(_claimCompletion_T_69 == 2'h2 | _GEN_0) & inHandle_2
          : ~_GEN_0 & inHandle_2;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:47:25, :49:28, :56:{51,79}, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/BitUtils.scala:34:26, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:37:{31,47}]
      claimCompletion <=
        _GEN_2
          ? 32'h0
          : {27'h0,
             takenVec == 32'h0 | takenVec[0]
               ? 5'h0
               : takenVec[1]
                   ? 5'h1
                   : takenVec[2]
                       ? 5'h2
                       : takenVec[3]
                           ? 5'h3
                           : takenVec[4]
                               ? 5'h4
                               : takenVec[5]
                                   ? 5'h5
                                   : takenVec[6]
                                       ? 5'h6
                                       : takenVec[7]
                                           ? 5'h7
                                           : takenVec[8]
                                               ? 5'h8
                                               : takenVec[9]
                                                   ? 5'h9
                                                   : takenVec[10]
                                                       ? 5'hA
                                                       : takenVec[11]
                                                           ? 5'hB
                                                           : takenVec[12]
                                                               ? 5'hC
                                                               : takenVec[13]
                                                                   ? 5'hD
                                                                   : takenVec[14]
                                                                       ? 5'hE
                                                                       : takenVec[15]
                                                                           ? 5'hF
                                                                           : takenVec[16]
                                                                               ? 5'h10
                                                                               : takenVec[17]
                                                                                   ? 5'h11
                                                                                   : takenVec[18]
                                                                                       ? 5'h12
                                                                                       : takenVec[19]
                                                                                           ? 5'h13
                                                                                           : takenVec[20]
                                                                                               ? 5'h14
                                                                                               : takenVec[21]
                                                                                                   ? 5'h15
                                                                                                   : takenVec[22]
                                                                                                       ? 5'h16
                                                                                                       : takenVec[23]
                                                                                                           ? 5'h17
                                                                                                           : takenVec[24]
                                                                                                               ? 5'h18
                                                                                                               : takenVec[25]
                                                                                                                   ? 5'h19
                                                                                                                   : takenVec[26]
                                                                                                                       ? 5'h1A
                                                                                                                       : takenVec[27]
                                                                                                                           ? 5'h1B
                                                                                                                           : takenVec[28]
                                                                                                                               ? 5'h1C
                                                                                                                               : takenVec[29]
                                                                                                                                   ? 5'h1D
                                                                                                                                   : {4'hF,
                                                                                                                                      ~(takenVec[30])}};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:53:32, :67:29, :70:{19,25,35}, home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/utils/nutshellUtils/RegMap.scala:37:{31,47}, :38:11, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:12];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
    initial begin	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
        for (logic [3:0] i = 4'h0; i < 4'hD; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
        end	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
        arReg_addr = _RANDOM[4'h0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :21:22]
        priority_0 = {_RANDOM[4'h4][31], _RANDOM[4'h5][30:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :26:43]
        priority_1 = {_RANDOM[4'h5][31], _RANDOM[4'h6][30:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :26:43]
        pending_0_1 = _RANDOM[4'h7][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :33:46]
        pending_0_2 = _RANDOM[4'h7][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :33:46]
        enable_0 = {_RANDOM[4'h7][31], _RANDOM[4'h8][30:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :33:46, :39:45]
        threshold = {_RANDOM[4'h8][31], _RANDOM[4'h9][30:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :39:45, :44:26]
        inHandle_1 = _RANDOM[4'hA][0];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :47:25]
        inHandle_2 = _RANDOM[4'hA][1];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :47:25]
        claimCompletion = {_RANDOM[4'hA][31:2], _RANDOM[4'hB][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :47:25, :53:32]
        io_bus_rdata_REG = {_RANDOM[4'hB][31:2], _RANDOM[4'hC][1:0]};	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :53:32, :83:32]
        io_bus_rvalid_REG = _RANDOM[4'hC][2];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :83:32, :84:28]
        io_bus_bvalid_REG = _RANDOM[4'hC][3];	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :83:32, :85:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_bus_bvalid = io_bus_bvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :85:28]
  assign io_bus_rvalid = io_bus_rvalid_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :84:28]
  assign io_bus_rdata = io_bus_rdata_REG;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :83:32]
  assign io_meip = |claimCompletion;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/PLIC.scala:10:7, :53:32, :93:30]
endmodule

module XBar(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7]
  output        io_ibus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_ibus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input  [31:0] io_ibus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input  [3:0]  io_ibus_req_bits_len,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_ibus_resp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_ibus_resp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [31:0] io_ibus_resp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_dbus_req_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_dbus_req_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
                io_dbus_req_bits_wr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input  [1:0]  io_dbus_req_bits_size,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input  [31:0] io_dbus_req_bits_addr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
                io_dbus_req_bits_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input  [3:0]  io_dbus_req_bits_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_dbus_rResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_dbus_rResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [31:0] io_dbus_rResp_bits_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_dbus_wResp_ready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_dbus_wResp_valid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_toMem_awready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_toMem_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [31:0] io_toMem_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [2:0]  io_toMem_awsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_toMem_wready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_toMem_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [31:0] io_toMem_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [3:0]  io_toMem_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_toMem_bready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_toMem_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
                io_toMem_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_toMem_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [31:0] io_toMem_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [3:0]  io_toMem_arid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [7:0]  io_toMem_arlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output [2:0]  io_toMem_arsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_toMem_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_toMem_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input  [31:0] io_toMem_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input         io_toMem_rlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input  [3:0]  io_toMem_rid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  input  [1:0]  io_intrVec,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
  output        io_interrupt_eip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
                io_interrupt_tip,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
                io_interrupt_sip	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:21:14]
);

  wire        _plic_io_bus_bvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:44:20]
  wire        _plic_io_bus_rvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:44:20]
  wire [31:0] _plic_io_bus_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:44:20]
  wire        _clint_io_bus_bvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21]
  wire        _clint_io_bus_rvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21]
  wire [31:0] _clint_io_bus_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21]
  wire        _arbiter_io_out_awvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  wire [31:0] _arbiter_io_out_awaddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  wire        _arbiter_io_out_wvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  wire [31:0] _arbiter_io_out_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  wire [3:0]  _arbiter_io_out_wstrb;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  wire        _arbiter_io_out_arvalid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  wire [31:0] _arbiter_io_out_araddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  wire        _arbiter_io_out_rready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  wire        read_sel_clint =
    _arbiter_io_out_araddr < 32'h2004FFFF
    & _arbiter_io_out_araddr > 32'h2003FFFF;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :61:{49,68,99}]
  wire        read_sel_plic =
    _arbiter_io_out_araddr < 32'h43FFFFFF
    & (|(_arbiter_io_out_araddr[31:30]));	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :62:{48,68,99}]
  wire        read_sel_mem = ~read_sel_clint & ~read_sel_plic;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:61:68, :62:68, :63:{19,35,38}]
  wire        write_sel_clint =
    _arbiter_io_out_awaddr < 32'h2004FFFF
    & _arbiter_io_out_awaddr > 32'h2003FFFF;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :64:{50,69,100}]
  wire        write_sel_plic =
    _arbiter_io_out_awaddr < 32'h43FFFFFF
    & (|(_arbiter_io_out_awaddr[31:30]));	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :65:{49,69,100}]
  wire        write_sel_mem = ~write_sel_clint & ~write_sel_plic;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:64:69, :65:69, :66:{20,37,40}]
  Arbiter arbiter (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .clock                    (clock),
    .reset                    (reset),
    .io_ibus_req_ready        (io_ibus_req_ready),
    .io_ibus_req_valid        (io_ibus_req_valid),
    .io_ibus_req_bits_addr    (io_ibus_req_bits_addr),
    .io_ibus_req_bits_len     (io_ibus_req_bits_len),
    .io_ibus_resp_ready       (io_ibus_resp_ready),
    .io_ibus_resp_valid       (io_ibus_resp_valid),
    .io_ibus_resp_bits_rdata  (io_ibus_resp_bits_rdata),
    .io_dbus_req_ready        (io_dbus_req_ready),
    .io_dbus_req_valid        (io_dbus_req_valid),
    .io_dbus_req_bits_wr      (io_dbus_req_bits_wr),
    .io_dbus_req_bits_size    (io_dbus_req_bits_size),
    .io_dbus_req_bits_addr    (io_dbus_req_bits_addr),
    .io_dbus_req_bits_wdata   (io_dbus_req_bits_wdata),
    .io_dbus_req_bits_wstrb   (io_dbus_req_bits_wstrb),
    .io_dbus_rResp_ready      (io_dbus_rResp_ready),
    .io_dbus_rResp_valid      (io_dbus_rResp_valid),
    .io_dbus_rResp_bits_rdata (io_dbus_rResp_bits_rdata),
    .io_dbus_wResp_ready      (io_dbus_wResp_ready),
    .io_dbus_wResp_valid      (io_dbus_wResp_valid),
    .io_out_awready          (~write_sel_mem | io_toMem_awready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:66:37, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_out_awvalid          (_arbiter_io_out_awvalid),
    .io_out_awaddr      (_arbiter_io_out_awaddr),
    .io_out_awsize      (io_toMem_awsize),
    .io_out_wready           (~write_sel_mem | io_toMem_wready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:66:37, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_out_wvalid           (_arbiter_io_out_wvalid),
    .io_out_wdata       (_arbiter_io_out_wdata),
    .io_out_wstrb       (_arbiter_io_out_wstrb),
    .io_out_bready           (io_toMem_bready),
    .io_out_bvalid
      (io_toMem_bvalid | _clint_io_bus_bvalid | _plic_io_bus_bvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21, :44:20, :141:{46,70}]
    .io_out_arready          (~read_sel_mem | io_toMem_arready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:63:35, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_out_arvalid          (_arbiter_io_out_arvalid),
    .io_out_araddr      (_arbiter_io_out_araddr),
    .io_out_arid        (io_toMem_arid),
    .io_out_arlen       (io_toMem_arlen),
    .io_out_arsize      (io_toMem_arsize),
    .io_out_rready           (_arbiter_io_out_rready),
    .io_out_rvalid
      (io_toMem_rvalid | _clint_io_bus_rvalid | _plic_io_bus_rvalid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21, :44:20, :108:{46,70}]
    .io_out_rdata
      (io_toMem_rvalid
         ? io_toMem_rdata
         : _clint_io_bus_rvalid ? _clint_io_bus_rdata : _plic_io_bus_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21, :44:20, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_out_rlast       (~io_toMem_rvalid | io_toMem_rlast),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_out_rid         (io_toMem_rvalid ? io_toMem_rid : 4'h1)	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21, :44:20, src/main/scala/chisel3/util/Mux.scala:50:70]
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
  CLINT clint (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21]
    .clock               (clock),
    .reset               (reset),
    .io_bus_awvalid     (_arbiter_io_out_awvalid & write_sel_clint),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :64:69, :82:52]
    .io_bus_awaddr (_arbiter_io_out_awaddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .io_bus_wvalid      (_arbiter_io_out_wvalid & write_sel_clint),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :64:69, :88:50]
    .io_bus_wdata  (_arbiter_io_out_wdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .io_bus_bvalid      (_clint_io_bus_bvalid),
    .io_bus_arvalid     (_arbiter_io_out_arvalid & read_sel_clint),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :61:68, :71:52]
    .io_bus_araddr (_arbiter_io_out_araddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .io_bus_rvalid      (_clint_io_bus_rvalid),
    .io_bus_rdata  (_clint_io_bus_rdata),
    .io_msip             (io_interrupt_sip),
    .io_mtip             (io_interrupt_tip)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:43:21]
  PLIC plic (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:44:20]
    .clock               (clock),
    .reset               (reset),
    .io_bus_awvalid     (_arbiter_io_out_awvalid & write_sel_plic),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :65:69, :84:51]
    .io_bus_awaddr (_arbiter_io_out_awaddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .io_bus_wvalid      (_arbiter_io_out_wvalid & write_sel_plic),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :65:69, :90:49]
    .io_bus_wdata  (_arbiter_io_out_wdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .io_bus_wstrb  (_arbiter_io_out_wstrb),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .io_bus_bvalid      (_plic_io_bus_bvalid),
    .io_bus_arvalid     (_arbiter_io_out_arvalid & read_sel_plic),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23, :62:68, :73:51]
    .io_bus_araddr (_arbiter_io_out_araddr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .io_bus_rready      (_arbiter_io_out_rready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:38:23]
    .io_bus_rvalid      (_plic_io_bus_rvalid),
    .io_bus_rdata  (_plic_io_bus_rdata),
    .io_intrVec          (io_intrVec),
    .io_meip             (io_interrupt_eip)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:44:20]
  assign io_toMem_awvalid = _arbiter_io_out_awvalid & write_sel_mem;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7, :38:23, :66:37, :80:48]
  assign io_toMem_awaddr = _arbiter_io_out_awaddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7, :38:23]
  assign io_toMem_wvalid = _arbiter_io_out_wvalid & write_sel_mem;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7, :38:23, :66:37, :86:46]
  assign io_toMem_wdata = _arbiter_io_out_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7, :38:23]
  assign io_toMem_wstrb = _arbiter_io_out_wstrb;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7, :38:23]
  assign io_toMem_arvalid = _arbiter_io_out_arvalid & read_sel_mem;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7, :38:23, :63:35, :69:48]
  assign io_toMem_araddr = _arbiter_io_out_araddr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7, :38:23]
  assign io_toMem_rready = _arbiter_io_out_rready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/peripheral/XBar.scala:20:7, :38:23]
endmodule

module ysyx_23060051(	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  input         clock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
                reset,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  input  [1:0]  io_interrupt,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_master_awready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_master_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [31:0] io_master_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_master_awid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [7:0]  io_master_awlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [2:0]  io_master_awsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [1:0]  io_master_awburst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_master_awlock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_master_awcache,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [2:0]  io_master_awprot,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_master_awqos,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_master_wready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_master_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [31:0] io_master_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_master_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_master_wlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
                io_master_bready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_master_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [1:0]  io_master_bresp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_master_bid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_master_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_master_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [31:0] io_master_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_master_arid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [7:0]  io_master_arlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [2:0]  io_master_arsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [1:0]  io_master_arburst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_master_arlock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_master_arcache,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [2:0]  io_master_arprot,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_master_arqos,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_master_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_master_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [1:0]  io_master_rresp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [31:0] io_master_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_master_rlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_master_rid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_slave_awready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_slave_awvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [31:0] io_slave_awaddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_slave_awid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [7:0]  io_slave_awlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [2:0]  io_slave_awsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [1:0]  io_slave_awburst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_slave_awlock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_slave_awcache,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [2:0]  io_slave_awprot,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_slave_awqos,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_slave_wready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_slave_wvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [31:0] io_slave_wdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_slave_wstrb,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_slave_wlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
                io_slave_bready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_slave_bvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [1:0]  io_slave_bresp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_slave_bid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_slave_arready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_slave_arvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [31:0] io_slave_araddr,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_slave_arid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [7:0]  io_slave_arlen,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [2:0]  io_slave_arsize,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [1:0]  io_slave_arburst,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_slave_arlock,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_slave_arcache,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [2:0]  io_slave_arprot,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input  [3:0]  io_slave_arqos,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  input         io_slave_rready,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_slave_rvalid,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [1:0]  io_slave_rresp,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [31:0] io_slave_rdata,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output        io_slave_rlast,	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
  output [3:0]  io_slave_rid	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:6:14]
);

  wire        _xbar_io_ibus_req_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire        _xbar_io_ibus_resp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire [31:0] _xbar_io_ibus_resp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire        _xbar_io_dbus_req_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire        _xbar_io_dbus_rResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire [31:0] _xbar_io_dbus_rResp_bits_rdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire        _xbar_io_dbus_wResp_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire        _xbar_io_interrupt_eip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire        _xbar_io_interrupt_tip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire        _xbar_io_interrupt_sip;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  wire        _core_io_ibus_req_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire [31:0] _core_io_ibus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire [3:0]  _core_io_ibus_req_bits_len;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire        _core_io_ibus_resp_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire        _core_io_dbus_req_valid;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire        _core_io_dbus_req_bits_wr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire [1:0]  _core_io_dbus_req_bits_size;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire [31:0] _core_io_dbus_req_bits_addr;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire [31:0] _core_io_dbus_req_bits_wdata;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire [3:0]  _core_io_dbus_req_bits_wstrb;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire        _core_io_dbus_rResp_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  wire        _core_io_dbus_wResp_ready;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  Core core (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .clock                    (clock),
    .reset                    (reset),
    .io_ibus_req_ready        (_xbar_io_ibus_req_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_ibus_req_valid        (_core_io_ibus_req_valid),
    .io_ibus_req_bits_addr    (_core_io_ibus_req_bits_addr),
    .io_ibus_req_bits_len     (_core_io_ibus_req_bits_len),
    .io_ibus_resp_ready       (_core_io_ibus_resp_ready),
    .io_ibus_resp_valid       (_xbar_io_ibus_resp_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_ibus_resp_bits_rdata  (_xbar_io_ibus_resp_bits_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_dbus_req_ready        (_xbar_io_dbus_req_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_dbus_req_valid        (_core_io_dbus_req_valid),
    .io_dbus_req_bits_wr      (_core_io_dbus_req_bits_wr),
    .io_dbus_req_bits_size    (_core_io_dbus_req_bits_size),
    .io_dbus_req_bits_addr    (_core_io_dbus_req_bits_addr),
    .io_dbus_req_bits_wdata   (_core_io_dbus_req_bits_wdata),
    .io_dbus_req_bits_wstrb   (_core_io_dbus_req_bits_wstrb),
    .io_dbus_rResp_ready      (_core_io_dbus_rResp_ready),
    .io_dbus_rResp_valid      (_xbar_io_dbus_rResp_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_dbus_rResp_bits_rdata (_xbar_io_dbus_rResp_bits_rdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_dbus_wResp_ready      (_core_io_dbus_wResp_ready),
    .io_dbus_wResp_valid      (_xbar_io_dbus_wResp_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_interrupt_eip         (_xbar_io_interrupt_eip),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_interrupt_tip         (_xbar_io_interrupt_tip),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_interrupt_sip         (_xbar_io_interrupt_sip),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .io_debug_done            (/* unused */),
    .io_debug_pc_done         (/* unused */),
    .io_diff_jumped           (/* unused */),
    .io_trace_inst            (/* unused */)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
  XBar xbar (	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
    .clock                    (clock),
    .reset                    (reset),
    .io_ibus_req_ready        (_xbar_io_ibus_req_ready),
    .io_ibus_req_valid        (_core_io_ibus_req_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_ibus_req_bits_addr    (_core_io_ibus_req_bits_addr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_ibus_req_bits_len     (_core_io_ibus_req_bits_len),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_ibus_resp_ready       (_core_io_ibus_resp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_ibus_resp_valid       (_xbar_io_ibus_resp_valid),
    .io_ibus_resp_bits_rdata  (_xbar_io_ibus_resp_bits_rdata),
    .io_dbus_req_ready        (_xbar_io_dbus_req_ready),
    .io_dbus_req_valid        (_core_io_dbus_req_valid),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_dbus_req_bits_wr      (_core_io_dbus_req_bits_wr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_dbus_req_bits_size    (_core_io_dbus_req_bits_size),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_dbus_req_bits_addr    (_core_io_dbus_req_bits_addr),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_dbus_req_bits_wdata   (_core_io_dbus_req_bits_wdata),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_dbus_req_bits_wstrb   (_core_io_dbus_req_bits_wstrb),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_dbus_rResp_ready      (_core_io_dbus_rResp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_dbus_rResp_valid      (_xbar_io_dbus_rResp_valid),
    .io_dbus_rResp_bits_rdata (_xbar_io_dbus_rResp_bits_rdata),
    .io_dbus_wResp_ready      (_core_io_dbus_wResp_ready),	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:11:20]
    .io_dbus_wResp_valid      (_xbar_io_dbus_wResp_valid),
    .io_toMem_awready        (io_master_awready),
    .io_toMem_awvalid        (io_master_awvalid),
    .io_toMem_awaddr    (io_master_awaddr),
    .io_toMem_awsize    (io_master_awsize),
    .io_toMem_wready         (io_master_wready),
    .io_toMem_wvalid         (io_master_wvalid),
    .io_toMem_wdata     (io_master_wdata),
    .io_toMem_wstrb     (io_master_wstrb),
    .io_toMem_bready         (io_master_bready),
    .io_toMem_bvalid         (io_master_bvalid),
    .io_toMem_arready        (io_master_arready),
    .io_toMem_arvalid        (io_master_arvalid),
    .io_toMem_araddr    (io_master_araddr),
    .io_toMem_arid      (io_master_arid),
    .io_toMem_arlen     (io_master_arlen),
    .io_toMem_arsize    (io_master_arsize),
    .io_toMem_rready         (io_master_rready),
    .io_toMem_rvalid         (io_master_rvalid),
    .io_toMem_rdata     (io_master_rdata),
    .io_toMem_rlast     (io_master_rlast),
    .io_toMem_rid       (io_master_rid),
    .io_intrVec               (io_interrupt),
    .io_interrupt_eip         (_xbar_io_interrupt_eip),
    .io_interrupt_tip         (_xbar_io_interrupt_tip),
    .io_interrupt_sip         (_xbar_io_interrupt_sip)
  );	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:12:20]
  assign io_master_awid = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_awlen = 8'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:20]
  assign io_master_awburst = 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:20]
  assign io_master_awlock = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_awcache = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_awprot = 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:20]
  assign io_master_awqos = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_wlast = 1'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:20]
  assign io_master_arburst = 2'h1;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:20]
  assign io_master_arlock = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_arcache = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_master_arprot = 3'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7, :12:20]
  assign io_master_arqos = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_awready = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_wready = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_bvalid = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_bresp = 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_bid = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_arready = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rvalid = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rresp = 2'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rdata = 32'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rlast = 1'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
  assign io_slave_rid = 4'h0;	// @[home/jiunian/Program/fpga/npc/npc_chisel/npc_chisel/src/ysyx_23060051.scala:5:7]
endmodule

