Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\TungLT\Desktop\DE1-SoC - Copy\verilog\Computer_System.qsys" --synthesis=VERILOG --output-directory="C:\Users\TungLT\Desktop\DE1-SoC - Copy\verilog\VGA_Subsystem\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 17.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding DMA_1 [altera_avalon_dma 17.1]
Progress: Parameterizing module DMA_1
Progress: Adding DMA_2 [altera_avalon_dma 17.1]
Progress: Parameterizing module DMA_2
Progress: Adding OnChip_Ram [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module OnChip_Ram
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module SDRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_PLL [altera_pll 17.1]
Progress: Parameterizing module VGA_PLL
Progress: Adding VGA_SubSystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_SubSystem
Progress: Adding buffer1_read [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module buffer1_read
Progress: Adding buffer2_read [altera_avalon_sc_fifo 17.1]
Progress: Parameterizing module buffer2_read
Progress: Adding fusion [Image_Fusion 1.0]
Progress: Parameterizing module fusion
Progress: Adding image_padding [altera_up_avalon_video_clipper 17.1]
Progress: Parameterizing module image_padding
Progress: Adding video_dma1_read [altera_up_avalon_video_dma_controller 17.1]
Progress: Parameterizing module video_dma1_read
Progress: Adding video_dma2_read [altera_up_avalon_video_dma_controller 17.1]
Progress: Parameterizing module video_dma2_read
Progress: Adding video_dma_address_translator [altera_up_avalon_video_dma_ctrl_addr_trans 17.1]
Progress: Parameterizing module video_dma_address_translator
Progress: Adding video_dma_write [altera_up_avalon_video_dma_controller 17.1]
Progress: Parameterizing module video_dma_write
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.DMA_1: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.DMA_2: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Computer_System.VGA_PLL: Able to implement PLL with user settings
Info: Computer_System.VGA_SubSystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_SubSystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System.image_padding: Change in Resolution: 640 x 480 -> 668 x 508
Warning: Computer_System.video_dma_address_translator.master: Master needs a minimum address width of 3 bits (has 2)
Warning: Computer_System.DMA_1: Interrupt sender DMA_1.irq is not connected to an interrupt receiver
Warning: Computer_System.DMA_2: Interrupt sender DMA_2.irq is not connected to an interrupt receiver
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Interconnect is inserted between master video_dma_write.avalon_dma_master and slave OnChip_Ram.s1 because the master has address signal 32 bit wide, but the slave is 19 bit wide.
Info: Interconnect is inserted between master video_dma_write.avalon_dma_master and slave OnChip_Ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master video_dma_address_translator.master and slave VGA_SubSystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master VGA_SubSystem.pixel_dma_master and slave OnChip_Ram.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master VGA_SubSystem.pixel_dma_master and slave OnChip_Ram.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master VGA_SubSystem.pixel_dma_master and slave OnChip_Ram.s2 because the master has address signal 32 bit wide, but the slave is 19 bit wide.
Info: Interconnect is inserted between master VGA_SubSystem.pixel_dma_master and slave OnChip_Ram.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master VGA_SubSystem.pixel_dma_master and slave OnChip_Ram.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: DMA_1: softresetEnable = 1
Info: DMA_1: Starting RTL generation for module 'Computer_System_DMA_1'
Info: DMA_1:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=Computer_System_DMA_1 --dir=C:/Users/TungLT/AppData/Local/Temp/alt7956_4131001716965825912.dir/0002_DMA_1_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7956_4131001716965825912.dir/0002_DMA_1_gen//Computer_System_DMA_1_component_configuration.pl  --do_build_sim=0  ]
Info: DMA_1: # 2019.03.01 22:07:09 (*)   Computer_System_DMA_1: allowing these transactions: hw, byte_access
Info: DMA_1: Done RTL generation for module 'Computer_System_DMA_1'
Info: DMA_1: "Computer_System" instantiated altera_avalon_dma "DMA_1"
Info: OnChip_Ram: Starting RTL generation for module 'Computer_System_OnChip_Ram'
Info: OnChip_Ram:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_OnChip_Ram --dir=C:/Users/TungLT/AppData/Local/Temp/alt7956_4131001716965825912.dir/0003_OnChip_Ram_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7956_4131001716965825912.dir/0003_OnChip_Ram_gen//Computer_System_OnChip_Ram_component_configuration.pl  --do_build_sim=0  ]
Info: OnChip_Ram: Done RTL generation for module 'Computer_System_OnChip_Ram'
Info: OnChip_Ram: "Computer_System" instantiated altera_avalon_onchip_memory2 "OnChip_Ram"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/TungLT/AppData/Local/Temp/alt7956_4131001716965825912.dir/0004_SDRAM_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt7956_4131001716965825912.dir/0004_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: VGA_PLL: "Computer_System" instantiated altera_pll "VGA_PLL"
Info: VGA_SubSystem: "Computer_System" instantiated VGA_Subsystem "VGA_SubSystem"
Info: buffer1_read: "Computer_System" instantiated altera_avalon_sc_fifo "buffer1_read"
Info: fusion: "Computer_System" instantiated Image_Fusion "fusion"
Info: image_padding: Starting generation of the video clipper
Info: image_padding: "Computer_System" instantiated altera_up_avalon_video_clipper "image_padding"
Info: video_dma1_read: Starting Generation of Video DMA Controller
Info: video_dma1_read: "Computer_System" instantiated altera_up_avalon_video_dma_controller "video_dma1_read"
Info: video_dma2_read: Starting Generation of Video DMA Controller
Info: video_dma2_read: "Computer_System" instantiated altera_up_avalon_video_dma_controller "video_dma2_read"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: video_dma_address_translator: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "video_dma_address_translator"
Info: video_dma_write: Starting Generation of Video DMA Controller
Info: video_dma_write: "Computer_System" instantiated altera_up_avalon_video_dma_controller "video_dma_write"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_up_video_dma_control_slave.v
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_up_video_dma_to_memory.v
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_up_video_dma_to_stream.v
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: mm_interconnect_4: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: mm_interconnect_5: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_5"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_SubSystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_SubSystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "VGA_SubSystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_DMA: "VGA_SubSystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_SubSystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_SubSystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: video_dma1_read_avalon_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_dma1_read_avalon_dma_master_translator"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: video_dma1_read_avalon_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_dma1_read_avalon_dma_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_5" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_5" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_5" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_5" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_5" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_5" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_5" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/TungLT/Desktop/DE1-SoC - Copy/verilog/VGA_Subsystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 68 modules, 135 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
