From 0092bac69f98adfbf0e338a9f272408bbb21fa5c Mon Sep 17 00:00:00 2001
From: Xiangyi Zeng <xiangyi.zeng@linux.alibaba.com>
Date: Thu, 4 Jul 2024 11:53:46 +0800
Subject: [PATCH 159/400] dts: th1520: add cpu thermal node and device thermal
 node

Signed-off-by: Xiangyi Zeng <xiangyi.zeng@linux.alibaba.com>
---
 .../boot/dts/thead/th1520-lichee-pi-4a.dts    |  5 ++
 arch/riscv/boot/dts/thead/th1520.dtsi         | 84 +++++++++++++++++++
 2 files changed, 89 insertions(+)

diff --git a/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts b/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts
index 14ff1b2efb50..c3f6b576aaf7 100644
--- a/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts
+++ b/arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts
@@ -245,6 +245,7 @@ cpu-thermal {
 			polling-delay = <1000>;
 			polling-delay-passive = <1000>;
 			thermal-sensors = <&pvt 0>;
+			sustainable-power = <1600>;
 
 			trips {
 				trip_active0: active-0 {
@@ -283,6 +284,10 @@ map-active-2 {
 				};
 			};
 		};
+
+		dev-thermal {
+			sustainable-power = <3000>;
+		};
 	};
 };
 
diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/thead/th1520.dtsi
index 5d6bb94a99ce..808a95238530 100644
--- a/arch/riscv/boot/dts/thead/th1520.dtsi
+++ b/arch/riscv/boot/dts/thead/th1520.dtsi
@@ -14,6 +14,7 @@
 #include <dt-bindings/clock/th1520-miscsys.h>
 #include <dt-bindings/reset/xuantie,th1520-reset.h>
 #include <dt-bindings/firmware/xuantie/rsrc.h>
+#include <dt-bindings/thermal/thermal.h>
 
 / {
 	compatible = "thead,th1520";
@@ -38,6 +39,8 @@ c910_0: cpu@0 {
 			d-cache-sets = <512>;
 			next-level-cache = <&l2_cache>;
 			mmu-type = "riscv,sv39";
+			#cooling-cells = <2>;
+			dynamic-power-coefficient = <500>;
 
 			clock-latency = <61036>;
 			clocks = <&clk C910_CCLK>,
@@ -67,6 +70,8 @@ c910_1: cpu@1 {
 			d-cache-sets = <512>;
 			next-level-cache = <&l2_cache>;
 			mmu-type = "riscv,sv39";
+			#cooling-cells = <2>;
+			dynamic-power-coefficient = <500>;
 
 			clock-latency = <61036>;
 			clocks = <&clk C910_CCLK>,
@@ -96,6 +101,8 @@ c910_2: cpu@2 {
 			d-cache-sets = <512>;
 			next-level-cache = <&l2_cache>;
 			mmu-type = "riscv,sv39";
+			#cooling-cells = <2>;
+			dynamic-power-coefficient = <500>;
 
 			clock-latency = <61036>;
 			clocks = <&clk C910_CCLK>,
@@ -125,6 +132,8 @@ c910_3: cpu@3 {
 			d-cache-sets = <512>;
 			next-level-cache = <&l2_cache>;
 			mmu-type = "riscv,sv39";
+			#cooling-cells = <2>;
+			dynamic-power-coefficient = <500>;
 
 			clock-latency = <61036>;
 			clocks = <&clk C910_CCLK>,
@@ -327,6 +336,81 @@ aon_iram: aon-iram@ffffef8000 {
 		reg = <0xff 0xffef8000 0x0 0x10000>;
 	};
 
+	thermal-zones {
+		cpu-thermal {
+			polling-delay-passive = <250>;
+			polling-delay = <2000>;
+			thermal-sensors = <&pvt 0>;
+
+			trips {
+				cpu_threshold: trip0 {
+					temperature = <80000>;
+					hysteresis = <2000>;
+					type = "passive";
+				};
+
+				cpu_target: trip1 {
+					temperature = <85000>;
+					hysteresis = <2000>;
+					type = "passive";
+				};
+
+				cpu_crit: trip2 {
+					temperature = <110000>;
+					hysteresis = <2000>;
+					type = "critical";
+				};
+			};
+
+			cooling-maps {
+				cpu_cdev {
+					trip = <&cpu_target>;
+					cooling-device =
+						<&c910_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+						<&c910_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+						<&c910_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+						<&c910_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+					contribution = <1024>;
+				};
+			};
+		};
+
+		dev-thermal {
+			polling-delay-passive = <250>;
+			polling-delay = <2000>;
+			thermal-sensors = <&pvt 1>;
+
+			trips {
+				dev_threshold: trip0 {
+					temperature = <80000>;
+					hysteresis = <2000>;
+					type = "passive";
+				};
+
+				dev_target: trip1 {
+					temperature = <85000>;
+					hysteresis = <2000>;
+					type = "passive";
+				};
+
+				dev_crit: trip2 {
+					temperature = <110000>;
+					hysteresis = <2000>;
+					type = "critical";
+				};
+			};
+
+			cooling-maps {
+				npu_devfreq {
+					trip = <&dev_target>;
+					cooling-device =
+						<&npu THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+						contribution = <1024>;
+				};
+			};
+		};
+	};
+
 	display-subsystem {
 		compatible = "verisilicon,display-subsystem";
 		ports = <&dpu_disp0>, <&dpu_disp1>;
-- 
2.43.0

