$date
	Fri Nov 08 23:04:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module m_estrutural_tb $end
$var wire 1 ! y $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 1 ( and0 $end
$var wire 1 ) and1 $end
$var wire 1 * and2 $end
$var wire 1 + and3 $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ d2 $end
$var wire 1 % d3 $end
$var wire 1 , not_s0 $end
$var wire 1 - not_s1 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1-
1,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1(
1"
#20
0,
1)
0(
1&
1#
0"
#30
1*
1!
0-
1,
0)
1'
0&
1$
0#
#40
0,
1+
0*
1&
1%
0$
#50
0!
1-
1,
0+
0'
0&
0%
