<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<title>nrfx 1.9: PWM HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="nordic.css" rel="stylesheet" type="text/css" />
<link rel="Shortcut icon" href="./favicon.ico" type="image/x-icon" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%" class="blank">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Nordic Semiconductor" src="nordic_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">nrfx
   &#160;<span id="projectnumber">1.9</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__nrf__pwm__hal.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">PWM HAL<div class="ingroups"><a class="el" href="group__nrfx__drivers.html">Drivers</a> &raquo; <a class="el" href="group__nrf__pwm.html">PWM</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Hardware access layer for managing the Pulse Width Modulation (PWM) peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__pwm__values__grouped__t.html">nrf_pwm_values_grouped_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for defining duty cycle values for a sequence loaded in <a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29">NRF_PWM_LOAD_GROUPED</a> mode.  <a href="structnrf__pwm__values__grouped__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__pwm__values__individual__t.html">nrf_pwm_values_individual_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for defining duty cycle values for a sequence loaded in <a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e">NRF_PWM_LOAD_INDIVIDUAL</a> mode.  <a href="structnrf__pwm__values__individual__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__pwm__values__wave__form__t.html">nrf_pwm_values_wave_form_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for defining duty cycle values for a sequence loaded in <a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a">NRF_PWM_LOAD_WAVE_FORM</a> mode.  <a href="structnrf__pwm__values__wave__form__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionnrf__pwm__values__t.html">nrf_pwm_values_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union grouping pointers to arrays of duty cycle values applicable to various loading modes.  <a href="unionnrf__pwm__values__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__pwm__sequence__t.html">nrf_pwm_sequence_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for defining a sequence of PWM duty cycles.  <a href="structnrf__pwm__sequence__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabf854890a14200d20e7aea8234a16887"><td class="memItemLeft" align="right" valign="top"><a id="gabf854890a14200d20e7aea8234a16887" name="gabf854890a14200d20e7aea8234a16887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_PIN_NOT_CONNECTED</b>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:gabf854890a14200d20e7aea8234a16887"><td class="mdescLeft">&#160;</td><td class="mdescRight">This value can be provided as a parameter for the <a class="el" href="group__nrf__pwm__hal.html#ga7beaf36df59420d11b90f9994818c8ff">nrf_pwm_pins_set</a> function call to specify that a given output channel shall not be connected to a physical pin. <br /></td></tr>
<tr class="separator:gabf854890a14200d20e7aea8234a16887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9935002ab3ef7325efe73a6979e77990"><td class="memItemLeft" align="right" valign="top"><a id="ga9935002ab3ef7325efe73a6979e77990" name="ga9935002ab3ef7325efe73a6979e77990"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_CHANNEL_COUNT</b>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga9935002ab3ef7325efe73a6979e77990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels in each PWM instance. <br /></td></tr>
<tr class="separator:ga9935002ab3ef7325efe73a6979e77990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d0be020efeeabd0da15cf6a458beeb"><td class="memItemLeft" align="right" valign="top"><a id="ga22d0be020efeeabd0da15cf6a458beeb" name="ga22d0be020efeeabd0da15cf6a458beeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_VALUES_LENGTH</b>(array)&#160;&#160;&#160;(sizeof(array) / sizeof(uint16_t))</td></tr>
<tr class="memdesc:ga22d0be020efeeabd0da15cf6a458beeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro for calculating the number of 16-bit values in the specified array of duty cycle values. <br /></td></tr>
<tr class="separator:ga22d0be020efeeabd0da15cf6a458beeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5a7353575cd92e960e569d94db319d8d"><td class="memItemLeft" align="right" valign="top"><a id="ga5a7353575cd92e960e569d94db319d8d" name="ga5a7353575cd92e960e569d94db319d8d"></a>
typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>nrf_pwm_values_common_t</b></td></tr>
<tr class="memdesc:ga5a7353575cd92e960e569d94db319d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used for defining duty cycle values for a sequence loaded in <a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362">NRF_PWM_LOAD_COMMON</a> mode. <br /></td></tr>
<tr class="separator:ga5a7353575cd92e960e569d94db319d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga11cb9ca8fbb773011a3ad6658914418e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418ea1cdbda5c0c8086b3e22909f93ae2eda8">NRF_PWM_TASK_STOP</a> = offsetof(NRF_PWM_Type, TASKS_STOP)
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418ea0e0eb4565d08c63ccd6b314e8b6b4c90">NRF_PWM_TASK_SEQSTART0</a> = offsetof(NRF_PWM_Type, TASKS_SEQSTART[0])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418eafcce137014a7767686d57ccb832dcb99">NRF_PWM_TASK_SEQSTART1</a> = offsetof(NRF_PWM_Type, TASKS_SEQSTART[1])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5">NRF_PWM_TASK_NEXTSTEP</a> = offsetof(NRF_PWM_Type, TASKS_NEXTSTEP)
<br />
 }</td></tr>
<tr class="memdesc:ga11cb9ca8fbb773011a3ad6658914418e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM tasks.  <a href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">More...</a><br /></td></tr>
<tr class="separator:ga11cb9ca8fbb773011a3ad6658914418e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8ceac653433e4ac8ee8682bdef45bf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfadf20e481b3105e4ef6e6f80423c8192b">NRF_PWM_EVENT_STOPPED</a> = offsetof(NRF_PWM_Type, EVENTS_STOPPED)
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfaa5bb09f0669ce66b58053dd382a3bcbf">NRF_PWM_EVENT_SEQSTARTED0</a> = offsetof(NRF_PWM_Type, EVENTS_SEQSTARTED[0])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa79aea4fc8f7e536c180a1b5b4c9a2596">NRF_PWM_EVENT_SEQSTARTED1</a> = offsetof(NRF_PWM_Type, EVENTS_SEQSTARTED[1])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa60bc770e86e8c3e1987b7828c5527e3b">NRF_PWM_EVENT_SEQEND0</a> = offsetof(NRF_PWM_Type, EVENTS_SEQEND[0])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa250b4184e07ce53864c00aa17f142c3e">NRF_PWM_EVENT_SEQEND1</a> = offsetof(NRF_PWM_Type, EVENTS_SEQEND[1])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa2340304c4d850deee64456310c272d13">NRF_PWM_EVENT_PWMPERIODEND</a> = offsetof(NRF_PWM_Type, EVENTS_PWMPERIODEND)
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa904f95da3dc44a8e147623f4ae32a268">NRF_PWM_EVENT_LOOPSDONE</a> = offsetof(NRF_PWM_Type, EVENTS_LOOPSDONE)
<br />
 }</td></tr>
<tr class="memdesc:ga4a8ceac653433e4ac8ee8682bdef45bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM events.  <a href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">More...</a><br /></td></tr>
<tr class="separator:ga4a8ceac653433e4ac8ee8682bdef45bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6888e6f40342ef64cf5b9555bd04d5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5ad7b8b51084d217e44611e4353d8d8a36">NRF_PWM_INT_STOPPED_MASK</a> = PWM_INTENSET_STOPPED_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a41e26a43feadb28f3fa05b41bee59a4e">NRF_PWM_INT_SEQSTARTED0_MASK</a> = PWM_INTENSET_SEQSTARTED0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5ac6ae5c9057a052908572d3b03c7fa5e4">NRF_PWM_INT_SEQSTARTED1_MASK</a> = PWM_INTENSET_SEQSTARTED1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a5bdd3b534ac4b8e538d653f69ce83627">NRF_PWM_INT_SEQEND0_MASK</a> = PWM_INTENSET_SEQEND0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a6727da1cd7e51206d5d51702ef249d1e">NRF_PWM_INT_SEQEND1_MASK</a> = PWM_INTENSET_SEQEND1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a11080b028d0f9714cef68a08be3ad1c2">NRF_PWM_INT_PWMPERIODEND_MASK</a> = PWM_INTENSET_PWMPERIODEND_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a409117735d39f637f068291dcc5b02be">NRF_PWM_INT_LOOPSDONE_MASK</a> = PWM_INTENSET_LOOPSDONE_Msk
<br />
 }</td></tr>
<tr class="memdesc:ga3f6888e6f40342ef64cf5b9555bd04d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupts.  <a href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">More...</a><br /></td></tr>
<tr class="separator:ga3f6888e6f40342ef64cf5b9555bd04d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677eee0f6fb961e515018d5cf68d06a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga677eee0f6fb961e515018d5cf68d06a6">nrf_pwm_short_mask_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6aea663e579d7f33326625af10b4437024">NRF_PWM_SHORT_SEQEND0_STOP_MASK</a> = PWM_SHORTS_SEQEND0_STOP_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6add885779b4d8c2f77dd5d53119c17a40">NRF_PWM_SHORT_SEQEND1_STOP_MASK</a> = PWM_SHORTS_SEQEND1_STOP_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6ac3db7894c3849c4bc4fa1150799a12d5">NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK</a> = PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6aaefb987c3a650031c75517f6e8aa9221">NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK</a> = PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6aabc8554ee052151a9d49dafa25321cbe">NRF_PWM_SHORT_LOOPSDONE_STOP_MASK</a> = PWM_SHORTS_LOOPSDONE_STOP_Msk
<br />
 }</td></tr>
<tr class="memdesc:ga677eee0f6fb961e515018d5cf68d06a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM shortcuts.  <a href="group__nrf__pwm__hal.html#ga677eee0f6fb961e515018d5cf68d06a6">More...</a><br /></td></tr>
<tr class="separator:ga677eee0f6fb961e515018d5cf68d06a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f29b190ff13c52895d249e07ebe92cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">nrf_pwm_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga1f29b190ff13c52895d249e07ebe92cba0b9d394af2cbadb2fd430f73e6b2a28c">NRF_PWM_MODE_UP</a> = PWM_MODE_UPDOWN_Up
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga1f29b190ff13c52895d249e07ebe92cba37eab07de351c4001e96bfe588b5fac7">NRF_PWM_MODE_UP_AND_DOWN</a> = PWM_MODE_UPDOWN_UpAndDown
<br />
 }</td></tr>
<tr class="memdesc:ga1f29b190ff13c52895d249e07ebe92cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM modes of operation.  <a href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">More...</a><br /></td></tr>
<tr class="separator:ga1f29b190ff13c52895d249e07ebe92cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8479da20e14394fb2388b1be3b879670"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">nrf_pwm_clk_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a0074030b06b359a6caf1cf00eafd28cc">NRF_PWM_CLK_16MHz</a> = PWM_PRESCALER_PRESCALER_DIV_1
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a4a67fe77580783f462d89e2a6fcef9c6">NRF_PWM_CLK_8MHz</a> = PWM_PRESCALER_PRESCALER_DIV_2
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a64d3ac0932e8dc1b27a4133d56bf06be">NRF_PWM_CLK_4MHz</a> = PWM_PRESCALER_PRESCALER_DIV_4
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670acacabaa47b84f819006fe490792aa50e">NRF_PWM_CLK_2MHz</a> = PWM_PRESCALER_PRESCALER_DIV_8
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a30e595429e6787e18df7ca04b897bb11">NRF_PWM_CLK_1MHz</a> = PWM_PRESCALER_PRESCALER_DIV_16
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a5adb2af103d1968468dd46f572a4a2c5">NRF_PWM_CLK_500kHz</a> = PWM_PRESCALER_PRESCALER_DIV_32
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a52f5dff4d18dac79ea6387f1ed9e0aa0">NRF_PWM_CLK_250kHz</a> = PWM_PRESCALER_PRESCALER_DIV_64
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a809f569f8bed353ccf5ef237c31a93f1">NRF_PWM_CLK_125kHz</a> = PWM_PRESCALER_PRESCALER_DIV_128
<br />
 }</td></tr>
<tr class="memdesc:ga8479da20e14394fb2388b1be3b879670"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM base clock frequencies.  <a href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">More...</a><br /></td></tr>
<tr class="separator:ga8479da20e14394fb2388b1be3b879670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453888e5feb46774da27499ca1eeafd2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">nrf_pwm_dec_load_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362">NRF_PWM_LOAD_COMMON</a> = PWM_DECODER_LOAD_Common
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29">NRF_PWM_LOAD_GROUPED</a> = PWM_DECODER_LOAD_Grouped
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e">NRF_PWM_LOAD_INDIVIDUAL</a> = PWM_DECODER_LOAD_Individual
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a">NRF_PWM_LOAD_WAVE_FORM</a> = PWM_DECODER_LOAD_WaveForm
<br />
 }</td></tr>
<tr class="memdesc:ga453888e5feb46774da27499ca1eeafd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM decoder load modes.  <a href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">More...</a><br /></td></tr>
<tr class="separator:ga453888e5feb46774da27499ca1eeafd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25a7e03c383934d33cda8a049b7dde4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">nrf_pwm_dec_step_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#ggae25a7e03c383934d33cda8a049b7dde4aec7f52e96da457170f1a516ea78357a1">NRF_PWM_STEP_AUTO</a> = PWM_DECODER_MODE_RefreshCount
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b">NRF_PWM_STEP_TRIGGERED</a> = PWM_DECODER_MODE_NextStep
<br />
 }</td></tr>
<tr class="memdesc:gae25a7e03c383934d33cda8a049b7dde4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM decoder next step modes.  <a href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">More...</a><br /></td></tr>
<tr class="separator:gae25a7e03c383934d33cda8a049b7dde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae979cb6d1cdb43694b017d2d80287ea6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gae979cb6d1cdb43694b017d2d80287ea6">nrf_pwm_task_trigger</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> task)</td></tr>
<tr class="memdesc:gae979cb6d1cdb43694b017d2d80287ea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for activating the specified PWM task.  <a href="group__nrf__pwm__hal.html#gae979cb6d1cdb43694b017d2d80287ea6">More...</a><br /></td></tr>
<tr class="separator:gae979cb6d1cdb43694b017d2d80287ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1995c5328c973aac69962ea638a463"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gadd1995c5328c973aac69962ea638a463">nrf_pwm_task_address_get</a> (NRF_PWM_Type const *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> task)</td></tr>
<tr class="memdesc:gadd1995c5328c973aac69962ea638a463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the specified PWM task register.  <a href="group__nrf__pwm__hal.html#gadd1995c5328c973aac69962ea638a463">More...</a><br /></td></tr>
<tr class="separator:gadd1995c5328c973aac69962ea638a463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b76d6876e3a2f98b32de3fbe01b92c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga2b76d6876e3a2f98b32de3fbe01b92c8">nrf_pwm_event_clear</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event)</td></tr>
<tr class="memdesc:ga2b76d6876e3a2f98b32de3fbe01b92c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the specified PWM event.  <a href="group__nrf__pwm__hal.html#ga2b76d6876e3a2f98b32de3fbe01b92c8">More...</a><br /></td></tr>
<tr class="separator:ga2b76d6876e3a2f98b32de3fbe01b92c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae237d9a30374a480a9eacfb3acf9120f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gae237d9a30374a480a9eacfb3acf9120f">nrf_pwm_event_check</a> (NRF_PWM_Type const *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event)</td></tr>
<tr class="memdesc:gae237d9a30374a480a9eacfb3acf9120f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the state of the PWM event.  <a href="group__nrf__pwm__hal.html#gae237d9a30374a480a9eacfb3acf9120f">More...</a><br /></td></tr>
<tr class="separator:gae237d9a30374a480a9eacfb3acf9120f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9af55fb22a772c485d81d80eec9661d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gab9af55fb22a772c485d81d80eec9661d">nrf_pwm_event_address_get</a> (NRF_PWM_Type const *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event)</td></tr>
<tr class="memdesc:gab9af55fb22a772c485d81d80eec9661d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the specified PWM event register.  <a href="group__nrf__pwm__hal.html#gab9af55fb22a772c485d81d80eec9661d">More...</a><br /></td></tr>
<tr class="separator:gab9af55fb22a772c485d81d80eec9661d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafdf84734852813dc55320e45c86267"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gadafdf84734852813dc55320e45c86267">nrf_pwm_shorts_enable</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gadafdf84734852813dc55320e45c86267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the specified shortcuts.  <a href="group__nrf__pwm__hal.html#gadafdf84734852813dc55320e45c86267">More...</a><br /></td></tr>
<tr class="separator:gadafdf84734852813dc55320e45c86267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b43af4499ac03ba341f1ff3f84c7604"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga8b43af4499ac03ba341f1ff3f84c7604">nrf_pwm_shorts_disable</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga8b43af4499ac03ba341f1ff3f84c7604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the specified shortcuts.  <a href="group__nrf__pwm__hal.html#ga8b43af4499ac03ba341f1ff3f84c7604">More...</a><br /></td></tr>
<tr class="separator:ga8b43af4499ac03ba341f1ff3f84c7604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538698f24455fbdd267b3ab2d61ee7ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga538698f24455fbdd267b3ab2d61ee7ce">nrf_pwm_shorts_set</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga538698f24455fbdd267b3ab2d61ee7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the configuration of PWM shortcuts.  <a href="group__nrf__pwm__hal.html#ga538698f24455fbdd267b3ab2d61ee7ce">More...</a><br /></td></tr>
<tr class="separator:ga538698f24455fbdd267b3ab2d61ee7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe602c1570a31ee1c311fcce97096e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga4fe602c1570a31ee1c311fcce97096e3">nrf_pwm_int_enable</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga4fe602c1570a31ee1c311fcce97096e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling specified interrupts.  <a href="group__nrf__pwm__hal.html#ga4fe602c1570a31ee1c311fcce97096e3">More...</a><br /></td></tr>
<tr class="separator:ga4fe602c1570a31ee1c311fcce97096e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88d60651bfde68238727de4aafb498f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gab88d60651bfde68238727de4aafb498f">nrf_pwm_int_disable</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gab88d60651bfde68238727de4aafb498f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling specified interrupts.  <a href="group__nrf__pwm__hal.html#gab88d60651bfde68238727de4aafb498f">More...</a><br /></td></tr>
<tr class="separator:gab88d60651bfde68238727de4aafb498f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247e855765ad5b97b562f6c437278f5f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga247e855765ad5b97b562f6c437278f5f">nrf_pwm_int_set</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga247e855765ad5b97b562f6c437278f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the configuration of PWM interrupts.  <a href="group__nrf__pwm__hal.html#ga247e855765ad5b97b562f6c437278f5f">More...</a><br /></td></tr>
<tr class="separator:ga247e855765ad5b97b562f6c437278f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1330f3d8e6d9c90b0bcf331ac20fa6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga4b1330f3d8e6d9c90b0bcf331ac20fa6">nrf_pwm_int_enable_check</a> (NRF_PWM_Type const *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a> pwm_int)</td></tr>
<tr class="memdesc:ga4b1330f3d8e6d9c90b0bcf331ac20fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the state of a given interrupt.  <a href="group__nrf__pwm__hal.html#ga4b1330f3d8e6d9c90b0bcf331ac20fa6">More...</a><br /></td></tr>
<tr class="separator:ga4b1330f3d8e6d9c90b0bcf331ac20fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4fa5da9321cb6cfc9e1245ab7675e1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga0a4fa5da9321cb6cfc9e1245ab7675e1">nrf_pwm_subscribe_set</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> task, uint8_t channel)</td></tr>
<tr class="memdesc:ga0a4fa5da9321cb6cfc9e1245ab7675e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the subscribe configuration for a given PWM task.  <a href="group__nrf__pwm__hal.html#ga0a4fa5da9321cb6cfc9e1245ab7675e1">More...</a><br /></td></tr>
<tr class="separator:ga0a4fa5da9321cb6cfc9e1245ab7675e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2c4da1d9af99bbe6e5a8915ba63bf8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga7f2c4da1d9af99bbe6e5a8915ba63bf8">nrf_pwm_subscribe_clear</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> task)</td></tr>
<tr class="memdesc:ga7f2c4da1d9af99bbe6e5a8915ba63bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the subscribe configuration for a given PWM task.  <a href="group__nrf__pwm__hal.html#ga7f2c4da1d9af99bbe6e5a8915ba63bf8">More...</a><br /></td></tr>
<tr class="separator:ga7f2c4da1d9af99bbe6e5a8915ba63bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad930f71ea3240c906c1de2d7df081eb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gad930f71ea3240c906c1de2d7df081eb1">nrf_pwm_publish_set</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event, uint8_t channel)</td></tr>
<tr class="memdesc:gad930f71ea3240c906c1de2d7df081eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the publish configuration for a given PWM event.  <a href="group__nrf__pwm__hal.html#gad930f71ea3240c906c1de2d7df081eb1">More...</a><br /></td></tr>
<tr class="separator:gad930f71ea3240c906c1de2d7df081eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91133b0cb008dcf3ce1d457458693bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gaa91133b0cb008dcf3ce1d457458693bc">nrf_pwm_publish_clear</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event)</td></tr>
<tr class="memdesc:gaa91133b0cb008dcf3ce1d457458693bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the publish configuration for a given PWM event.  <a href="group__nrf__pwm__hal.html#gaa91133b0cb008dcf3ce1d457458693bc">More...</a><br /></td></tr>
<tr class="separator:gaa91133b0cb008dcf3ce1d457458693bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f27ff8ab84b2009c1b06bacd24f0a9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga70f27ff8ab84b2009c1b06bacd24f0a9">nrf_pwm_enable</a> (NRF_PWM_Type *p_reg)</td></tr>
<tr class="memdesc:ga70f27ff8ab84b2009c1b06bacd24f0a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the PWM peripheral.  <a href="group__nrf__pwm__hal.html#ga70f27ff8ab84b2009c1b06bacd24f0a9">More...</a><br /></td></tr>
<tr class="separator:ga70f27ff8ab84b2009c1b06bacd24f0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20579ad993b15281e3b0bf6d613ca28c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga20579ad993b15281e3b0bf6d613ca28c">nrf_pwm_disable</a> (NRF_PWM_Type *p_reg)</td></tr>
<tr class="memdesc:ga20579ad993b15281e3b0bf6d613ca28c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the PWM peripheral.  <a href="group__nrf__pwm__hal.html#ga20579ad993b15281e3b0bf6d613ca28c">More...</a><br /></td></tr>
<tr class="separator:ga20579ad993b15281e3b0bf6d613ca28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beaf36df59420d11b90f9994818c8ff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga7beaf36df59420d11b90f9994818c8ff">nrf_pwm_pins_set</a> (NRF_PWM_Type *p_reg, uint32_t out_pins[4])</td></tr>
<tr class="memdesc:ga7beaf36df59420d11b90f9994818c8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for assigning pins to PWM output channels.  <a href="group__nrf__pwm__hal.html#ga7beaf36df59420d11b90f9994818c8ff">More...</a><br /></td></tr>
<tr class="separator:ga7beaf36df59420d11b90f9994818c8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adbf3fa9e5c280ebe16ee61d068aedd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga8adbf3fa9e5c280ebe16ee61d068aedd">nrf_pwm_configure</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">nrf_pwm_clk_t</a> base_clock, <a class="el" href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">nrf_pwm_mode_t</a> mode, uint16_t top_value)</td></tr>
<tr class="memdesc:ga8adbf3fa9e5c280ebe16ee61d068aedd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the PWM peripheral.  <a href="group__nrf__pwm__hal.html#ga8adbf3fa9e5c280ebe16ee61d068aedd">More...</a><br /></td></tr>
<tr class="separator:ga8adbf3fa9e5c280ebe16ee61d068aedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7df73e2e7d7a838e9e14a1608a7e4fa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gad7df73e2e7d7a838e9e14a1608a7e4fa">nrf_pwm_sequence_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, <a class="el" href="structnrf__pwm__sequence__t.html">nrf_pwm_sequence_t</a> const *p_seq)</td></tr>
<tr class="memdesc:gad7df73e2e7d7a838e9e14a1608a7e4fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for defining a sequence of PWM duty cycles.  <a href="group__nrf__pwm__hal.html#gad7df73e2e7d7a838e9e14a1608a7e4fa">More...</a><br /></td></tr>
<tr class="separator:gad7df73e2e7d7a838e9e14a1608a7e4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f8c6e1118d64ab1ba2ab3448d4da78"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gaa4f8c6e1118d64ab1ba2ab3448d4da78">nrf_pwm_seq_ptr_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, uint16_t const *p_values)</td></tr>
<tr class="memdesc:gaa4f8c6e1118d64ab1ba2ab3448d4da78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for modifying the pointer to the duty cycle values in the specified sequence.  <a href="group__nrf__pwm__hal.html#gaa4f8c6e1118d64ab1ba2ab3448d4da78">More...</a><br /></td></tr>
<tr class="separator:gaa4f8c6e1118d64ab1ba2ab3448d4da78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d54e0a43ff425db2cb1facb2959d60"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gab3d54e0a43ff425db2cb1facb2959d60">nrf_pwm_seq_cnt_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, uint16_t length)</td></tr>
<tr class="memdesc:gab3d54e0a43ff425db2cb1facb2959d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for modifying the total number of duty cycle values in the specified sequence.  <a href="group__nrf__pwm__hal.html#gab3d54e0a43ff425db2cb1facb2959d60">More...</a><br /></td></tr>
<tr class="separator:gab3d54e0a43ff425db2cb1facb2959d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecd92f9d618f10fead6f771440ebd53"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga6ecd92f9d618f10fead6f771440ebd53">nrf_pwm_seq_refresh_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, uint32_t refresh)</td></tr>
<tr class="memdesc:ga6ecd92f9d618f10fead6f771440ebd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for modifying the additional number of PWM periods spent on each duty cycle value in the specified sequence.  <a href="group__nrf__pwm__hal.html#ga6ecd92f9d618f10fead6f771440ebd53">More...</a><br /></td></tr>
<tr class="separator:ga6ecd92f9d618f10fead6f771440ebd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e353cc41e9408174f2bbb0552f8abd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga08e353cc41e9408174f2bbb0552f8abd">nrf_pwm_seq_end_delay_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, uint32_t end_delay)</td></tr>
<tr class="memdesc:ga08e353cc41e9408174f2bbb0552f8abd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for modifying the additional time added after the sequence is played.  <a href="group__nrf__pwm__hal.html#ga08e353cc41e9408174f2bbb0552f8abd">More...</a><br /></td></tr>
<tr class="separator:ga08e353cc41e9408174f2bbb0552f8abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c6fcce8a9fe871ca67969598ddb42a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gae1c6fcce8a9fe871ca67969598ddb42a">nrf_pwm_decoder_set</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">nrf_pwm_dec_load_t</a> dec_load, <a class="el" href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">nrf_pwm_dec_step_t</a> dec_step)</td></tr>
<tr class="memdesc:gae1c6fcce8a9fe871ca67969598ddb42a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the mode of loading sequence data from RAM and advancing the sequence.  <a href="group__nrf__pwm__hal.html#gae1c6fcce8a9fe871ca67969598ddb42a">More...</a><br /></td></tr>
<tr class="separator:gae1c6fcce8a9fe871ca67969598ddb42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720bef9070df974d44d07879dfaeff4a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga720bef9070df974d44d07879dfaeff4a">nrf_pwm_loop_set</a> (NRF_PWM_Type *p_reg, uint16_t loop_count)</td></tr>
<tr class="memdesc:ga720bef9070df974d44d07879dfaeff4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the number of times the sequence playback should be performed.  <a href="group__nrf__pwm__hal.html#ga720bef9070df974d44d07879dfaeff4a">More...</a><br /></td></tr>
<tr class="separator:ga720bef9070df974d44d07879dfaeff4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Hardware access layer for managing the Pulse Width Modulation (PWM) peripheral. </p>
<p >Copyright (c) 2015 - 2021, Nordic Semiconductor ASA</p>
<p >All rights reserved.</p>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form, except as embedded into a Nordic Semiconductor ASA integrated circuit in a product or a software update for such product, must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Nordic Semiconductor ASA nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
<li>This software, with or without modification, must only be used with a Nordic Semiconductor ASA integrated circuit.</li>
<li>Any software provided in binary form under this license must not be reverse engineered, decompiled, modified and/or disassembled.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga8479da20e14394fb2388b1be3b879670" name="ga8479da20e14394fb2388b1be3b879670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8479da20e14394fb2388b1be3b879670">&#9670;&nbsp;</a></span>nrf_pwm_clk_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">nrf_pwm_clk_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM base clock frequencies. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a0074030b06b359a6caf1cf00eafd28cc" name="gga8479da20e14394fb2388b1be3b879670a0074030b06b359a6caf1cf00eafd28cc"></a>NRF_PWM_CLK_16MHz&#160;</td><td class="fielddoc"><p >16 MHz / 1 = 16 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a4a67fe77580783f462d89e2a6fcef9c6" name="gga8479da20e14394fb2388b1be3b879670a4a67fe77580783f462d89e2a6fcef9c6"></a>NRF_PWM_CLK_8MHz&#160;</td><td class="fielddoc"><p >16 MHz / 2 = 8 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a64d3ac0932e8dc1b27a4133d56bf06be" name="gga8479da20e14394fb2388b1be3b879670a64d3ac0932e8dc1b27a4133d56bf06be"></a>NRF_PWM_CLK_4MHz&#160;</td><td class="fielddoc"><p >16 MHz / 4 = 4 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670acacabaa47b84f819006fe490792aa50e" name="gga8479da20e14394fb2388b1be3b879670acacabaa47b84f819006fe490792aa50e"></a>NRF_PWM_CLK_2MHz&#160;</td><td class="fielddoc"><p >16 MHz / 8 = 2 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a30e595429e6787e18df7ca04b897bb11" name="gga8479da20e14394fb2388b1be3b879670a30e595429e6787e18df7ca04b897bb11"></a>NRF_PWM_CLK_1MHz&#160;</td><td class="fielddoc"><p >16 MHz / 16 = 1 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a5adb2af103d1968468dd46f572a4a2c5" name="gga8479da20e14394fb2388b1be3b879670a5adb2af103d1968468dd46f572a4a2c5"></a>NRF_PWM_CLK_500kHz&#160;</td><td class="fielddoc"><p >16 MHz / 32 = 500 kHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a52f5dff4d18dac79ea6387f1ed9e0aa0" name="gga8479da20e14394fb2388b1be3b879670a52f5dff4d18dac79ea6387f1ed9e0aa0"></a>NRF_PWM_CLK_250kHz&#160;</td><td class="fielddoc"><p >16 MHz / 64 = 250 kHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a809f569f8bed353ccf5ef237c31a93f1" name="gga8479da20e14394fb2388b1be3b879670a809f569f8bed353ccf5ef237c31a93f1"></a>NRF_PWM_CLK_125kHz&#160;</td><td class="fielddoc"><p >16 MHz / 128 = 125 kHz. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga453888e5feb46774da27499ca1eeafd2" name="ga453888e5feb46774da27499ca1eeafd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga453888e5feb46774da27499ca1eeafd2">&#9670;&nbsp;</a></span>nrf_pwm_dec_load_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">nrf_pwm_dec_load_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM decoder load modes. </p>
<p >The selected mode determines how the sequence data is read from RAM and spread to the compare registers. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362" name="gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362"></a>NRF_PWM_LOAD_COMMON&#160;</td><td class="fielddoc"><p >1st half word (16-bit) used in all PWM channels (0-3). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29" name="gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29"></a>NRF_PWM_LOAD_GROUPED&#160;</td><td class="fielddoc"><p >1st half word (16-bit) used in channels 0 and 1; 2nd word in channels 2 and 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e" name="gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e"></a>NRF_PWM_LOAD_INDIVIDUAL&#160;</td><td class="fielddoc"><p >1st half word (16-bit) used in channel 0; 2nd in channel 1; 3rd in channel 2; 4th in channel 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a" name="gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a"></a>NRF_PWM_LOAD_WAVE_FORM&#160;</td><td class="fielddoc"><p >1st half word (16-bit) used in channel 0; 2nd in channel 1; ... ; 4th as the top value for the pulse generator counter. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae25a7e03c383934d33cda8a049b7dde4" name="gae25a7e03c383934d33cda8a049b7dde4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae25a7e03c383934d33cda8a049b7dde4">&#9670;&nbsp;</a></span>nrf_pwm_dec_step_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">nrf_pwm_dec_step_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM decoder next step modes. </p>
<p >The selected mode determines when the next value from the active sequence is loaded. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae25a7e03c383934d33cda8a049b7dde4aec7f52e96da457170f1a516ea78357a1" name="ggae25a7e03c383934d33cda8a049b7dde4aec7f52e96da457170f1a516ea78357a1"></a>NRF_PWM_STEP_AUTO&#160;</td><td class="fielddoc"><p >Automatically after the current value is played and repeated the requested number of times. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b" name="ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b"></a>NRF_PWM_STEP_TRIGGERED&#160;</td><td class="fielddoc"><p >When the <a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5">NRF_PWM_TASK_NEXTSTEP</a> task is triggered. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4a8ceac653433e4ac8ee8682bdef45bf" name="ga4a8ceac653433e4ac8ee8682bdef45bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8ceac653433e4ac8ee8682bdef45bf">&#9670;&nbsp;</a></span>nrf_pwm_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM events. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfadf20e481b3105e4ef6e6f80423c8192b" name="gga4a8ceac653433e4ac8ee8682bdef45bfadf20e481b3105e4ef6e6f80423c8192b"></a>NRF_PWM_EVENT_STOPPED&#160;</td><td class="fielddoc"><p >Response to STOP task, emitted when PWM pulses are no longer generated. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfaa5bb09f0669ce66b58053dd382a3bcbf" name="gga4a8ceac653433e4ac8ee8682bdef45bfaa5bb09f0669ce66b58053dd382a3bcbf"></a>NRF_PWM_EVENT_SEQSTARTED0&#160;</td><td class="fielddoc"><p >First PWM period started on sequence 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa79aea4fc8f7e536c180a1b5b4c9a2596" name="gga4a8ceac653433e4ac8ee8682bdef45bfa79aea4fc8f7e536c180a1b5b4c9a2596"></a>NRF_PWM_EVENT_SEQSTARTED1&#160;</td><td class="fielddoc"><p >First PWM period started on sequence 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa60bc770e86e8c3e1987b7828c5527e3b" name="gga4a8ceac653433e4ac8ee8682bdef45bfa60bc770e86e8c3e1987b7828c5527e3b"></a>NRF_PWM_EVENT_SEQEND0&#160;</td><td class="fielddoc"><p >Emitted at the end of every sequence 0 when its last value has been read from RAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa250b4184e07ce53864c00aa17f142c3e" name="gga4a8ceac653433e4ac8ee8682bdef45bfa250b4184e07ce53864c00aa17f142c3e"></a>NRF_PWM_EVENT_SEQEND1&#160;</td><td class="fielddoc"><p >Emitted at the end of every sequence 1 when its last value has been read from RAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa2340304c4d850deee64456310c272d13" name="gga4a8ceac653433e4ac8ee8682bdef45bfa2340304c4d850deee64456310c272d13"></a>NRF_PWM_EVENT_PWMPERIODEND&#160;</td><td class="fielddoc"><p >Emitted at the end of each PWM period. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa904f95da3dc44a8e147623f4ae32a268" name="gga4a8ceac653433e4ac8ee8682bdef45bfa904f95da3dc44a8e147623f4ae32a268"></a>NRF_PWM_EVENT_LOOPSDONE&#160;</td><td class="fielddoc"><p >Concatenated sequences have been played the specified number of times. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3f6888e6f40342ef64cf5b9555bd04d5" name="ga3f6888e6f40342ef64cf5b9555bd04d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6888e6f40342ef64cf5b9555bd04d5">&#9670;&nbsp;</a></span>nrf_pwm_int_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5ad7b8b51084d217e44611e4353d8d8a36" name="gga3f6888e6f40342ef64cf5b9555bd04d5ad7b8b51084d217e44611e4353d8d8a36"></a>NRF_PWM_INT_STOPPED_MASK&#160;</td><td class="fielddoc"><p >Interrupt on STOPPED event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a41e26a43feadb28f3fa05b41bee59a4e" name="gga3f6888e6f40342ef64cf5b9555bd04d5a41e26a43feadb28f3fa05b41bee59a4e"></a>NRF_PWM_INT_SEQSTARTED0_MASK&#160;</td><td class="fielddoc"><p >Interrupt on SEQSTARTED[0] event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5ac6ae5c9057a052908572d3b03c7fa5e4" name="gga3f6888e6f40342ef64cf5b9555bd04d5ac6ae5c9057a052908572d3b03c7fa5e4"></a>NRF_PWM_INT_SEQSTARTED1_MASK&#160;</td><td class="fielddoc"><p >Interrupt on SEQSTARTED[1] event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a5bdd3b534ac4b8e538d653f69ce83627" name="gga3f6888e6f40342ef64cf5b9555bd04d5a5bdd3b534ac4b8e538d653f69ce83627"></a>NRF_PWM_INT_SEQEND0_MASK&#160;</td><td class="fielddoc"><p >Interrupt on SEQEND[0] event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a6727da1cd7e51206d5d51702ef249d1e" name="gga3f6888e6f40342ef64cf5b9555bd04d5a6727da1cd7e51206d5d51702ef249d1e"></a>NRF_PWM_INT_SEQEND1_MASK&#160;</td><td class="fielddoc"><p >Interrupt on SEQEND[1] event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a11080b028d0f9714cef68a08be3ad1c2" name="gga3f6888e6f40342ef64cf5b9555bd04d5a11080b028d0f9714cef68a08be3ad1c2"></a>NRF_PWM_INT_PWMPERIODEND_MASK&#160;</td><td class="fielddoc"><p >Interrupt on PWMPERIODEND event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a409117735d39f637f068291dcc5b02be" name="gga3f6888e6f40342ef64cf5b9555bd04d5a409117735d39f637f068291dcc5b02be"></a>NRF_PWM_INT_LOOPSDONE_MASK&#160;</td><td class="fielddoc"><p >Interrupt on LOOPSDONE event. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1f29b190ff13c52895d249e07ebe92cb" name="ga1f29b190ff13c52895d249e07ebe92cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f29b190ff13c52895d249e07ebe92cb">&#9670;&nbsp;</a></span>nrf_pwm_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">nrf_pwm_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM modes of operation. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1f29b190ff13c52895d249e07ebe92cba0b9d394af2cbadb2fd430f73e6b2a28c" name="gga1f29b190ff13c52895d249e07ebe92cba0b9d394af2cbadb2fd430f73e6b2a28c"></a>NRF_PWM_MODE_UP&#160;</td><td class="fielddoc"><p >Up counter (edge-aligned PWM duty cycle). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1f29b190ff13c52895d249e07ebe92cba37eab07de351c4001e96bfe588b5fac7" name="gga1f29b190ff13c52895d249e07ebe92cba37eab07de351c4001e96bfe588b5fac7"></a>NRF_PWM_MODE_UP_AND_DOWN&#160;</td><td class="fielddoc"><p >Up and down counter (center-aligned PWM duty cycle). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga677eee0f6fb961e515018d5cf68d06a6" name="ga677eee0f6fb961e515018d5cf68d06a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga677eee0f6fb961e515018d5cf68d06a6">&#9670;&nbsp;</a></span>nrf_pwm_short_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga677eee0f6fb961e515018d5cf68d06a6">nrf_pwm_short_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM shortcuts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6aea663e579d7f33326625af10b4437024" name="gga677eee0f6fb961e515018d5cf68d06a6aea663e579d7f33326625af10b4437024"></a>NRF_PWM_SHORT_SEQEND0_STOP_MASK&#160;</td><td class="fielddoc"><p >Shortcut between SEQEND[0] event and STOP task. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6add885779b4d8c2f77dd5d53119c17a40" name="gga677eee0f6fb961e515018d5cf68d06a6add885779b4d8c2f77dd5d53119c17a40"></a>NRF_PWM_SHORT_SEQEND1_STOP_MASK&#160;</td><td class="fielddoc"><p >Shortcut between SEQEND[1] event and STOP task. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6ac3db7894c3849c4bc4fa1150799a12d5" name="gga677eee0f6fb961e515018d5cf68d06a6ac3db7894c3849c4bc4fa1150799a12d5"></a>NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK&#160;</td><td class="fielddoc"><p >Shortcut between LOOPSDONE event and SEQSTART[0] task. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6aaefb987c3a650031c75517f6e8aa9221" name="gga677eee0f6fb961e515018d5cf68d06a6aaefb987c3a650031c75517f6e8aa9221"></a>NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK&#160;</td><td class="fielddoc"><p >Shortcut between LOOPSDONE event and SEQSTART[1] task. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6aabc8554ee052151a9d49dafa25321cbe" name="gga677eee0f6fb961e515018d5cf68d06a6aabc8554ee052151a9d49dafa25321cbe"></a>NRF_PWM_SHORT_LOOPSDONE_STOP_MASK&#160;</td><td class="fielddoc"><p >Shortcut between LOOPSDONE event and STOP task. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga11cb9ca8fbb773011a3ad6658914418e" name="ga11cb9ca8fbb773011a3ad6658914418e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cb9ca8fbb773011a3ad6658914418e">&#9670;&nbsp;</a></span>nrf_pwm_task_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM tasks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga11cb9ca8fbb773011a3ad6658914418ea1cdbda5c0c8086b3e22909f93ae2eda8" name="gga11cb9ca8fbb773011a3ad6658914418ea1cdbda5c0c8086b3e22909f93ae2eda8"></a>NRF_PWM_TASK_STOP&#160;</td><td class="fielddoc"><p >Stops PWM pulse generation on all channels at the end of the current PWM period, and stops the sequence playback. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga11cb9ca8fbb773011a3ad6658914418ea0e0eb4565d08c63ccd6b314e8b6b4c90" name="gga11cb9ca8fbb773011a3ad6658914418ea0e0eb4565d08c63ccd6b314e8b6b4c90"></a>NRF_PWM_TASK_SEQSTART0&#160;</td><td class="fielddoc"><p >Starts playback of sequence 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga11cb9ca8fbb773011a3ad6658914418eafcce137014a7767686d57ccb832dcb99" name="gga11cb9ca8fbb773011a3ad6658914418eafcce137014a7767686d57ccb832dcb99"></a>NRF_PWM_TASK_SEQSTART1&#160;</td><td class="fielddoc"><p >Starts playback of sequence 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5" name="gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5"></a>NRF_PWM_TASK_NEXTSTEP&#160;</td><td class="fielddoc"><p >Steps by one value in the current sequence if the decoder is set to <a class="el" href="group__nrf__pwm__hal.html#ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b">NRF_PWM_STEP_TRIGGERED</a> mode. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga8adbf3fa9e5c280ebe16ee61d068aedd" name="ga8adbf3fa9e5c280ebe16ee61d068aedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8adbf3fa9e5c280ebe16ee61d068aedd">&#9670;&nbsp;</a></span>nrf_pwm_configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_configure </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">nrf_pwm_clk_t</a>&#160;</td>
          <td class="paramname"><em>base_clock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">nrf_pwm_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>top_value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the PWM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">base_clock</td><td>Base clock frequency. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Operating mode of the pulse generator counter. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">top_value</td><td>Value up to which the pulse generator counter counts. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae1c6fcce8a9fe871ca67969598ddb42a" name="gae1c6fcce8a9fe871ca67969598ddb42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c6fcce8a9fe871ca67969598ddb42a">&#9670;&nbsp;</a></span>nrf_pwm_decoder_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_decoder_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">nrf_pwm_dec_load_t</a>&#160;</td>
          <td class="paramname"><em>dec_load</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">nrf_pwm_dec_step_t</a>&#160;</td>
          <td class="paramname"><em>dec_step</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the mode of loading sequence data from RAM and advancing the sequence. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dec_load</td><td>Mode of loading sequence data from RAM. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dec_step</td><td>Mode of advancing the active sequence. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga20579ad993b15281e3b0bf6d613ca28c" name="ga20579ad993b15281e3b0bf6d613ca28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20579ad993b15281e3b0bf6d613ca28c">&#9670;&nbsp;</a></span>nrf_pwm_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the PWM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga70f27ff8ab84b2009c1b06bacd24f0a9" name="ga70f27ff8ab84b2009c1b06bacd24f0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70f27ff8ab84b2009c1b06bacd24f0a9">&#9670;&nbsp;</a></span>nrf_pwm_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the PWM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9af55fb22a772c485d81d80eec9661d" name="gab9af55fb22a772c485d81d80eec9661d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9af55fb22a772c485d81d80eec9661d">&#9670;&nbsp;</a></span>nrf_pwm_event_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t nrf_pwm_event_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the specified PWM event register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>PWM event.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the specified event register. </dd></dl>

</div>
</div>
<a id="gae237d9a30374a480a9eacfb3acf9120f" name="gae237d9a30374a480a9eacfb3acf9120f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae237d9a30374a480a9eacfb3acf9120f">&#9670;&nbsp;</a></span>nrf_pwm_event_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool nrf_pwm_event_check </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the state of the PWM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to be checked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The event has been generated. </td></tr>
    <tr><td class="paramname">false</td><td>The event has not been generated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2b76d6876e3a2f98b32de3fbe01b92c8" name="ga2b76d6876e3a2f98b32de3fbe01b92c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b76d6876e3a2f98b32de3fbe01b92c8">&#9670;&nbsp;</a></span>nrf_pwm_event_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_event_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the specified PWM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab88d60651bfde68238727de4aafb498f" name="gab88d60651bfde68238727de4aafb498f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab88d60651bfde68238727de4aafb498f">&#9670;&nbsp;</a></span>nrf_pwm_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_int_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4fe602c1570a31ee1c311fcce97096e3" name="ga4fe602c1570a31ee1c311fcce97096e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fe602c1570a31ee1c311fcce97096e3">&#9670;&nbsp;</a></span>nrf_pwm_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_int_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4b1330f3d8e6d9c90b0bcf331ac20fa6" name="ga4b1330f3d8e6d9c90b0bcf331ac20fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1330f3d8e6d9c90b0bcf331ac20fa6">&#9670;&nbsp;</a></span>nrf_pwm_int_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool nrf_pwm_int_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a>&#160;</td>
          <td class="paramname"><em>pwm_int</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the state of a given interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pwm_int</td><td>Interrupt to be checked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The interrupt is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The interrupt is not enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga247e855765ad5b97b562f6c437278f5f" name="ga247e855765ad5b97b562f6c437278f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga247e855765ad5b97b562f6c437278f5f">&#9670;&nbsp;</a></span>nrf_pwm_int_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_int_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the configuration of PWM interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be set. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga720bef9070df974d44d07879dfaeff4a" name="ga720bef9070df974d44d07879dfaeff4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga720bef9070df974d44d07879dfaeff4a">&#9670;&nbsp;</a></span>nrf_pwm_loop_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_loop_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>loop_count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the number of times the sequence playback should be performed. </p>
<p >This function applies to two-sequence playback (concatenated sequence 0 and 1). A single sequence can be played back only once.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">loop_count</td><td>Number of times to perform the sequence playback. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7beaf36df59420d11b90f9994818c8ff" name="ga7beaf36df59420d11b90f9994818c8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7beaf36df59420d11b90f9994818c8ff">&#9670;&nbsp;</a></span>nrf_pwm_pins_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_pins_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>out_pins</em>[4]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for assigning pins to PWM output channels. </p>
<p >Usage of all PWM output channels is optional. If a given channel is not needed, pass the <a class="el" href="group__nrf__pwm__hal.html#gabf854890a14200d20e7aea8234a16887">NRF_PWM_PIN_NOT_CONNECTED</a> value instead of its pin number.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">out_pins</td><td>Array with pin numbers for individual PWM output channels. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa91133b0cb008dcf3ce1d457458693bc" name="gaa91133b0cb008dcf3ce1d457458693bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91133b0cb008dcf3ce1d457458693bc">&#9670;&nbsp;</a></span>nrf_pwm_publish_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_publish_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the publish configuration for a given PWM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event for which to clear the configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad930f71ea3240c906c1de2d7df081eb1" name="gad930f71ea3240c906c1de2d7df081eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad930f71ea3240c906c1de2d7df081eb1">&#9670;&nbsp;</a></span>nrf_pwm_publish_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_publish_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the publish configuration for a given PWM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event for which to set the configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Channel through which to publish the event. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab3d54e0a43ff425db2cb1facb2959d60" name="gab3d54e0a43ff425db2cb1facb2959d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3d54e0a43ff425db2cb1facb2959d60">&#9670;&nbsp;</a></span>nrf_pwm_seq_cnt_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_seq_cnt_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for modifying the total number of duty cycle values in the specified sequence. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Number of duty cycle values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga08e353cc41e9408174f2bbb0552f8abd" name="ga08e353cc41e9408174f2bbb0552f8abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08e353cc41e9408174f2bbb0552f8abd">&#9670;&nbsp;</a></span>nrf_pwm_seq_end_delay_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_seq_end_delay_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>end_delay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for modifying the additional time added after the sequence is played. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">end_delay</td><td>Number of PWM periods added at the end of the sequence. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa4f8c6e1118d64ab1ba2ab3448d4da78" name="gaa4f8c6e1118d64ab1ba2ab3448d4da78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f8c6e1118d64ab1ba2ab3448d4da78">&#9670;&nbsp;</a></span>nrf_pwm_seq_ptr_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_seq_ptr_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t const *&#160;</td>
          <td class="paramname"><em>p_values</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for modifying the pointer to the duty cycle values in the specified sequence. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_values</td><td>Pointer to an array with duty cycle values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6ecd92f9d618f10fead6f771440ebd53" name="ga6ecd92f9d618f10fead6f771440ebd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ecd92f9d618f10fead6f771440ebd53">&#9670;&nbsp;</a></span>nrf_pwm_seq_refresh_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_seq_refresh_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>refresh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for modifying the additional number of PWM periods spent on each duty cycle value in the specified sequence. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">refresh</td><td>Number of additional PWM periods for each duty cycle value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad7df73e2e7d7a838e9e14a1608a7e4fa" name="gad7df73e2e7d7a838e9e14a1608a7e4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7df73e2e7d7a838e9e14a1608a7e4fa">&#9670;&nbsp;</a></span>nrf_pwm_sequence_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_sequence_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__pwm__sequence__t.html">nrf_pwm_sequence_t</a> const *&#160;</td>
          <td class="paramname"><em>p_seq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for defining a sequence of PWM duty cycles. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_seq</td><td>Pointer to the sequence definition. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8b43af4499ac03ba341f1ff3f84c7604" name="ga8b43af4499ac03ba341f1ff3f84c7604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b43af4499ac03ba341f1ff3f84c7604">&#9670;&nbsp;</a></span>nrf_pwm_shorts_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_shorts_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the specified shortcuts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of shortcuts to be disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadafdf84734852813dc55320e45c86267" name="gadafdf84734852813dc55320e45c86267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadafdf84734852813dc55320e45c86267">&#9670;&nbsp;</a></span>nrf_pwm_shorts_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_shorts_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the specified shortcuts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of shortcuts to be enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga538698f24455fbdd267b3ab2d61ee7ce" name="ga538698f24455fbdd267b3ab2d61ee7ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga538698f24455fbdd267b3ab2d61ee7ce">&#9670;&nbsp;</a></span>nrf_pwm_shorts_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_shorts_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the configuration of PWM shortcuts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Shortcuts configuration to be set. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f2c4da1d9af99bbe6e5a8915ba63bf8" name="ga7f2c4da1d9af99bbe6e5a8915ba63bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2c4da1d9af99bbe6e5a8915ba63bf8">&#9670;&nbsp;</a></span>nrf_pwm_subscribe_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_subscribe_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the subscribe configuration for a given PWM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task for which to clear the configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0a4fa5da9321cb6cfc9e1245ab7675e1" name="ga0a4fa5da9321cb6cfc9e1245ab7675e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a4fa5da9321cb6cfc9e1245ab7675e1">&#9670;&nbsp;</a></span>nrf_pwm_subscribe_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_subscribe_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the subscribe configuration for a given PWM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task for which to set the configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Channel through which to subscribe events. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadd1995c5328c973aac69962ea638a463" name="gadd1995c5328c973aac69962ea638a463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd1995c5328c973aac69962ea638a463">&#9670;&nbsp;</a></span>nrf_pwm_task_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t nrf_pwm_task_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the specified PWM task register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>PWM task.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the specified task register. </dd></dl>

</div>
</div>
<a id="gae979cb6d1cdb43694b017d2d80287ea6" name="gae979cb6d1cdb43694b017d2d80287ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae979cb6d1cdb43694b017d2d80287ea6">&#9670;&nbsp;</a></span>nrf_pwm_task_trigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void nrf_pwm_task_trigger </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for activating the specified PWM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task to be activated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="topicfooter">
<a href="https://github.com/NordicSemiconductor/nrfx/issues" target="_blank">nrfx feedback</a> | <a href="https://devzone.nordicsemi.com/" target="_blank">Nordic DevZone</a> | <a href="http://response.nordicsemi.com/subscribe-to-our-newsletters" target="_blank">Subscribe</a> | Updated <span id="date"/>
<script>
var date = new Date("Thu Dec 9 2021" + " UTC");
document.getElementById("date").innerHTML = date.toJSON().slice(0, 10);
</script>
</div>
</body>
</html>
