Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\projects\prj_fpga_altera\prj_VE-10CL025\cl025_prj\projects\frame_buffer\sopc.qsys --block-symbol-file --output-directory=D:\projects\prj_fpga_altera\prj_VE-10CL025\cl025_prj\projects\frame_buffer\sopc --family="Cyclone 10 LP" --part=10CL025YE144I7G
Progress: Loading frame_buffer/sopc.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding clock_bridge_1 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_1
Progress: Adding clock_bridge_2 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_sync_generator_0 [altera_avalon_video_sync_generator 18.1]
Progress: Parameterizing module video_sync_generator_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sopc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: sopc.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 8 (bits) x 1 (planes)
Info: sopc.video_scaler_0: Change in Resolution: 400 x 300 -> 800 x 600
Info: sopc.video_sync_generator_0: Video Sync Generator will only be supported in Quartus Prime Standard Edition in the future release.
Info: sopc.video_dual_clock_buffer_0.avalon_dc_buffer_source/video_sync_generator_0.in: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: sopc.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\projects\prj_fpga_altera\prj_VE-10CL025\cl025_prj\projects\frame_buffer\sopc.qsys --synthesis=VERILOG --output-directory=D:\projects\prj_fpga_altera\prj_VE-10CL025\cl025_prj\projects\frame_buffer\sopc\synthesis --family="Cyclone 10 LP" --part=10CL025YE144I7G
Progress: Loading frame_buffer/sopc.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding clock_bridge_1 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_1
Progress: Adding clock_bridge_2 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_sync_generator_0 [altera_avalon_video_sync_generator 18.1]
Progress: Parameterizing module video_sync_generator_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sopc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: sopc.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 8 (bits) x 1 (planes)
Info: sopc.video_scaler_0: Change in Resolution: 400 x 300 -> 800 x 600
Info: sopc.video_sync_generator_0: Video Sync Generator will only be supported in Quartus Prime Standard Edition in the future release.
Info: sopc.video_dual_clock_buffer_0.avalon_dc_buffer_source/video_sync_generator_0.in: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: sopc.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: sopc: Generating sopc "sopc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_005.sink2
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src2 and rsp_mux_002.sink3
Info: Inserting clock-crossing logic between video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_altpll_0_pll_slave_cmd_width_adapter.src and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between altpll_0_pll_slave_to_video_pixel_buffer_dma_0_avalon_pixel_dma_master_rsp_width_adapter.src and rsp_mux.sink5
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: altpll_0: "sopc" instantiated altpll "altpll_0"
Info: jtag_uart_0: Starting RTL generation for module 'sopc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_jtag_uart_0 --dir=C:/Users/Visuale/AppData/Local/Temp/alt8231_7347123153111261648.dir/0128_jtag_uart_0_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8231_7347123153111261648.dir/0128_jtag_uart_0_gen//sopc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'sopc_jtag_uart_0'
Info: jtag_uart_0: "sopc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'sopc_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sopc_new_sdram_controller_0 --dir=C:/Users/Visuale/AppData/Local/Temp/alt8231_7347123153111261648.dir/0129_new_sdram_controller_0_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8231_7347123153111261648.dir/0129_new_sdram_controller_0_gen//sopc_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'sopc_new_sdram_controller_0'
Info: new_sdram_controller_0: "sopc" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "sopc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'sopc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_onchip_memory2_0 --dir=C:/Users/Visuale/AppData/Local/Temp/alt8231_7347123153111261648.dir/0130_onchip_memory2_0_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8231_7347123153111261648.dir/0130_onchip_memory2_0_gen//sopc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'sopc_onchip_memory2_0'
Info: onchip_memory2_0: "sopc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys_0: "sopc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "sopc" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_pixel_buffer_dma_0: Starting Generation of VGA Pixel Buffer
Info: video_pixel_buffer_dma_0: "sopc" instantiated altera_up_avalon_video_pixel_buffer_dma "video_pixel_buffer_dma_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "sopc" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "sopc" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: video_sync_generator_0: "sopc" instantiated altera_avalon_video_sync_generator "video_sync_generator_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sopc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sopc" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "sopc" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "sopc" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "sopc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sopc_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64//eperlcmd.exe -I D:/dev/intel/18.1/quartus/bin64//perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sopc_nios2_gen2_0_cpu --dir=C:/Users/Visuale/AppData/Local/Temp/alt8231_7347123153111261648.dir/0139_cpu_gen/ --quartus_bindir=D:/dev/intel/18.1/quartus/bin64/ --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8231_7347123153111261648.dir/0139_cpu_gen//sopc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.12.02 00:31:49 (*) Starting Nios II generation
Info: cpu: # 2019.12.02 00:31:49 (*)   Checking for plaintext license.
Info: cpu: # 2019.12.02 00:31:50 (*)   Couldn't query license setup in Quartus directory D:/dev/intel/18.1/quartus/bin64/
Info: cpu: # 2019.12.02 00:31:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.12.02 00:31:50 (*)   Plaintext license not found.
Info: cpu: # 2019.12.02 00:31:50 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.12.02 00:31:51 (*)   Couldn't query license setup in Quartus directory D:/dev/intel/18.1/quartus/bin64/
Info: cpu: # 2019.12.02 00:31:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.12.02 00:31:51 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.12.02 00:31:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.12.02 00:31:51 (*)   Creating all objects for CPU
Info: cpu: # 2019.12.02 00:31:51 (*)     Testbench
Info: cpu: # 2019.12.02 00:31:51 (*)     Instruction decoding
Info: cpu: # 2019.12.02 00:31:51 (*)       Instruction fields
Info: cpu: # 2019.12.02 00:31:51 (*)       Instruction decodes
Info: cpu: # 2019.12.02 00:31:52 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.12.02 00:31:52 (*)       Instruction controls
Info: cpu: # 2019.12.02 00:31:52 (*)     Pipeline frontend
Info: cpu: # 2019.12.02 00:31:52 (*)     Pipeline backend
Info: cpu: # 2019.12.02 00:31:55 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.12.02 00:31:57 (*)   Creating encrypted RTL
Info: cpu: # 2019.12.02 00:31:58 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sopc_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"
Info: video_pixel_buffer_dma_0_avalon_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "video_pixel_buffer_dma_0_avalon_control_slave_translator"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent"
Info: video_pixel_buffer_dma_0_avalon_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "video_pixel_buffer_dma_0_avalon_control_slave_agent"
Info: video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/frame_buffer/sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: sopc: Done "sopc" with 52 modules, 84 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
