#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000270c4cc60d0 .scope module, "tb_testbench" "tb_testbench" 2 3;
 .timescale -9 -12;
v00000270c4c869b0_0 .net "Q", 0 0, v00000270c4c8d6b0_0;  1 drivers
v00000270c4c86a50_0 .net "clk", 0 0, v00000270c4c86870_0;  1 drivers
v00000270c4c86af0_0 .net "d", 0 0, v00000270c4c86910_0;  1 drivers
E_00000270c4c88fd0 .event anyedge, v00000270c4c8d6b0_0, v00000270c4cd6810_0, v00000270c4c87120_0;
S_00000270c4c8d520 .scope module, "dut" "latch" 2 10, 3 1 0, S_00000270c4cc60d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qb";
L_00000270c4c8d980 .functor NOT 1, v00000270c4c8d6b0_0, C4<0>, C4<0>, C4<0>;
v00000270c4c87120_0 .net "CLK", 0 0, v00000270c4c86870_0;  alias, 1 drivers
v00000270c4cd6810_0 .net "D", 0 0, v00000270c4c86910_0;  alias, 1 drivers
v00000270c4c8d6b0_0 .var "Q", 0 0;
v00000270c4c8d750_0 .net "Qb", 0 0, L_00000270c4c8d980;  1 drivers
E_00000270c4c888d0 .event anyedge, v00000270c4cd6810_0, v00000270c4c87120_0;
S_00000270c4c8d7f0 .scope module, "tester" "latch_test" 2 7, 4 1 0, S_00000270c4cc60d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "t1";
    .port_info 1 /OUTPUT 1 "t2";
    .port_info 2 /INPUT 1 "p";
v00000270c4c867d0_0 .net "p", 0 0, v00000270c4c8d6b0_0;  alias, 1 drivers
v00000270c4c86870_0 .var "t1", 0 0;
v00000270c4c86910_0 .var "t2", 0 0;
    .scope S_00000270c4c8d7f0;
T_0 ;
T_0.0 ;
    %delay 50000, 0;
    %load/vec4 v00000270c4c86870_0;
    %inv;
    %store/vec4 v00000270c4c86870_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_00000270c4c8d7f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270c4c86870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270c4c86910_0, 0, 1;
    %delay 75000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270c4c86910_0, 0, 1;
    %delay 85000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270c4c86910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270c4c86910_0, 0, 1;
    %delay 35000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270c4c86910_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270c4c86910_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 4 35 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000270c4c8d520;
T_2 ;
    %wait E_00000270c4c888d0;
    %load/vec4 v00000270c4c87120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000270c4cd6810_0;
    %assign/vec4 v00000270c4c8d6b0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000270c4cc60d0;
T_3 ;
    %wait E_00000270c4c88fd0;
    %delay 1000, 0;
    %vpi_call 2 17 "$display", "%b %b %b", v00000270c4c86a50_0, v00000270c4c86af0_0, v00000270c4c869b0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000270c4cc60d0;
T_4 ;
    %vpi_call 2 21 "$dumpfile", "tb_test_out.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000270c4c8d520 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_testbench.v";
    "latch.v";
    "latch_test.v";
