Test Case | Inputs (a, b, c) | Observed (r1, im1, r2, im2) | Expected (r1, im1, r2, im2) | Latency (cycles) | Result
0 | 00010000, ffff0000, fffe0000 | 00000000, 00000000, 00000000, 00000000 | ffff0000, 00000000, 00020000, 00000000 | 13 | Failure
1 | 00010000, ffff0000, ffa60000 | 00000000, 00000000, 00000000, 00000000 | fff70000, 00000000, 000a0000, 00000000 | 0 | Failure
2 | 00010000, ffff0000, ffd60000 | ffff0000, ffff0000, ffff0000, ffff0000 | fffa0000, 00000000, 00070000, 00000000 | 5 | Failure
3 | 00010000, 000f0000, 00360000 | 00010000, 00000000, 00000000, 00000000 | fff70000, 00000000, fffa0000, 00000000 | 0 | Failure
4 | 00010000, fffc0000, ffe00000 | 00000000, 00000000, 00000000, 00000000 | fffc0000, 00000000, 00080000, 00000000 | 0 | Failure
5 | 00010000, fff60000, 00180000 | 00000000, 00000000, 00000000, 00010000 | 00040000, 00000000, 00060000, 00000000 | 0 | Failure
6 | 00010000, fffa0000, 00050000 | 00000000, ffff0000, ffff0000, 00000000 | 00010000, 00000000, 00050000, 00000000 | 0 | Failure
7 | 00010000, fffa0000, 00050000 | 00000000, 00000000, 00000000, 00000000 | 00010000, 00000000, 00050000, 00000000 | 0 | Failure
8 | 00010000, fff90000, ffee0000 | 00000000, 00000000, 00000000, 00000000 | fffe0000, 00000000, 00090000, 00000000 | 0 | Failure
