<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WB32F10x Standard Peripherals Firmware Library: RCC_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">WB32F10x Standard Peripherals Firmware Library
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle">
<div class="title">RCC_TypeDef结构体 参考<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__wb32f10x.html">Wb32f10x</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:a50dafb1d6bdf661e1451e56beee6b40f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a50dafb1d6bdf661e1451e56beee6b40f">PLLPRE</a></td></tr>
<tr class="separator:a50dafb1d6bdf661e1451e56beee6b40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa14fe6b52f71b82dab7f0ca22bc22b6c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa14fe6b52f71b82dab7f0ca22bc22b6c">PLLSRC</a></td></tr>
<tr class="separator:aa14fe6b52f71b82dab7f0ca22bc22b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5293998e9f6de214d66d946056a774d3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a5293998e9f6de214d66d946056a774d3">MAINCLKSRC</a></td></tr>
<tr class="separator:a5293998e9f6de214d66d946056a774d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00fdcaee47a92622e9316e267c949a5c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a00fdcaee47a92622e9316e267c949a5c">MAINCLKUEN</a></td></tr>
<tr class="separator:a00fdcaee47a92622e9316e267c949a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf0de14364d19d9f9e68f3b62f6e10b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aabf0de14364d19d9f9e68f3b62f6e10b">USBPRE</a></td></tr>
<tr class="separator:aabf0de14364d19d9f9e68f3b62f6e10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbfdbd1e331029af5466eed37e17ae8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a1cbfdbd1e331029af5466eed37e17ae8">AHBPRE</a></td></tr>
<tr class="separator:a1cbfdbd1e331029af5466eed37e17ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3d870654c958ca94fe096c82404ed5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a3a3d870654c958ca94fe096c82404ed5">APB1PRE</a></td></tr>
<tr class="separator:a3a3d870654c958ca94fe096c82404ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730a73958cef8e788ac3bdbb68505472"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a730a73958cef8e788ac3bdbb68505472">APB2PRE</a></td></tr>
<tr class="separator:a730a73958cef8e788ac3bdbb68505472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe828cf711cbacd1cc73f8d705f8373"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aebe828cf711cbacd1cc73f8d705f8373">MCLKPRE</a></td></tr>
<tr class="separator:aebe828cf711cbacd1cc73f8d705f8373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029a8f889eeb62104fefdd17c929c8c9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a029a8f889eeb62104fefdd17c929c8c9">I2SPRE</a></td></tr>
<tr class="separator:a029a8f889eeb62104fefdd17c929c8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cd76537bf26d0d040f372e2cb9497f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a85cd76537bf26d0d040f372e2cb9497f">MCLKSRC</a></td></tr>
<tr class="separator:a85cd76537bf26d0d040f372e2cb9497f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d1e8cd70598b625554c975a614d5ff"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a11d1e8cd70598b625554c975a614d5ff">USBFIFOCLKSRC</a></td></tr>
<tr class="separator:a11d1e8cd70598b625554c975a614d5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ae87da728d58c672b31e85ff67e48b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a71ae87da728d58c672b31e85ff67e48b">MCOSEL</a></td></tr>
<tr class="separator:a71ae87da728d58c672b31e85ff67e48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad917d93e0481919febb7b0373d2124f1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad917d93e0481919febb7b0373d2124f1">AHBENR0</a></td></tr>
<tr class="separator:ad917d93e0481919febb7b0373d2124f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab764b69ad253d9ecf6b555297903c5f4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab764b69ad253d9ecf6b555297903c5f4">AHBENR1</a></td></tr>
<tr class="separator:ab764b69ad253d9ecf6b555297903c5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b8df2fab50050ba0b96fc99df11f8c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab7b8df2fab50050ba0b96fc99df11f8c">AHBENR2</a></td></tr>
<tr class="separator:ab7b8df2fab50050ba0b96fc99df11f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a99713bfac5191eb922437297367e41"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0a99713bfac5191eb922437297367e41">APB1ENR</a></td></tr>
<tr class="separator:a0a99713bfac5191eb922437297367e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fe3227828d1c25257299dfc0d5c2f2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a77fe3227828d1c25257299dfc0d5c2f2">APB2ENR</a></td></tr>
<tr class="separator:a77fe3227828d1c25257299dfc0d5c2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa70d795ffe61b2e115a24867fe1412f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#afa70d795ffe61b2e115a24867fe1412f">RESERVED2</a> [3]</td></tr>
<tr class="separator:afa70d795ffe61b2e115a24867fe1412f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a4cca583dab347382c482066a1bf0c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac3a4cca583dab347382c482066a1bf0c">RNGCLKENR</a></td></tr>
<tr class="separator:ac3a4cca583dab347382c482066a1bf0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac446d57925f0bf73ebdad9b90e98fc6e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac446d57925f0bf73ebdad9b90e98fc6e">PCLKENR</a></td></tr>
<tr class="separator:ac446d57925f0bf73ebdad9b90e98fc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98688cbf01be7e62d92cb368a73ca5e5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a98688cbf01be7e62d92cb368a73ca5e5">IWDGCLKENR</a></td></tr>
<tr class="separator:a98688cbf01be7e62d92cb368a73ca5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:ac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f42f55566be3be614f1ec6370ee2ca"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac1f42f55566be3be614f1ec6370ee2ca">USBCLKENR</a></td></tr>
<tr class="separator:ac1f42f55566be3be614f1ec6370ee2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa58a6d8398ff4ee9b44d2234de46d5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#abfa58a6d8398ff4ee9b44d2234de46d5">I2SCLKENR</a></td></tr>
<tr class="separator:abfa58a6d8398ff4ee9b44d2234de46d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1ec91e99ce507e86ff8e90b71e04e7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6b1ec91e99ce507e86ff8e90b71e04e7">SPIS1CLKENR</a></td></tr>
<tr class="separator:a6b1ec91e99ce507e86ff8e90b71e04e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace54dfacf927e8c78e671939411f9e9b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ace54dfacf927e8c78e671939411f9e9b">SPIS2CLKENR</a></td></tr>
<tr class="separator:ace54dfacf927e8c78e671939411f9e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05133efb959110db3bc21be9218b0299"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a05133efb959110db3bc21be9218b0299">USBFIFOCLKENR</a></td></tr>
<tr class="separator:a05133efb959110db3bc21be9218b0299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0eb05794aeee3b4ed69c8fe54c9be3b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac0eb05794aeee3b4ed69c8fe54c9be3b">RESERVED5</a> [2]</td></tr>
<tr class="separator:ac0eb05794aeee3b4ed69c8fe54c9be3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa483fdecaf16787911606bbe070eab1b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa483fdecaf16787911606bbe070eab1b">AHBRSTR1</a></td></tr>
<tr class="separator:aa483fdecaf16787911606bbe070eab1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540dca302294444f48c31655a7496a3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a540dca302294444f48c31655a7496a3a">RESERVED6</a></td></tr>
<tr class="separator:a540dca302294444f48c31655a7496a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af009fbd1259f71b56de38fda7d52a83c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af009fbd1259f71b56de38fda7d52a83c">APB1RSTR</a></td></tr>
<tr class="separator:af009fbd1259f71b56de38fda7d52a83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb101a73bd9d44a0aa1e076441b8b4f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a4fb101a73bd9d44a0aa1e076441b8b4f">APB2RSTR</a></td></tr>
<tr class="separator:a4fb101a73bd9d44a0aa1e076441b8b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609715cee159355fc73286bac021a11f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a609715cee159355fc73286bac021a11f">RESERVED7</a> [8]</td></tr>
<tr class="separator:a609715cee159355fc73286bac021a11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d561bab2a4690f1d971fb5dddf9ee1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ae7d561bab2a4690f1d971fb5dddf9ee1">I2SCLKRSTR</a></td></tr>
<tr class="separator:ae7d561bab2a4690f1d971fb5dddf9ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0181cab006612b0c18e72c734ac9a415"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0181cab006612b0c18e72c734ac9a415">RESERVED8</a> [3]</td></tr>
<tr class="separator:a0181cab006612b0c18e72c734ac9a415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02ef4a54c78481a25bd9234bf144faa"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac02ef4a54c78481a25bd9234bf144faa">CLRRSTSTAT</a></td></tr>
<tr class="separator:ac02ef4a54c78481a25bd9234bf144faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca54fc7a1da0079522b565996f9f80d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7ca54fc7a1da0079522b565996f9f80d">RESERVED9</a> [2]</td></tr>
<tr class="separator:a7ca54fc7a1da0079522b565996f9f80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedbbe6e6d295199469cbf75f40f99e8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aaedbbe6e6d295199469cbf75f40f99e8">BDRSTR</a></td></tr>
<tr class="separator:aaedbbe6e6d295199469cbf75f40f99e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18858f761b6962c46dba62185fdd6f49"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a18858f761b6962c46dba62185fdd6f49">LSI2RTCENR</a></td></tr>
<tr class="separator:a18858f761b6962c46dba62185fdd6f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e3b2db7a60e584bbc82bf65c0e075d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a42e3b2db7a60e584bbc82bf65c0e075d">HSE2RTCENR</a></td></tr>
<tr class="separator:a42e3b2db7a60e584bbc82bf65c0e075d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d552323802fb4dd0bac95a02e814f0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a57d552323802fb4dd0bac95a02e814f0">RESERVED10</a> [8]</td></tr>
<tr class="separator:a57d552323802fb4dd0bac95a02e814f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201e0ee785697294ce5689ab43025353"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a201e0ee785697294ce5689ab43025353">RSTSTAT</a></td></tr>
<tr class="separator:a201e0ee785697294ce5689ab43025353"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="ad917d93e0481919febb7b0373d2124f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad917d93e0481919febb7b0373d2124f1">&#9670;&nbsp;</a></span>AHBENR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t AHBENR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock enable register 0, Address offset: 0x03C </p>

</div>
</div>
<a id="ab764b69ad253d9ecf6b555297903c5f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab764b69ad253d9ecf6b555297903c5f4">&#9670;&nbsp;</a></span>AHBENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t AHBENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock enable register 1, Address offset: 0x040 </p>

</div>
</div>
<a id="ab7b8df2fab50050ba0b96fc99df11f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b8df2fab50050ba0b96fc99df11f8c">&#9670;&nbsp;</a></span>AHBENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t AHBENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral clock enable register 2, Address offset: 0x044 </p>

</div>
</div>
<a id="a1cbfdbd1e331029af5466eed37e17ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbfdbd1e331029af5466eed37e17ae8">&#9670;&nbsp;</a></span>AHBPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t AHBPRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB prescaler register, Address offset: 0x018 </p>

</div>
</div>
<a id="aa483fdecaf16787911606bbe070eab1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa483fdecaf16787911606bbe070eab1b">&#9670;&nbsp;</a></span>AHBRSTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t AHBRSTR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB peripheral reset register 1, Address offset: 0x088 </p>

</div>
</div>
<a id="a0a99713bfac5191eb922437297367e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a99713bfac5191eb922437297367e41">&#9670;&nbsp;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x048 </p>

</div>
</div>
<a id="a3a3d870654c958ca94fe096c82404ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a3d870654c958ca94fe096c82404ed5">&#9670;&nbsp;</a></span>APB1PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t APB1PRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 prescaler register, Address offset: 0x01C </p>

</div>
</div>
<a id="af009fbd1259f71b56de38fda7d52a83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af009fbd1259f71b56de38fda7d52a83c">&#9670;&nbsp;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x090 </p>

</div>
</div>
<a id="a77fe3227828d1c25257299dfc0d5c2f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77fe3227828d1c25257299dfc0d5c2f2">&#9670;&nbsp;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x04C </p>

</div>
</div>
<a id="a730a73958cef8e788ac3bdbb68505472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730a73958cef8e788ac3bdbb68505472">&#9670;&nbsp;</a></span>APB2PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t APB2PRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 prescaler register, Address offset: 0x020 </p>

</div>
</div>
<a id="a4fb101a73bd9d44a0aa1e076441b8b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fb101a73bd9d44a0aa1e076441b8b4f">&#9670;&nbsp;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x094 </p>

</div>
</div>
<a id="aaedbbe6e6d295199469cbf75f40f99e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedbbe6e6d295199469cbf75f40f99e8">&#9670;&nbsp;</a></span>BDRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t BDRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Batt domain reset register, Address offset: 0x0D4 </p>

</div>
</div>
<a id="ac02ef4a54c78481a25bd9234bf144faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02ef4a54c78481a25bd9234bf144faa">&#9670;&nbsp;</a></span>CLRRSTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t CLRRSTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clear reset status register, Address offset: 0x0C8 </p>

</div>
</div>
<a id="a42e3b2db7a60e584bbc82bf65c0e075d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e3b2db7a60e584bbc82bf65c0e075d">&#9670;&nbsp;</a></span>HSE2RTCENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t HSE2RTCENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC HSE to RTC clock enable register, Address offset: 0x0DC </p>

</div>
</div>
<a id="abfa58a6d8398ff4ee9b44d2234de46d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa58a6d8398ff4ee9b44d2234de46d5">&#9670;&nbsp;</a></span>I2SCLKENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t I2SCLKENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC I2S SCLK enable register, Address offset: 0x070 </p>

</div>
</div>
<a id="ae7d561bab2a4690f1d971fb5dddf9ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d561bab2a4690f1d971fb5dddf9ee1">&#9670;&nbsp;</a></span>I2SCLKRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t I2SCLKRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC I2S SCLK reset register, Address offset: 0x0B8 </p>

</div>
</div>
<a id="a029a8f889eeb62104fefdd17c929c8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029a8f889eeb62104fefdd17c929c8c9">&#9670;&nbsp;</a></span>I2SPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t I2SPRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC I2S prescaler register, Address offset: 0x028 </p>

</div>
</div>
<a id="a98688cbf01be7e62d92cb368a73ca5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98688cbf01be7e62d92cb368a73ca5e5">&#9670;&nbsp;</a></span>IWDGCLKENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t IWDGCLKENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC IWDG clock enable register, Address offset: 0x064 </p>

</div>
</div>
<a id="a18858f761b6962c46dba62185fdd6f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18858f761b6962c46dba62185fdd6f49">&#9670;&nbsp;</a></span>LSI2RTCENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t LSI2RTCENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC LSI to RTC clock enable register, Address offset: 0x0D8 </p>

</div>
</div>
<a id="a5293998e9f6de214d66d946056a774d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5293998e9f6de214d66d946056a774d3">&#9670;&nbsp;</a></span>MAINCLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t MAINCLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC main clock source register, Address offset: 0x008 </p>

</div>
</div>
<a id="a00fdcaee47a92622e9316e267c949a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00fdcaee47a92622e9316e267c949a5c">&#9670;&nbsp;</a></span>MAINCLKUEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t MAINCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC main clock update enable register, Address offset: 0x00C </p>

</div>
</div>
<a id="aebe828cf711cbacd1cc73f8d705f8373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe828cf711cbacd1cc73f8d705f8373">&#9670;&nbsp;</a></span>MCLKPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t MCLKPRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC MCLK prescaler register, Address offset: 0x024 </p>

</div>
</div>
<a id="a85cd76537bf26d0d040f372e2cb9497f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cd76537bf26d0d040f372e2cb9497f">&#9670;&nbsp;</a></span>MCLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t MCLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC MCLK source register, Address offset: 0x02C </p>

</div>
</div>
<a id="a71ae87da728d58c672b31e85ff67e48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ae87da728d58c672b31e85ff67e48b">&#9670;&nbsp;</a></span>MCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t MCOSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC MCO select register, Address offset: 0x038 </p>

</div>
</div>
<a id="ac446d57925f0bf73ebdad9b90e98fc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac446d57925f0bf73ebdad9b90e98fc6e">&#9670;&nbsp;</a></span>PCLKENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PCLKENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC panel PCLK clock enable register, Address offset: 0x060 </p>

</div>
</div>
<a id="a50dafb1d6bdf661e1451e56beee6b40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50dafb1d6bdf661e1451e56beee6b40f">&#9670;&nbsp;</a></span>PLLPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PLLPRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL prescaler register, Address offset: 0x000 </p>

</div>
</div>
<a id="aa14fe6b52f71b82dab7f0ca22bc22b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14fe6b52f71b82dab7f0ca22bc22b6c">&#9670;&nbsp;</a></span>PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PLLSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL source register, Address offset: 0x004 </p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x010 </p>

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x030 </p>

</div>
</div>
<a id="a57d552323802fb4dd0bac95a02e814f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d552323802fb4dd0bac95a02e814f0">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E0 - 0x0FC </p>

</div>
</div>
<a id="afa70d795ffe61b2e115a24867fe1412f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa70d795ffe61b2e115a24867fe1412f">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x050 - 0x058 </p>

</div>
</div>
<a id="ac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0018930ee9f18afda25b695b9a4ec16">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x068 </p>

</div>
</div>
<a id="ac0eb05794aeee3b4ed69c8fe54c9be3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0eb05794aeee3b4ed69c8fe54c9be3b">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x080 - 0x084 </p>

</div>
</div>
<a id="a540dca302294444f48c31655a7496a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540dca302294444f48c31655a7496a3a">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x08C </p>

</div>
</div>
<a id="a609715cee159355fc73286bac021a11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609715cee159355fc73286bac021a11f">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x098 - 0x0B4 </p>

</div>
</div>
<a id="a0181cab006612b0c18e72c734ac9a415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0181cab006612b0c18e72c734ac9a415">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0BC - 0x0C4 </p>

</div>
</div>
<a id="a7ca54fc7a1da0079522b565996f9f80d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca54fc7a1da0079522b565996f9f80d">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0CC - 0x0D0 </p>

</div>
</div>
<a id="ac3a4cca583dab347382c482066a1bf0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a4cca583dab347382c482066a1bf0c">&#9670;&nbsp;</a></span>RNGCLKENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t RNGCLKENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC RNG clock enable register, Address offset: 0x05C </p>

</div>
</div>
<a id="a201e0ee785697294ce5689ab43025353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201e0ee785697294ce5689ab43025353">&#9670;&nbsp;</a></span>RSTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t RSTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC reset status register, Address offset: 0x100 </p>

</div>
</div>
<a id="a6b1ec91e99ce507e86ff8e90b71e04e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1ec91e99ce507e86ff8e90b71e04e7">&#9670;&nbsp;</a></span>SPIS1CLKENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SPIS1CLKENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC SPIS1 clock enable register, Address offset: 0x074 </p>

</div>
</div>
<a id="ace54dfacf927e8c78e671939411f9e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace54dfacf927e8c78e671939411f9e9b">&#9670;&nbsp;</a></span>SPIS2CLKENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SPIS2CLKENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC SPIS2 clock enable register, Address offset: 0x078 </p>

</div>
</div>
<a id="ac1f42f55566be3be614f1ec6370ee2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f42f55566be3be614f1ec6370ee2ca">&#9670;&nbsp;</a></span>USBCLKENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBCLKENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC USB clock enable register, Address offset: 0x06C </p>

</div>
</div>
<a id="a05133efb959110db3bc21be9218b0299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05133efb959110db3bc21be9218b0299">&#9670;&nbsp;</a></span>USBFIFOCLKENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBFIFOCLKENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC USB FIFO clock enable register, Address offset: 0x07C </p>

</div>
</div>
<a id="a11d1e8cd70598b625554c975a614d5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d1e8cd70598b625554c975a614d5ff">&#9670;&nbsp;</a></span>USBFIFOCLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBFIFOCLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC USB FIFO clock source register, Address offset: 0x034 </p>

</div>
</div>
<a id="aabf0de14364d19d9f9e68f3b62f6e10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf0de14364d19d9f9e68f3b62f6e10b">&#9670;&nbsp;</a></span>USBPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t USBPRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC USB prescaler register, Address offset: 0x014 </p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li><a class="el" href="wb32f10x_8h_source.html">wb32f10x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by Westberry Technology (ChangZhou) Corp., Ltd. All rights reserved.
</small></address>
</body>
</html>
