==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 242.879 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:162:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:163:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:106:37)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:106:64)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:106:81)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:106:98)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:134:88)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:134:102)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:134:119)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:134:136)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.44 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.42 seconds; current allocated memory: 246.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,041 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,322 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,069 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,829 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,379,772 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,176 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,177 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,392 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,313 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,304 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,304 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,304 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,331 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,425 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_143_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:143:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_144_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:144:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:145:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:113:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:114:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_5' (code_generated.cpp:143:20) in function 'task1' completely with a factor of 48 (code_generated.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_6' (code_generated.cpp:144:43) in function 'task1' completely with a factor of 1 (code_generated.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_7' (code_generated.cpp:145:47) in function 'task1' completely with a factor of 8 (code_generated.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_4' (code_generated.cpp:113:20) in function 'task0' completely with a factor of 240 (code_generated.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_5' (code_generated.cpp:114:39) in function 'task0' completely with a factor of 4 (code_generated.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_C(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 8ul>::_S_ref(float const (&) [8], unsigned long)' into 'std::array<float, 8ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'load_A(float (*) [200], hls::vector<float, 8ul>*)' (code_generated.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'load_B(float (*) [200], hls::vector<float, 8ul>*)' (code_generated.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_C(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:71:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:174:8)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 48 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (code_generated.cpp:175:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 48 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (code_generated.cpp:176:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 256-bits
INFO: [HLS 214-115] Multiple burst reads of length 3600 and bit width 512 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 6000 and bit width 256 in loop 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 6000 and bit width 256 in loop 'VITIS_LOOP_56_1'(code_generated.cpp:56:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:56:19)
INFO: [HLS 214-115] Multiple burst writes of length 3600 and bit width 512 in loop 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:73:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 152.54 seconds. CPU system time: 1.18 seconds. Elapsed time: 168.08 seconds; current allocated memory: 252.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 252.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 85.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 85.66 seconds; current allocated memory: 275.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.12 seconds; current allocated memory: 314.199 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (code_generated.cpp:133:1) in function 'compute_operation_task1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 219.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 219.46 seconds; current allocated memory: 353.867 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_140_3'(code_generated.cpp:140:31) and 'VITIS_LOOP_141_4'(code_generated.cpp:141:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_1'(code_generated.cpp:138:23) and 'VITIS_LOOP_140_3'(code_generated.cpp:140:31) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) and 'VITIS_LOOP_74_2'(code_generated.cpp:74:26) in function 'store_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_56_1'(code_generated.cpp:56:19) and 'VITIS_LOOP_57_2'(code_generated.cpp:57:26) in function 'load_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) and 'VITIS_LOOP_40_2'(code_generated.cpp:40:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_3' (code_generated.cpp:140:31) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_1' (code_generated.cpp:138:23) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (code_generated.cpp:73:19) in function 'store_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (code_generated.cpp:56:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (code_generated.cpp:39:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 172.76 seconds. CPU system time: 0.1 seconds. Elapsed time: 177.79 seconds; current allocated memory: 551.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.55 seconds. CPU system time: 0.09 seconds. Elapsed time: 19.96 seconds; current allocated memory: 591.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 591.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.25 seconds; current allocated memory: 591.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.31 seconds; current allocated memory: 591.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
WARNING: [HLS 200-871] Estimated clock period (3.097 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [396]  (0.387 ns)
	'load' operation 5 bit ('indvar_load', code_generated.cpp:40) on local variable 'indvar' [400]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', code_generated.cpp:40) [412]  (0.707 ns)
	'select' operation 8 bit ('select_ln39_1', code_generated.cpp:39) [414]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln39', code_generated.cpp:39) [416]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0 seconds. Elapsed time: 6.97 seconds; current allocated memory: 591.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.93 seconds; current allocated memory: 591.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 591.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 6.83 seconds; current allocated memory: 591.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'
WARNING: [HLS 200-871] Estimated clock period (3.097 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [396]  (0.387 ns)
	'load' operation 5 bit ('indvar_load', code_generated.cpp:57) on local variable 'indvar' [400]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', code_generated.cpp:57) [412]  (0.707 ns)
	'select' operation 8 bit ('select_ln56_1', code_generated.cpp:56) [414]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln56', code_generated.cpp:56) [416]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 5.03 seconds; current allocated memory: 598.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.54 seconds; current allocated memory: 598.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 598.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.17 seconds; current allocated memory: 598.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_operation_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_operation_task0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'compute_operation_task0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 598.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 2.55 seconds; current allocated memory: 598.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_111_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 17.53 seconds; current allocated memory: 637.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.28 seconds; current allocated memory: 651.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_operation_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_operation_task1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, function 'compute_operation_task1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.77 seconds; current allocated memory: 654.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 654.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1_VITIS_LOOP_140_3_VITIS_LOOP_141_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 198, loop 'VITIS_LOOP_138_1_VITIS_LOOP_140_3_VITIS_LOOP_141_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 816.82 seconds. CPU system time: 0.18 seconds. Elapsed time: 827.94 seconds; current allocated memory: 857.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.52 seconds; current allocated memory: 857.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 16.36 seconds; current allocated memory: 857.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 5.02 seconds; current allocated memory: 857.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.73 seconds; current allocated memory: 857.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 5.67 seconds; current allocated memory: 857.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.64 seconds; current allocated memory: 857.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.68 seconds; current allocated memory: 857.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 36480 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.9 seconds; current allocated memory: 860.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C' is 38400 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.94 seconds; current allocated memory: 920.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' is 14976 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 17.38 seconds; current allocated memory: 934.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 15744 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.89 seconds; current allocated memory: 960.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' pipeline 'VITIS_LOOP_56_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' is 14976 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 23.78 seconds; current allocated memory: 972.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B' is 15744 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.58 seconds; current allocated memory: 998.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_operation_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_operation_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.69 seconds; current allocated memory: 1002.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_111_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 59524 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.73 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_operation_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_operation_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.82 seconds. CPU system time: 0.19 seconds. Elapsed time: 12.46 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_138_1_VITIS_LOOP_140_3_VITIS_LOOP_141_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 3547748 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 192 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_97_6_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.33 seconds. CPU system time: 0.46 seconds. Elapsed time: 17.13 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' is 5760 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_8_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.37 seconds. CPU system time: 0.36 seconds. Elapsed time: 18.66 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_C' is 6720 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 11.55 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vC', 'vA', 'vB' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 52032 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.52 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.08 seconds. CPU system time: 0.42 seconds. Elapsed time: 10.08 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.1 seconds. CPU system time: 0.14 seconds. Elapsed time: 10.19 seconds; current allocated memory: 2.158 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1555.76 seconds. CPU system time: 4.82 seconds. Elapsed time: 1854.64 seconds; current allocated memory: 1.921 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 86.03 seconds. CPU system time: 1.94 seconds. Elapsed time: 113.36 seconds; current allocated memory: 11.238 MB.
INFO: [HLS 200-1510] Running: close_project 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_nlp
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 271.480 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:162:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:163:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:106:37)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:106:64)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:106:81)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:106:98)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:134:88)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:134:102)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:134:119)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:134:136)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.25 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.2 seconds; current allocated memory: 274.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,493 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,511 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,258 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,018 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 418,697 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,975 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,976 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,191 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,152 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,158 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,149 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,149 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/syr2k_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_143_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:143:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_144_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:144:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:145:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:113:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:114:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_5' (code_generated.cpp:143:20) in function 'task1' completely with a factor of 1 (code_generated.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_6' (code_generated.cpp:144:47) in function 'task1' completely with a factor of 48 (code_generated.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_7' (code_generated.cpp:145:43) in function 'task1' completely with a factor of 8 (code_generated.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_4' (code_generated.cpp:113:20) in function 'task0' completely with a factor of 48 (code_generated.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_5' (code_generated.cpp:114:39) in function 'task0' completely with a factor of 4 (code_generated.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_C(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 8ul>::_S_ref(float const (&) [8], unsigned long)' into 'std::array<float, 8ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'load_A(float (*) [200], hls::vector<float, 8ul>*)' (code_generated.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'load_B(float (*) [200], hls::vector<float, 8ul>*)' (code_generated.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_C(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:71:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 48 on dimension 2. (code_generated.cpp:174:8)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 48 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (code_generated.cpp:175:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 48 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (code_generated.cpp:176:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 256-bits
INFO: [HLS 214-115] Multiple burst reads of length 3600 and bit width 512 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 6000 and bit width 256 in loop 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 6000 and bit width 256 in loop 'VITIS_LOOP_56_1'(code_generated.cpp:56:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:56:19)
INFO: [HLS 214-115] Multiple burst writes of length 3600 and bit width 512 in loop 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:73:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 46.03 seconds. CPU system time: 0.89 seconds. Elapsed time: 56.1 seconds; current allocated memory: 277.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 277.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 21.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 24.14 seconds; current allocated memory: 290.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.9 seconds; current allocated memory: 314.977 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (code_generated.cpp:133:1) in function 'compute_operation_task1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 48.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 48.2 seconds; current allocated memory: 350.098 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_140_3'(code_generated.cpp:140:31) and 'VITIS_LOOP_141_4'(code_generated.cpp:141:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_139_2'(code_generated.cpp:139:27) and 'VITIS_LOOP_140_3'(code_generated.cpp:140:31) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_1'(code_generated.cpp:109:23) and 'VITIS_LOOP_111_3'(code_generated.cpp:111:31) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) and 'VITIS_LOOP_74_2'(code_generated.cpp:74:26) in function 'store_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_56_1'(code_generated.cpp:56:19) and 'VITIS_LOOP_57_2'(code_generated.cpp:57:26) in function 'load_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(code_generated.cpp:39:19) and 'VITIS_LOOP_40_2'(code_generated.cpp:40:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_3' (code_generated.cpp:140:31) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_2' (code_generated.cpp:139:27) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_1' (code_generated.cpp:109:23) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (code_generated.cpp:73:19) in function 'store_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (code_generated.cpp:56:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (code_generated.cpp:39:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 49.41 seconds. CPU system time: 0.11 seconds. Elapsed time: 51.9 seconds; current allocated memory: 537.906 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
WARNING: [HLS 200-871] Estimated clock period (3.098 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [204]  (0.387 ns)
	'load' operation 4 bit ('indvar_load', code_generated.cpp:15) on local variable 'indvar' [208]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln15', code_generated.cpp:15) [220]  (0.708 ns)
	'select' operation 8 bit ('select_ln14', code_generated.cpp:14) [221]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln15', code_generated.cpp:15) [231]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.08 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.09 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.25 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
WARNING: [HLS 200-871] Estimated clock period (3.097 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [396]  (0.387 ns)
	'load' operation 5 bit ('indvar_load', code_generated.cpp:40) on local variable 'indvar' [400]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', code_generated.cpp:40) [412]  (0.707 ns)
	'select' operation 8 bit ('select_ln39_1', code_generated.cpp:39) [414]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln39', code_generated.cpp:39) [416]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.26 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.08 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'
WARNING: [HLS 200-871] Estimated clock period (3.097 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [396]  (0.387 ns)
	'load' operation 5 bit ('indvar_load', code_generated.cpp:57) on local variable 'indvar' [400]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', code_generated.cpp:57) [412]  (0.707 ns)
	'select' operation 8 bit ('select_ln56_1', code_generated.cpp:56) [414]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln56', code_generated.cpp:56) [416]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 3.84 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.84 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_operation_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_operation_task0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'compute_operation_task0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1_VITIS_LOOP_111_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_109_1_VITIS_LOOP_111_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.3 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 3.53 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_operation_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_operation_task1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, function 'compute_operation_task1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.62 seconds; current allocated memory: 642.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 642.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_2_VITIS_LOOP_140_3_VITIS_LOOP_141_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 198, loop 'VITIS_LOOP_139_2_VITIS_LOOP_140_3_VITIS_LOOP_141_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 578.1 seconds. CPU system time: 0.15 seconds. Elapsed time: 579.26 seconds; current allocated memory: 747.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.61 seconds; current allocated memory: 747.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
WARNING: [HLS 200-871] Estimated clock period (3.098 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [204]  (0.387 ns)
	'load' operation 4 bit ('indvar_load', code_generated.cpp:74) on local variable 'indvar' [214]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln74', code_generated.cpp:74) [220]  (0.708 ns)
	'select' operation 8 bit ('select_ln73', code_generated.cpp:73) [221]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln74', code_generated.cpp:74) [231]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.62 seconds; current allocated memory: 747.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 747.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.97 seconds; current allocated memory: 747.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.84 seconds; current allocated memory: 747.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 747.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.19 seconds; current allocated memory: 747.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 5190 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 9 seconds; current allocated memory: 757.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C' is 8256 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.45 seconds; current allocated memory: 818.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' is 14976 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.2 seconds; current allocated memory: 818.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 15744 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.34 seconds; current allocated memory: 844.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' pipeline 'VITIS_LOOP_56_1_VITIS_LOOP_57_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' is 14976 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.15 seconds; current allocated memory: 855.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B' is 15744 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.52 seconds; current allocated memory: 882.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_operation_task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_operation_task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.18 seconds; current allocated memory: 887.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_109_1_VITIS_LOOP_111_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 16856 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 899.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_operation_task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_operation_task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.71 seconds; current allocated memory: 920.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_139_2_VITIS_LOOP_140_3_VITIS_LOOP_141_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 2759471 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_7_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_97_6_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.56 seconds. CPU system time: 0.26 seconds. Elapsed time: 16.17 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'sparsemux_97_6_32_1_1' is changed to 'sparsemux_97_6_32_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2/m_axi_kernel_C_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_97_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_97_6_32_1_1_x': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_7ns_6_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.47 seconds. CPU system time: 0.25 seconds. Elapsed time: 21.5 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.89 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vC', 'vA', 'vB' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 17088 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.1 seconds. Elapsed time: 4 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.41 seconds. CPU system time: 0.14 seconds. Elapsed time: 7.56 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.455 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 795.92 seconds. CPU system time: 3.53 seconds. Elapsed time: 976.38 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 29.22 seconds. CPU system time: 2.04 seconds. Elapsed time: 65.12 seconds; current allocated memory: 17.062 MB.
INFO: [HLS 200-1510] Running: close_project 
