// Seed: 225913337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout supply1 id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign id_3 = id_6 ? 1 : -1 - -1 ? id_5 : 1'h0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    input supply0 id_5
    , id_18,
    input wire id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    output uwire id_12
    , id_19,
    output tri id_13,
    output supply1 id_14,
    input tri1 id_15,
    input tri id_16
);
  assign id_11 = 1;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_18,
      id_19
  );
endmodule
