{
  "module_name": "dmub_dcn31.c",
  "hash_id": "bf9b0e5ccb3304f65bd1a8a5fb69b54d46aeb8e9229a82b249b4abac7853154d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dmub/src/dmub_dcn31.c",
  "human_readable_source": " \n\n#include \"../dmub_srv.h\"\n#include \"dmub_reg.h\"\n#include \"dmub_dcn31.h\"\n\n#include \"yellow_carp_offset.h\"\n#include \"dcn/dcn_3_1_2_offset.h\"\n#include \"dcn/dcn_3_1_2_sh_mask.h\"\n\n#define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg\n#define CTX dmub\n#define REGS dmub->regs_dcn31\n#define REG_OFFSET_EXP(reg_name) (BASE(reg##reg_name##_BASE_IDX) + reg##reg_name)\n\nconst struct dmub_srv_dcn31_regs dmub_srv_dcn31_regs = {\n#define DMUB_SR(reg) REG_OFFSET_EXP(reg),\n\t{\n\t\tDMUB_DCN31_REGS()\n\t\tDMCUB_INTERNAL_REGS()\n\t},\n#undef DMUB_SR\n\n#define DMUB_SF(reg, field) FD_MASK(reg, field),\n\t{ DMUB_DCN31_FIELDS() },\n#undef DMUB_SF\n\n#define DMUB_SF(reg, field) FD_SHIFT(reg, field),\n\t{ DMUB_DCN31_FIELDS() },\n#undef DMUB_SF\n};\n\nstatic void dmub_dcn31_get_fb_base_offset(struct dmub_srv *dmub,\n\t\t\t\t\t  uint64_t *fb_base,\n\t\t\t\t\t  uint64_t *fb_offset)\n{\n\tuint32_t tmp;\n\n\tif (dmub->fb_base || dmub->fb_offset) {\n\t\t*fb_base = dmub->fb_base;\n\t\t*fb_offset = dmub->fb_offset;\n\t\treturn;\n\t}\n\n\tREG_GET(DCN_VM_FB_LOCATION_BASE, FB_BASE, &tmp);\n\t*fb_base = (uint64_t)tmp << 24;\n\n\tREG_GET(DCN_VM_FB_OFFSET, FB_OFFSET, &tmp);\n\t*fb_offset = (uint64_t)tmp << 24;\n}\n\nstatic inline void dmub_dcn31_translate_addr(const union dmub_addr *addr_in,\n\t\t\t\t\t     uint64_t fb_base,\n\t\t\t\t\t     uint64_t fb_offset,\n\t\t\t\t\t     union dmub_addr *addr_out)\n{\n\taddr_out->quad_part = addr_in->quad_part - fb_base + fb_offset;\n}\n\nvoid dmub_dcn31_reset(struct dmub_srv *dmub)\n{\n\tunion dmub_gpint_data_register cmd;\n\tconst uint32_t timeout = 100;\n\tuint32_t in_reset, scratch, i, pwait_mode;\n\n\tREG_GET(DMCUB_CNTL2, DMCUB_SOFT_RESET, &in_reset);\n\n\tif (in_reset == 0) {\n\t\tcmd.bits.status = 1;\n\t\tcmd.bits.command_code = DMUB_GPINT__STOP_FW;\n\t\tcmd.bits.param = 0;\n\n\t\tdmub->hw_funcs.set_gpint(dmub, cmd);\n\n\t\t \n\n\t\tfor (i = 0; i < timeout; ++i) {\n\t\t\tif (dmub->hw_funcs.is_gpint_acked(dmub, cmd))\n\t\t\t\tbreak;\n\n\t\t\tudelay(1);\n\t\t}\n\n\t\tfor (i = 0; i < timeout; ++i) {\n\t\t\tscratch = dmub->hw_funcs.get_gpint_response(dmub);\n\t\t\tif (scratch == DMUB_GPINT__STOP_FW_RESPONSE)\n\t\t\t\tbreak;\n\n\t\t\tudelay(1);\n\t\t}\n\n\t\tfor (i = 0; i < timeout; ++i) {\n\t\t\tREG_GET(DMCUB_CNTL, DMCUB_PWAIT_MODE_STATUS, &pwait_mode);\n\t\t\tif (pwait_mode & (1 << 0))\n\t\t\t\tbreak;\n\n\t\t\tudelay(1);\n\t\t}\n\t\t \n\t}\n\n\tREG_UPDATE(DMCUB_CNTL2, DMCUB_SOFT_RESET, 1);\n\tREG_UPDATE(DMCUB_CNTL, DMCUB_ENABLE, 0);\n\tREG_UPDATE(MMHUBBUB_SOFT_RESET, DMUIF_SOFT_RESET, 1);\n\tREG_WRITE(DMCUB_INBOX1_RPTR, 0);\n\tREG_WRITE(DMCUB_INBOX1_WPTR, 0);\n\tREG_WRITE(DMCUB_OUTBOX1_RPTR, 0);\n\tREG_WRITE(DMCUB_OUTBOX1_WPTR, 0);\n\tREG_WRITE(DMCUB_OUTBOX0_RPTR, 0);\n\tREG_WRITE(DMCUB_OUTBOX0_WPTR, 0);\n\tREG_WRITE(DMCUB_SCRATCH0, 0);\n\n\t \n\tcmd.all = 0;\n\tdmub->hw_funcs.set_gpint(dmub, cmd);\n}\n\nvoid dmub_dcn31_reset_release(struct dmub_srv *dmub)\n{\n\tREG_UPDATE(MMHUBBUB_SOFT_RESET, DMUIF_SOFT_RESET, 0);\n\tREG_WRITE(DMCUB_SCRATCH15, dmub->psp_version & 0x001100FF);\n\tREG_UPDATE_2(DMCUB_CNTL, DMCUB_ENABLE, 1, DMCUB_TRACEPORT_EN, 1);\n\tREG_UPDATE(DMCUB_CNTL2, DMCUB_SOFT_RESET, 0);\n}\n\nvoid dmub_dcn31_backdoor_load(struct dmub_srv *dmub,\n\t\t\t      const struct dmub_window *cw0,\n\t\t\t      const struct dmub_window *cw1)\n{\n\tunion dmub_addr offset;\n\tuint64_t fb_base, fb_offset;\n\n\tdmub_dcn31_get_fb_base_offset(dmub, &fb_base, &fb_offset);\n\n\tREG_UPDATE(DMCUB_SEC_CNTL, DMCUB_SEC_RESET, 1);\n\n\tdmub_dcn31_translate_addr(&cw0->offset, fb_base, fb_offset, &offset);\n\n\tREG_WRITE(DMCUB_REGION3_CW0_OFFSET, offset.u.low_part);\n\tREG_WRITE(DMCUB_REGION3_CW0_OFFSET_HIGH, offset.u.high_part);\n\tREG_WRITE(DMCUB_REGION3_CW0_BASE_ADDRESS, cw0->region.base);\n\tREG_SET_2(DMCUB_REGION3_CW0_TOP_ADDRESS, 0,\n\t\t  DMCUB_REGION3_CW0_TOP_ADDRESS, cw0->region.top,\n\t\t  DMCUB_REGION3_CW0_ENABLE, 1);\n\n\tdmub_dcn31_translate_addr(&cw1->offset, fb_base, fb_offset, &offset);\n\n\tREG_WRITE(DMCUB_REGION3_CW1_OFFSET, offset.u.low_part);\n\tREG_WRITE(DMCUB_REGION3_CW1_OFFSET_HIGH, offset.u.high_part);\n\tREG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base);\n\tREG_SET_2(DMCUB_REGION3_CW1_TOP_ADDRESS, 0,\n\t\t  DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top,\n\t\t  DMCUB_REGION3_CW1_ENABLE, 1);\n\n\tREG_UPDATE_2(DMCUB_SEC_CNTL, DMCUB_SEC_RESET, 0, DMCUB_MEM_UNIT_ID,\n\t\t     0x20);\n}\n\nvoid dmub_dcn31_setup_windows(struct dmub_srv *dmub,\n\t\t\t      const struct dmub_window *cw2,\n\t\t\t      const struct dmub_window *cw3,\n\t\t\t      const struct dmub_window *cw4,\n\t\t\t      const struct dmub_window *cw5,\n\t\t\t      const struct dmub_window *cw6)\n{\n\tunion dmub_addr offset;\n\n\toffset = cw3->offset;\n\n\tREG_WRITE(DMCUB_REGION3_CW3_OFFSET, offset.u.low_part);\n\tREG_WRITE(DMCUB_REGION3_CW3_OFFSET_HIGH, offset.u.high_part);\n\tREG_WRITE(DMCUB_REGION3_CW3_BASE_ADDRESS, cw3->region.base);\n\tREG_SET_2(DMCUB_REGION3_CW3_TOP_ADDRESS, 0,\n\t\t  DMCUB_REGION3_CW3_TOP_ADDRESS, cw3->region.top,\n\t\t  DMCUB_REGION3_CW3_ENABLE, 1);\n\n\toffset = cw4->offset;\n\n\tREG_WRITE(DMCUB_REGION3_CW4_OFFSET, offset.u.low_part);\n\tREG_WRITE(DMCUB_REGION3_CW4_OFFSET_HIGH, offset.u.high_part);\n\tREG_WRITE(DMCUB_REGION3_CW4_BASE_ADDRESS, cw4->region.base);\n\tREG_SET_2(DMCUB_REGION3_CW4_TOP_ADDRESS, 0,\n\t\t  DMCUB_REGION3_CW4_TOP_ADDRESS, cw4->region.top,\n\t\t  DMCUB_REGION3_CW4_ENABLE, 1);\n\n\toffset = cw5->offset;\n\n\tREG_WRITE(DMCUB_REGION3_CW5_OFFSET, offset.u.low_part);\n\tREG_WRITE(DMCUB_REGION3_CW5_OFFSET_HIGH, offset.u.high_part);\n\tREG_WRITE(DMCUB_REGION3_CW5_BASE_ADDRESS, cw5->region.base);\n\tREG_SET_2(DMCUB_REGION3_CW5_TOP_ADDRESS, 0,\n\t\t  DMCUB_REGION3_CW5_TOP_ADDRESS, cw5->region.top,\n\t\t  DMCUB_REGION3_CW5_ENABLE, 1);\n\n\tREG_WRITE(DMCUB_REGION5_OFFSET, offset.u.low_part);\n\tREG_WRITE(DMCUB_REGION5_OFFSET_HIGH, offset.u.high_part);\n\tREG_SET_2(DMCUB_REGION5_TOP_ADDRESS, 0,\n\t\t  DMCUB_REGION5_TOP_ADDRESS,\n\t\t  cw5->region.top - cw5->region.base - 1,\n\t\t  DMCUB_REGION5_ENABLE, 1);\n\n\toffset = cw6->offset;\n\n\tREG_WRITE(DMCUB_REGION3_CW6_OFFSET, offset.u.low_part);\n\tREG_WRITE(DMCUB_REGION3_CW6_OFFSET_HIGH, offset.u.high_part);\n\tREG_WRITE(DMCUB_REGION3_CW6_BASE_ADDRESS, cw6->region.base);\n\tREG_SET_2(DMCUB_REGION3_CW6_TOP_ADDRESS, 0,\n\t\t  DMCUB_REGION3_CW6_TOP_ADDRESS, cw6->region.top,\n\t\t  DMCUB_REGION3_CW6_ENABLE, 1);\n}\n\nvoid dmub_dcn31_setup_mailbox(struct dmub_srv *dmub,\n\t\t\t      const struct dmub_region *inbox1)\n{\n\tREG_WRITE(DMCUB_INBOX1_BASE_ADDRESS, inbox1->base);\n\tREG_WRITE(DMCUB_INBOX1_SIZE, inbox1->top - inbox1->base);\n}\n\nuint32_t dmub_dcn31_get_inbox1_wptr(struct dmub_srv *dmub)\n{\n\treturn REG_READ(DMCUB_INBOX1_WPTR);\n}\n\nuint32_t dmub_dcn31_get_inbox1_rptr(struct dmub_srv *dmub)\n{\n\treturn REG_READ(DMCUB_INBOX1_RPTR);\n}\n\nvoid dmub_dcn31_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset)\n{\n\tREG_WRITE(DMCUB_INBOX1_WPTR, wptr_offset);\n}\n\nvoid dmub_dcn31_setup_out_mailbox(struct dmub_srv *dmub,\n\t\t\t      const struct dmub_region *outbox1)\n{\n\tREG_WRITE(DMCUB_OUTBOX1_BASE_ADDRESS, outbox1->base);\n\tREG_WRITE(DMCUB_OUTBOX1_SIZE, outbox1->top - outbox1->base);\n}\n\nuint32_t dmub_dcn31_get_outbox1_wptr(struct dmub_srv *dmub)\n{\n\t \n\treturn REG_READ(DMCUB_OUTBOX1_WPTR);\n}\n\nvoid dmub_dcn31_set_outbox1_rptr(struct dmub_srv *dmub, uint32_t rptr_offset)\n{\n\t \n\tREG_WRITE(DMCUB_OUTBOX1_RPTR, rptr_offset);\n}\n\nbool dmub_dcn31_is_hw_init(struct dmub_srv *dmub)\n{\n\tunion dmub_fw_boot_status status;\n\tuint32_t is_enable;\n\n\tstatus.all = REG_READ(DMCUB_SCRATCH0);\n\tREG_GET(DMCUB_CNTL, DMCUB_ENABLE, &is_enable);\n\n\treturn is_enable != 0 && status.bits.dal_fw;\n}\n\nbool dmub_dcn31_is_supported(struct dmub_srv *dmub)\n{\n\tuint32_t supported = 0;\n\n\tREG_GET(CC_DC_PIPE_DIS, DC_DMCUB_ENABLE, &supported);\n\n\treturn supported;\n}\n\nbool dmub_dcn31_is_psrsu_supported(struct dmub_srv *dmub)\n{\n\treturn dmub->fw_version >= DMUB_FW_VERSION(4, 0, 59);\n}\n\nvoid dmub_dcn31_set_gpint(struct dmub_srv *dmub,\n\t\t\t  union dmub_gpint_data_register reg)\n{\n\tREG_WRITE(DMCUB_GPINT_DATAIN1, reg.all);\n}\n\nbool dmub_dcn31_is_gpint_acked(struct dmub_srv *dmub,\n\t\t\t       union dmub_gpint_data_register reg)\n{\n\tunion dmub_gpint_data_register test;\n\n\treg.bits.status = 0;\n\ttest.all = REG_READ(DMCUB_GPINT_DATAIN1);\n\n\treturn test.all == reg.all;\n}\n\nuint32_t dmub_dcn31_get_gpint_response(struct dmub_srv *dmub)\n{\n\treturn REG_READ(DMCUB_SCRATCH7);\n}\n\nuint32_t dmub_dcn31_get_gpint_dataout(struct dmub_srv *dmub)\n{\n\tuint32_t dataout = REG_READ(DMCUB_GPINT_DATAOUT);\n\n\tREG_UPDATE(DMCUB_INTERRUPT_ENABLE, DMCUB_GPINT_IH_INT_EN, 0);\n\n\tREG_WRITE(DMCUB_GPINT_DATAOUT, 0);\n\tREG_UPDATE(DMCUB_INTERRUPT_ACK, DMCUB_GPINT_IH_INT_ACK, 1);\n\tREG_UPDATE(DMCUB_INTERRUPT_ACK, DMCUB_GPINT_IH_INT_ACK, 0);\n\n\tREG_UPDATE(DMCUB_INTERRUPT_ENABLE, DMCUB_GPINT_IH_INT_EN, 1);\n\n\treturn dataout;\n}\n\nunion dmub_fw_boot_status dmub_dcn31_get_fw_boot_status(struct dmub_srv *dmub)\n{\n\tunion dmub_fw_boot_status status;\n\n\tstatus.all = REG_READ(DMCUB_SCRATCH0);\n\treturn status;\n}\n\nunion dmub_fw_boot_options dmub_dcn31_get_fw_boot_option(struct dmub_srv *dmub)\n{\n\tunion dmub_fw_boot_options option;\n\n\toption.all = REG_READ(DMCUB_SCRATCH14);\n\treturn option;\n}\n\nvoid dmub_dcn31_enable_dmub_boot_options(struct dmub_srv *dmub, const struct dmub_srv_hw_params *params)\n{\n\tunion dmub_fw_boot_options boot_options = {0};\n\n\tboot_options.bits.z10_disable = params->disable_z10;\n\tboot_options.bits.dpia_supported = params->dpia_supported;\n\tboot_options.bits.enable_dpia = params->disable_dpia ? 0 : 1;\n\tboot_options.bits.usb4_cm_version = params->usb4_cm_version;\n\tboot_options.bits.dpia_hpd_int_enable_supported = params->dpia_hpd_int_enable_supported;\n\tboot_options.bits.power_optimization = params->power_optimization;\n\n\tboot_options.bits.sel_mux_phy_c_d_phy_f_g = (dmub->asic == DMUB_ASIC_DCN31B) ? 1 : 0;\n\n\tREG_WRITE(DMCUB_SCRATCH14, boot_options.all);\n}\n\nvoid dmub_dcn31_skip_dmub_panel_power_sequence(struct dmub_srv *dmub, bool skip)\n{\n\tunion dmub_fw_boot_options boot_options;\n\tboot_options.all = REG_READ(DMCUB_SCRATCH14);\n\tboot_options.bits.skip_phy_init_panel_sequence = skip;\n\tREG_WRITE(DMCUB_SCRATCH14, boot_options.all);\n}\n\nvoid dmub_dcn31_setup_outbox0(struct dmub_srv *dmub,\n\t\t\t      const struct dmub_region *outbox0)\n{\n\tREG_WRITE(DMCUB_OUTBOX0_BASE_ADDRESS, outbox0->base);\n\n\tREG_WRITE(DMCUB_OUTBOX0_SIZE, outbox0->top - outbox0->base);\n}\n\nuint32_t dmub_dcn31_get_outbox0_wptr(struct dmub_srv *dmub)\n{\n\treturn REG_READ(DMCUB_OUTBOX0_WPTR);\n}\n\nvoid dmub_dcn31_set_outbox0_rptr(struct dmub_srv *dmub, uint32_t rptr_offset)\n{\n\tREG_WRITE(DMCUB_OUTBOX0_RPTR, rptr_offset);\n}\n\nuint32_t dmub_dcn31_get_current_time(struct dmub_srv *dmub)\n{\n\treturn REG_READ(DMCUB_TIMER_CURRENT);\n}\n\nvoid dmub_dcn31_get_diagnostic_data(struct dmub_srv *dmub, struct dmub_diagnostic_data *diag_data)\n{\n\tuint32_t is_dmub_enabled, is_soft_reset, is_sec_reset;\n\tuint32_t is_traceport_enabled, is_cw0_enabled, is_cw6_enabled;\n\n\tif (!dmub || !diag_data)\n\t\treturn;\n\n\tmemset(diag_data, 0, sizeof(*diag_data));\n\n\tdiag_data->dmcub_version = dmub->fw_version;\n\n\tdiag_data->scratch[0] = REG_READ(DMCUB_SCRATCH0);\n\tdiag_data->scratch[1] = REG_READ(DMCUB_SCRATCH1);\n\tdiag_data->scratch[2] = REG_READ(DMCUB_SCRATCH2);\n\tdiag_data->scratch[3] = REG_READ(DMCUB_SCRATCH3);\n\tdiag_data->scratch[4] = REG_READ(DMCUB_SCRATCH4);\n\tdiag_data->scratch[5] = REG_READ(DMCUB_SCRATCH5);\n\tdiag_data->scratch[6] = REG_READ(DMCUB_SCRATCH6);\n\tdiag_data->scratch[7] = REG_READ(DMCUB_SCRATCH7);\n\tdiag_data->scratch[8] = REG_READ(DMCUB_SCRATCH8);\n\tdiag_data->scratch[9] = REG_READ(DMCUB_SCRATCH9);\n\tdiag_data->scratch[10] = REG_READ(DMCUB_SCRATCH10);\n\tdiag_data->scratch[11] = REG_READ(DMCUB_SCRATCH11);\n\tdiag_data->scratch[12] = REG_READ(DMCUB_SCRATCH12);\n\tdiag_data->scratch[13] = REG_READ(DMCUB_SCRATCH13);\n\tdiag_data->scratch[14] = REG_READ(DMCUB_SCRATCH14);\n\tdiag_data->scratch[15] = REG_READ(DMCUB_SCRATCH15);\n\n\tdiag_data->undefined_address_fault_addr = REG_READ(DMCUB_UNDEFINED_ADDRESS_FAULT_ADDR);\n\tdiag_data->inst_fetch_fault_addr = REG_READ(DMCUB_INST_FETCH_FAULT_ADDR);\n\tdiag_data->data_write_fault_addr = REG_READ(DMCUB_DATA_WRITE_FAULT_ADDR);\n\n\tdiag_data->inbox1_rptr = REG_READ(DMCUB_INBOX1_RPTR);\n\tdiag_data->inbox1_wptr = REG_READ(DMCUB_INBOX1_WPTR);\n\tdiag_data->inbox1_size = REG_READ(DMCUB_INBOX1_SIZE);\n\n\tdiag_data->inbox0_rptr = REG_READ(DMCUB_INBOX0_RPTR);\n\tdiag_data->inbox0_wptr = REG_READ(DMCUB_INBOX0_WPTR);\n\tdiag_data->inbox0_size = REG_READ(DMCUB_INBOX0_SIZE);\n\n\tREG_GET(DMCUB_CNTL, DMCUB_ENABLE, &is_dmub_enabled);\n\tdiag_data->is_dmcub_enabled = is_dmub_enabled;\n\n\tREG_GET(DMCUB_CNTL2, DMCUB_SOFT_RESET, &is_soft_reset);\n\tdiag_data->is_dmcub_soft_reset = is_soft_reset;\n\n\tREG_GET(DMCUB_SEC_CNTL, DMCUB_SEC_RESET_STATUS, &is_sec_reset);\n\tdiag_data->is_dmcub_secure_reset = is_sec_reset;\n\n\tREG_GET(DMCUB_CNTL, DMCUB_TRACEPORT_EN, &is_traceport_enabled);\n\tdiag_data->is_traceport_en  = is_traceport_enabled;\n\n\tREG_GET(DMCUB_REGION3_CW0_TOP_ADDRESS, DMCUB_REGION3_CW0_ENABLE, &is_cw0_enabled);\n\tdiag_data->is_cw0_enabled = is_cw0_enabled;\n\n\tREG_GET(DMCUB_REGION3_CW6_TOP_ADDRESS, DMCUB_REGION3_CW6_ENABLE, &is_cw6_enabled);\n\tdiag_data->is_cw6_enabled = is_cw6_enabled;\n}\n\nbool dmub_dcn31_should_detect(struct dmub_srv *dmub)\n{\n\tuint32_t fw_boot_status = REG_READ(DMCUB_SCRATCH0);\n\tbool should_detect = (fw_boot_status & DMUB_FW_BOOT_STATUS_BIT_DETECTION_REQUIRED) != 0;\n\treturn should_detect;\n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}