# script for MB9BF618T with flasher 
# nemuisan tokusei

# Fujitsu Cortex-M3 with 1024kB Flash and 128kB RAM

if { [info exists CHIPNAME] } {
	set _CHIPNAME $CHIPNAME
} else {
	set _CHIPNAME mb9bfxx8
}

if { [info exists ENDIAN] } {
	set _ENDIAN $ENDIAN
} else {
	set _ENDIAN little
}

if { [info exists CPUTAPID] } {
	set _CPUTAPID $CPUTAPID
} else {
	set _CPUTAPID 0x4ba00477
}

# delays on reset lines
adapter_nsrst_delay 100
jtag_ntrst_delay 100

# Fujitsu cortex-M3 reset configuration
reset_config trst_only

jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m3 -endian $_ENDIAN -chain-position $_TARGETNAME

# MB9BF618T has 128kB of SRAM on its main system bus 
$_TARGETNAME configure -work-area-phys 0x1FFF8000 -work-area-size 0x10000 -work-area-backup 0

# MB9BF618T has 1024kB internal FLASH 
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME fm3 0 0 0 0 $_TARGETNAME

# 4MHz / 6 = 666kHz, so use 500
adapter_khz 500

# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
cortex_m3 reset_config sysresetreq


proc mt_flash {IMGFILE} {
	mt_internal_rc
	flash write_image erase $IMGFILE
	verify_image $IMGFILE
	reset run
	shutdown
}

proc mt_flash_bin {IMGFILE OFFSET}  {
	mt_internal_rc
	flash write_image erase $IMGFILE $OFFSET bin
	verify_image $IMGFILE $OFFSET 
	reset run
	shutdown
}

proc mt_flash_hex {IMGFILE}  {
	mt_internal_rc
	flash write_image erase $IMGFILE 0 ihex
	verify_image $IMGFILE 0
	reset run
	shutdown
}

proc eraser {}  {
	flash erase_sector 0 0 29
	shutdown
}


proc mt_internal_rc {} {
	echo "Rize up to Internal PLLed Clock!"

	# Disable HWWDT
    mww 0x40011C00 0x1ACCE551
    mww 0x40011C00 0xE5331AAE
	mww 0x40011008 0x00000000

	# set System Clock presacaler
	mww 0x40010010 0x00000000
	# set APB0 presacaler
	mww 0x40010014 0x00000001
	# set APB1 presacaler
	mww 0x40010018 0x00000081
	# set APB2 presacaler
	mww 0x4001001C 0x00000081
	# set SW Watchdog presacaler
	mww 0x40010020 0x00000083
	# set Trace Clock presacaler
	mww 0x40010028 0x00000000

	#  set PLL stabilization wait time 
    mww 0x40010034 0x00000000
	# set PLLM and PLLK
	mww 0x40010038 0x00000001
	# set PLLN
	mww 0x4001003C 0x00000023

	# enable PLL
    mww 0x40010000 0x00000010
	sleep 100

	#  Set Master Clock switch 
    mww 0x40010000 0x00000050
	sleep 100

	# increase JTAG Clock
	set CCLK 144000
	adapter_khz [expr $CCLK / 8]
}

#debug_level 3
verify_ircapture disable
init
reset init
