# Loading project vsim
vsim work.tb_change_machine
# vsim work.tb_change_machine 
# Start time: 21:28:36 on Jun 15,2024
# Loading sv_std.std
# Loading work.tb_change_machine
# Loading work.change_machine
run
# exact_amount =1 ,cough_up_more =0 ,first_coin =000 ,second_coin =000 ,remaining =0000
# Test Case 2 failed: first_coin
# Test Case 2 failed: remaining
# exact_amount =0 ,cough_up_more =0 ,first_coin =101 ,second_coin =001 ,remaining =1000
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# Test Case 4 failed: cough_up_more
# Test Case 4 failed: first_coin
# Test Case 4 failed: remaining
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv(174)
#    Time: 40 ns  Iteration: 0  Instance: /tb_change_machine
# 1
# Break in Module tb_change_machine at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv line 174
# Compile of 2_6_change_machine.sv was successful.
vsim work.tb_change_machine
# End time: 21:35:27 on Jun 15,2024, Elapsed time: 0:06:51
# Errors: 0, Warnings: 2
# vsim work.tb_change_machine 
# Start time: 21:35:27 on Jun 15,2024
# Loading sv_std.std
# Loading work.tb_change_machine
# Loading work.change_machine
run
# exact_amount =1 ,cough_up_more =0 ,first_coin =000 ,second_coin =000 ,remaining =0000
# Test Case 2 failed: first_coin
# Test Case 2 failed: second_coin
# Test Case 2 failed: remaining
# exact_amount =0 ,cough_up_more =0 ,first_coin =101 ,second_coin =101 ,remaining =0100
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# Test Case 4 failed: cough_up_more
# Test Case 4 failed: first_coin
# Test Case 4 failed: remaining
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv(174)
#    Time: 40 ns  Iteration: 0  Instance: /tb_change_machine
# 1
# Break in Module tb_change_machine at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv line 174
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of 2_6_change_machine.sv was successful.
vsim work.tb_change_machine
# End time: 21:39:39 on Jun 15,2024, Elapsed time: 0:04:12
# Errors: 0, Warnings: 2
# vsim work.tb_change_machine 
# Start time: 21:39:39 on Jun 15,2024
# Loading sv_std.std
# Loading work.tb_change_machine
# Loading work.change_machine
run
# cost =0101 ,paid =0101 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =1 ,cough_up_more =0 ,first_coin =000 ,second_coin =000 ,remaining =0000
# cost =1000 ,paid =1010 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =0 ,cough_up_more =0 ,first_coin =101 ,second_coin =101 ,remaining =0100
# cost =1010 ,paid =0101 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# cost =1111 ,paid =0100 , quarters =11 ,dimes =01 ,nickels=10 
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv(185)
#    Time: 40 ns  Iteration: 0  Instance: /tb_change_machine
# 1
# Break in Module tb_change_machine at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv line 185
# Compile of 2_6_change_machine.sv was successful.
vsim work.tb_change_machine
# End time: 21:42:30 on Jun 15,2024, Elapsed time: 0:02:51
# Errors: 0, Warnings: 2
# vsim work.tb_change_machine 
# Start time: 21:42:30 on Jun 15,2024
# Loading sv_std.std
# Loading work.tb_change_machine
# Loading work.change_machine
run
# cost =0101 ,paid =0101 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =1 ,cough_up_more =0 ,first_coin =000 ,second_coin =000 ,remaining =0000
# cost =1000 ,paid =1010 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =0 ,cough_up_more =0 ,first_coin =101 ,second_coin =101 ,remaining =0100
# cost =1010 ,paid =0101 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# cost =1111 ,paid =0100 , quarters =11 ,dimes =01 ,nickels=10 
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv(185)
#    Time: 40 ns  Iteration: 0  Instance: /tb_change_machine
# 1
# Break in Module tb_change_machine at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv line 185
# Compile of 2_6_change_machine.sv was successful.
vsim work.tb_change_machine
# End time: 21:43:31 on Jun 15,2024, Elapsed time: 0:01:01
# Errors: 0, Warnings: 2
# vsim work.tb_change_machine 
# Start time: 21:43:31 on Jun 15,2024
# Loading sv_std.std
# Loading work.tb_change_machine
# Loading work.change_machine
run
# cost =0101 ,paid =0101 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =1 ,cough_up_more =0 ,first_coin =000 ,second_coin =000 ,remaining =0000
# cost =1000 ,paid =1010 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =0 ,cough_up_more =0 ,first_coin =010 ,second_coin =000 ,remaining =0000
# cost =1010 ,paid =0101 , quarters =10 ,dimes =01 ,nickels=11 
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# cost =1111 ,paid =0100 , quarters =11 ,dimes =01 ,nickels=10 
# exact_amount =0 ,cough_up_more =1 ,first_coin =000 ,second_coin =000 ,remaining =0000
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv(185)
#    Time: 40 ns  Iteration: 0  Instance: /tb_change_machine
# 1
# Break in Module tb_change_machine at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv line 185
# Compile of 2_6_change_machine.sv failed with 2 errors.
# Compile of 2_6_change_machine.sv was successful.
vsim work.tb_change_machine
# End time: 21:50:06 on Jun 15,2024, Elapsed time: 0:06:35
# Errors: 0, Warnings: 3
# vsim work.tb_change_machine 
# Start time: 21:50:06 on Jun 15,2024
# Loading sv_std.std
# Loading work.tb_change_machine
# Loading work.change_machine
run
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv(185)
#    Time: 40 ns  Iteration: 0  Instance: /tb_change_machine
# 1
# Break in Module tb_change_machine at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv line 185
