<profile>

<section name = "Vitis HLS Report for 'hyst'" level="0">
<item name = "Date">Sun Dec 10 20:58:48 2023
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">test.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50 ns, 1.739 ns, 0.68 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66817, 66817, 0.167 ms, 0.167 ms, 66818, 66818, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_26_1">66816, 66816, 261, -, -, 256, no</column>
<column name=" + VITIS_LOOP_27_2">258, 258, 4, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 98, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 157, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_fu_104_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln27_fu_132_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln34_fu_138_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln26_fu_98_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln27_fu_126_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln39_fu_147_p2">icmp, 0, 0, 11, 8, 6</column>
<column name="out_r_d0">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="xi_reg_87">9, 2, 9, 18</column>
<column name="yi_reg_76">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln26_reg_165">9, 0, 9, 0</column>
<column name="add_ln34_reg_184">16, 0, 16, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="icmp_ln27_reg_175">1, 0, 1, 0</column>
<column name="icmp_ln39_reg_199">1, 0, 1, 0</column>
<column name="tmp_1_reg_170">8, 0, 16, 8</column>
<column name="xi_reg_87">9, 0, 9, 0</column>
<column name="yi_reg_76">9, 0, 9, 0</column>
<column name="zext_ln34_reg_189">16, 0, 64, 48</column>
<column name="zext_ln34_reg_189_pp0_iter2_reg">16, 0, 64, 48</column>
<column name="icmp_ln27_reg_175">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hyst, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hyst, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hyst, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hyst, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hyst, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hyst, return value</column>
<column name="data_address0">out, 16, ap_memory, data, array</column>
<column name="data_ce0">out, 1, ap_memory, data, array</column>
<column name="data_q0">in, 8, ap_memory, data, array</column>
<column name="out_r_address0">out, 16, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 8, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
