  Stms:
    x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
    x247 = DelayLine(3,b169)
    x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true))))
    x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247)))
    x184 = Mux(x245,x244,x183)
    x196 = CounterNew(Const(0),Const(16),Const(1),Const(1))
    x189 = StreamOutNew(BurstFullDataBus())
    x164 = CounterNew(Const(0),Const(16),Const(1),Const(1))
    x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
    x206 = StreamInBankedRead(x190,ArrayBuffer(Set()))
    x248 = DelayLine(2,b199)
    x201 = VecApply(x200,0)
    x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false))))
    x165 = CounterChainNew(Vector(x164))
    x197 = CounterChainNew(List(x196))
    x188 = StreamOutNew(BurstCmdBus)
    x193 = DRAMIsAlloc(x160)
    x244 = DelayLine(1,x178)
    x205 = FringeDenseStore(x160,x188,x189,x190)
    x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]])
    x180 = VecApply(x179,0)
    x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None)
    x191 = DRAMAddress(x160)
    x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None)
    x187 = UnrolledReduce(Set(),x163,Block((x161) => Const(())),List(List(b166)),List(List(b168)),None)
    x172 = CounterChainNew(List(x171))
    x245 = DelayLine(3,x182)
    x208 = UnitPipe(Set(),Block(Const(())),None)
    x162 = CounterNew(Const(-5),Const(5),Const(1),Const(1))
    x209 = UnitPipe(Set(),Block(Const(())),None)
    x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193)))
    x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]])
    x182 = FixEql(b166,Const(-5))
    x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168)))
    x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248)))
    x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None)
    x171 = CounterNew(Const(0),Const(16),Const(1),Const(1))
    x246 = DelayLine(3,b167)
    x190 = StreamInNew(BurstAckBus)
    x183 = FixAdd(x178,x180)
    x195 = UnitPipe(Set(),Block(Const(())),None)
    x163 = CounterChainNew(List(x162))
    x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]])
    x178 = VecApply(x177,0)
  Used:
    () [Made: false]
    x170 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
    x247 = DelayLine(3,b169) [Made: true]
    x202 = SimpleStruct(ArrayBuffer((_1,x201), (_2,Const(true)))) [Made: true]
    b174 [Made: true]
    x185 = SRAMBankedWrite(x161,Vector(x184),Vector(List(Const(0))),Vector(x246),Vector(Set(x247))) [Made: true]
    x184 = Mux(x245,x244,x183) [Made: true]
    x196 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
    x189 = StreamOutNew(BurstFullDataBus()) [Made: true]
    x164 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
    x179 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
    x206 = StreamInBankedRead(x190,ArrayBuffer(Set())) [Made: true]
    x248 = DelayLine(2,b199) [Made: true]
    x201 = VecApply(x200,0) [Made: true]
    x160 = DRAMHostNew(List(Const(16)),Const(0)) [Made: false]
    x192 = SimpleStruct(ArrayBuffer((offset,x191), (size,Const(64)), (isLoad,Const(false)))) [Made: true]
    x165 = CounterChainNew(Vector(x164)) [Made: true]
    x197 = CounterChainNew(List(x196)) [Made: true]
    x188 = StreamOutNew(BurstCmdBus) [Made: true]
    b169 [Made: true]
    x193 = DRAMIsAlloc(x160) [Made: true]
    b173 [Made: true]
    x244 = DelayLine(1,x178) [Made: true]
    x205 = FringeDenseStore(x160,x188,x189,x190) [Made: true]
    b166 [Made: true]
    x161 = SRAMNew(List(Const(16)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
    x180 = VecApply(x179,0) [Made: true]
    x176 = UnrolledForeach(Set(b168),x172,Block(Const(())),List(List(b173)),List(List(b174)),None) [Made: true]
    x191 = DRAMAddress(x160) [Made: true]
    x204 = UnrolledForeach(Set(),x197,Block(Const(())),List(List(b198)),List(List(b199)),None) [Made: true]
    x172 = CounterChainNew(List(x171)) [Made: true]
    x245 = DelayLine(3,x182) [Made: true]
    x208 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
    b198 [Made: true]
    b167 [Made: true]
    x162 = CounterNew(Const(-5),Const(5),Const(1),Const(1)) [Made: true]
    x194 = StreamOutBankedWrite(x188,ArrayBuffer(x192),ArrayBuffer(Set(x193))) [Made: true]
    b199 [Made: true]
    x177 = SRAMBankedRead(x170,Vector(List(Const(0))),Vector(b167),Vector(Set(b169)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
    x182 = FixEql(b166,Const(-5)) [Made: true]
    x175 = SRAMBankedWrite(x170,Vector(Const(1)),Vector(List(Const(0))),Vector(b173),Vector(Set(b174, b168))) [Made: true]
    x203 = StreamOutBankedWrite(x189,ArrayBuffer(x202),ArrayBuffer(Set(x248))) [Made: true]
    x186 = UnrolledForeach(Set(),x165,Block(Const(())),Vector(List(b167)),Vector(List(b169)),None) [Made: true]
    x171 = CounterNew(Const(0),Const(16),Const(1),Const(1)) [Made: true]
    x246 = DelayLine(3,b167) [Made: true]
    b168 [Made: true]
    x190 = StreamInNew(BurstAckBus) [Made: true]
    x183 = FixAdd(x178,x180) [Made: true]
    x195 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
    x163 = CounterChainNew(List(x162)) [Made: true]
    x200 = SRAMBankedRead(x161,Vector(List(Const(0))),Vector(b198),Vector(Set(b199)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
    x178 = VecApply(x177,0) [Made: true]
