
MEMORY_STM32WL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000372c  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08003864  08003864  00004864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003900  08003900  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003900  08003900  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003900  08003900  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003900  08003900  00004900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003904  08003904  00004904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003908  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  2000005c  08003964  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08003964  0000529c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ff1  00000000  00000000  00005086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d6e  00000000  00000000  0000f077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00010de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b4  00000000  00000000  00011af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb45  00000000  00000000  000124a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ac98  00000000  00000000  0002dfe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac822  00000000  00000000  00038c81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e54a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000380c  00000000  00000000  000e54e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000e8cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000005c 	.word	0x2000005c
 8000154:	00000000 	.word	0x00000000
 8000158:	0800384c 	.word	0x0800384c

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000060 	.word	0x20000060
 8000174:	0800384c 	.word	0x0800384c

08000178 <MX25L4_Init>:
//***********************************************************
//++++++++++++++++ Funzioni Public ++++++++++++++++++++++++++
//***********************************************************

bool MX25L4_Init(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
	bool isOK = true;
 800017e:	2301      	movs	r3, #1
 8000180:	71fb      	strb	r3, [r7, #7]

	// Inizzializzazione del contesto
	memoryContext.packetSize = 0;
 8000182:	4b2a      	ldr	r3, [pc, #168]	@ (800022c <MX25L4_Init+0xb4>)
 8000184:	2200      	movs	r2, #0
 8000186:	701a      	strb	r2, [r3, #0]
	memoryContext.firmwareVersion = 0;
 8000188:	4b28      	ldr	r3, [pc, #160]	@ (800022c <MX25L4_Init+0xb4>)
 800018a:	2200      	movs	r2, #0
 800018c:	805a      	strh	r2, [r3, #2]
	memoryContext.addrFreeSpace = 0;
 800018e:	4b27      	ldr	r3, [pc, #156]	@ (800022c <MX25L4_Init+0xb4>)
 8000190:	2200      	movs	r2, #0
 8000192:	605a      	str	r2, [r3, #4]

	// Inizializzazione - CS e HOLD
	CS_Unselect();
 8000194:	f000 f8d8 	bl	8000348 <CS_Unselect>
	HAL_GPIO_WritePin(MX25L4_HOLD_Port, MX25L4_HOLD_Pin, GPIO_PIN_SET);
 8000198:	2201      	movs	r2, #1
 800019a:	2180      	movs	r1, #128	@ 0x80
 800019c:	4824      	ldr	r0, [pc, #144]	@ (8000230 <MX25L4_Init+0xb8>)
 800019e:	f000 ffe3 	bl	8001168 <HAL_GPIO_WritePin>
	// Inizializzazione - SPI [GIÀ FATTO NEL MAIN.. DEVO FARLO?]
	//isOK &= HAL_SPI_Init(&MX25L4_hspi) == HAL_OK;

	// Verifica del funzionamento del dispositivo
	uint8_t memID[3];
	isOK &= MX25L4_ReadID((uint8_t*) memID);
 80001a2:	1d3b      	adds	r3, r7, #4
 80001a4:	4618      	mov	r0, r3
 80001a6:	f000 f845 	bl	8000234 <MX25L4_ReadID>
 80001aa:	4603      	mov	r3, r0
 80001ac:	461a      	mov	r2, r3
 80001ae:	79fb      	ldrb	r3, [r7, #7]
 80001b0:	4013      	ands	r3, r2
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	bf14      	ite	ne
 80001b6:	2301      	movne	r3, #1
 80001b8:	2300      	moveq	r3, #0
 80001ba:	71fb      	strb	r3, [r7, #7]

	isOK &= (memID[0] == MX25L4_BYTE2(MX25L4_ID));
 80001bc:	79fb      	ldrb	r3, [r7, #7]
 80001be:	793a      	ldrb	r2, [r7, #4]
 80001c0:	2ac2      	cmp	r2, #194	@ 0xc2
 80001c2:	bf0c      	ite	eq
 80001c4:	2201      	moveq	r2, #1
 80001c6:	2200      	movne	r2, #0
 80001c8:	b2d2      	uxtb	r2, r2
 80001ca:	4013      	ands	r3, r2
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	bf14      	ite	ne
 80001d0:	2301      	movne	r3, #1
 80001d2:	2300      	moveq	r3, #0
 80001d4:	71fb      	strb	r3, [r7, #7]
	isOK &= (memID[1] == MX25L4_BYTE1(MX25L4_ID));
 80001d6:	79fb      	ldrb	r3, [r7, #7]
 80001d8:	797a      	ldrb	r2, [r7, #5]
 80001da:	2a20      	cmp	r2, #32
 80001dc:	bf0c      	ite	eq
 80001de:	2201      	moveq	r2, #1
 80001e0:	2200      	movne	r2, #0
 80001e2:	b2d2      	uxtb	r2, r2
 80001e4:	4013      	ands	r3, r2
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	bf14      	ite	ne
 80001ea:	2301      	movne	r3, #1
 80001ec:	2300      	moveq	r3, #0
 80001ee:	71fb      	strb	r3, [r7, #7]
	isOK &= (memID[2] == MX25L4_BYTE0(MX25L4_ID));
 80001f0:	79fb      	ldrb	r3, [r7, #7]
 80001f2:	79ba      	ldrb	r2, [r7, #6]
 80001f4:	2a13      	cmp	r2, #19
 80001f6:	bf0c      	ite	eq
 80001f8:	2201      	moveq	r2, #1
 80001fa:	2200      	movne	r2, #0
 80001fc:	b2d2      	uxtb	r2, r2
 80001fe:	4013      	ands	r3, r2
 8000200:	2b00      	cmp	r3, #0
 8000202:	bf14      	ite	ne
 8000204:	2301      	movne	r3, #1
 8000206:	2300      	moveq	r3, #0
 8000208:	71fb      	strb	r3, [r7, #7]

	// inizializzazione del contesto della memoria
	if (!MEM_FindFreeSpace(0x00)) // se vero -> header non trovato!
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f91e 	bl	800044c <MEM_FindFreeSpace>
 8000210:	4603      	mov	r3, r0
 8000212:	f083 0301 	eor.w	r3, r3, #1
 8000216:	b2db      	uxtb	r3, r3
 8000218:	2b00      	cmp	r3, #0
 800021a:	d002      	beq.n	8000222 <MX25L4_Init+0xaa>
	{
		MEM_WriteHeader(0x00); // scrittura dell'header
 800021c:	2000      	movs	r0, #0
 800021e:	f000 f979 	bl	8000514 <MEM_WriteHeader>
	}

	return isOK;
 8000222:	79fb      	ldrb	r3, [r7, #7]
}
 8000224:	4618      	mov	r0, r3
 8000226:	3708      	adds	r7, #8
 8000228:	46bd      	mov	sp, r7
 800022a:	bd80      	pop	{r7, pc}
 800022c:	20000078 	.word	0x20000078
 8000230:	48000400 	.word	0x48000400

08000234 <MX25L4_ReadID>:

bool MX25L4_ReadID(uint8_t *aID)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	uint8_t cmd = MX25L4_CMD_RDID;
 800023c:	239f      	movs	r3, #159	@ 0x9f
 800023e:	73bb      	strb	r3, [r7, #14]
	bool isOK = true;
 8000240:	2301      	movs	r3, #1
 8000242:	73fb      	strb	r3, [r7, #15]

	// Chip Select - ON
	CS_Select();
 8000244:	f000 f874 	bl	8000330 <CS_Select>

	isOK &= SPI_Transmit(&cmd, 1, MX25L4_MAX_CMD_TIME);
 8000248:	f107 030e 	add.w	r3, r7, #14
 800024c:	2264      	movs	r2, #100	@ 0x64
 800024e:	2101      	movs	r1, #1
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f885 	bl	8000360 <SPI_Transmit>
 8000256:	4603      	mov	r3, r0
 8000258:	461a      	mov	r2, r3
 800025a:	7bfb      	ldrb	r3, [r7, #15]
 800025c:	4013      	ands	r3, r2
 800025e:	2b00      	cmp	r3, #0
 8000260:	bf14      	ite	ne
 8000262:	2301      	movne	r3, #1
 8000264:	2300      	moveq	r3, #0
 8000266:	73fb      	strb	r3, [r7, #15]
	isOK &= SPI_Receive(aID, 3, MX25L4_MAX_CMD_TIME);
 8000268:	2264      	movs	r2, #100	@ 0x64
 800026a:	2103      	movs	r1, #3
 800026c:	6878      	ldr	r0, [r7, #4]
 800026e:	f000 f891 	bl	8000394 <SPI_Receive>
 8000272:	4603      	mov	r3, r0
 8000274:	461a      	mov	r2, r3
 8000276:	7bfb      	ldrb	r3, [r7, #15]
 8000278:	4013      	ands	r3, r2
 800027a:	2b00      	cmp	r3, #0
 800027c:	bf14      	ite	ne
 800027e:	2301      	movne	r3, #1
 8000280:	2300      	moveq	r3, #0
 8000282:	73fb      	strb	r3, [r7, #15]

	// Chip Select - OFF
	CS_Unselect();
 8000284:	f000 f860 	bl	8000348 <CS_Unselect>

	return isOK;
 8000288:	7bfb      	ldrb	r3, [r7, #15]
}
 800028a:	4618      	mov	r0, r3
 800028c:	3710      	adds	r7, #16
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}

08000292 <MX25L4_ReadData>:

bool MX25L4_ReadData(uint8_t *pData, uint16_t size, uint32_t address)
{
 8000292:	b580      	push	{r7, lr}
 8000294:	b086      	sub	sp, #24
 8000296:	af00      	add	r7, sp, #0
 8000298:	60f8      	str	r0, [r7, #12]
 800029a:	460b      	mov	r3, r1
 800029c:	607a      	str	r2, [r7, #4]
 800029e:	817b      	strh	r3, [r7, #10]
	uint8_t isOK = true;
 80002a0:	2301      	movs	r3, #1
 80002a2:	75fb      	strb	r3, [r7, #23]
	uint8_t cmd[4] =
 80002a4:	2303      	movs	r3, #3
 80002a6:	743b      	strb	r3, [r7, #16]
	{ MX25L4_CMD_READ, MX25L4_BYTE2(address), MX25L4_BYTE1(address), MX25L4_BYTE0(address) };
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	0c1b      	lsrs	r3, r3, #16
	uint8_t cmd[4] =
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	747b      	strb	r3, [r7, #17]
	{ MX25L4_CMD_READ, MX25L4_BYTE2(address), MX25L4_BYTE1(address), MX25L4_BYTE0(address) };
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	0a1b      	lsrs	r3, r3, #8
	uint8_t cmd[4] =
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	74bb      	strb	r3, [r7, #18]
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	74fb      	strb	r3, [r7, #19]

	// Chip Select - ON
	CS_Select();
 80002be:	f000 f837 	bl	8000330 <CS_Select>

	isOK &= SPI_Transmit(cmd, 4, MX25L4_MAX_CMD_TIME);
 80002c2:	f107 0310 	add.w	r3, r7, #16
 80002c6:	2264      	movs	r2, #100	@ 0x64
 80002c8:	2104      	movs	r1, #4
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 f848 	bl	8000360 <SPI_Transmit>
 80002d0:	4603      	mov	r3, r0
 80002d2:	461a      	mov	r2, r3
 80002d4:	7dfb      	ldrb	r3, [r7, #23]
 80002d6:	4013      	ands	r3, r2
 80002d8:	75fb      	strb	r3, [r7, #23]
	isOK &= SPI_Receive(pData, size, MX25L4_MAX_RW_TIME);
 80002da:	897b      	ldrh	r3, [r7, #10]
 80002dc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80002e0:	4619      	mov	r1, r3
 80002e2:	68f8      	ldr	r0, [r7, #12]
 80002e4:	f000 f856 	bl	8000394 <SPI_Receive>
 80002e8:	4603      	mov	r3, r0
 80002ea:	461a      	mov	r2, r3
 80002ec:	7dfb      	ldrb	r3, [r7, #23]
 80002ee:	4013      	ands	r3, r2
 80002f0:	75fb      	strb	r3, [r7, #23]

	// Chip Select - OFF
	CS_Unselect();
 80002f2:	f000 f829 	bl	8000348 <CS_Unselect>

	return isOK;
 80002f6:	7dfb      	ldrb	r3, [r7, #23]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	bf14      	ite	ne
 80002fc:	2301      	movne	r3, #1
 80002fe:	2300      	moveq	r3, #0
 8000300:	b2db      	uxtb	r3, r3
}
 8000302:	4618      	mov	r0, r3
 8000304:	3718      	adds	r7, #24
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}

0800030a <MX25L4_isOccupied>:

	return SPI_SendCMD(&cmd, 1, MX25L4_MAX_CMD_TIME);
}

bool MX25L4_isOccupied()
{
 800030a:	b580      	push	{r7, lr}
 800030c:	b082      	sub	sp, #8
 800030e:	af00      	add	r7, sp, #0
	uint8_t registerStatus;
	MEM_ReadRegister(&registerStatus);
 8000310:	1dfb      	adds	r3, r7, #7
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fa1a 	bl	800074c <MEM_ReadRegister>
	return (registerStatus & 0x01) == 0x01; // Lettura dell'ultimo bit e verifica se è pari a 1 (Occupato)
 8000318:	79fb      	ldrb	r3, [r7, #7]
 800031a:	f003 0301 	and.w	r3, r3, #1
 800031e:	2b00      	cmp	r3, #0
 8000320:	bf14      	ite	ne
 8000322:	2301      	movne	r3, #1
 8000324:	2300      	moveq	r3, #0
 8000326:	b2db      	uxtb	r3, r3
}
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <CS_Select>:
//***********************************************************
//++++++++++++++++ Funzioni Private ++++++++++++++++++++++++++
//***********************************************************

inline void CS_Select()
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MX25L4_CS_Port, MX25L4_CS_Pin, GPIO_PIN_RESET);
 8000334:	2200      	movs	r2, #0
 8000336:	2120      	movs	r1, #32
 8000338:	4802      	ldr	r0, [pc, #8]	@ (8000344 <CS_Select+0x14>)
 800033a:	f000 ff15 	bl	8001168 <HAL_GPIO_WritePin>
}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	48000400 	.word	0x48000400

08000348 <CS_Unselect>:

inline void CS_Unselect()
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MX25L4_CS_Port, MX25L4_CS_Pin, GPIO_PIN_SET);
 800034c:	2201      	movs	r2, #1
 800034e:	2120      	movs	r1, #32
 8000350:	4802      	ldr	r0, [pc, #8]	@ (800035c <CS_Unselect+0x14>)
 8000352:	f000 ff09 	bl	8001168 <HAL_GPIO_WritePin>
}
 8000356:	bf00      	nop
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	48000400 	.word	0x48000400

08000360 <SPI_Transmit>:

inline bool SPI_Transmit(uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	60f8      	str	r0, [r7, #12]
 8000368:	460b      	mov	r3, r1
 800036a:	607a      	str	r2, [r7, #4]
 800036c:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Transmit(&MX25L4_SPI, pData, Size, Timeout) == HAL_OK;
 800036e:	897a      	ldrh	r2, [r7, #10]
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	68f9      	ldr	r1, [r7, #12]
 8000374:	4806      	ldr	r0, [pc, #24]	@ (8000390 <SPI_Transmit+0x30>)
 8000376:	f002 f8c9 	bl	800250c <HAL_SPI_Transmit>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	bf0c      	ite	eq
 8000380:	2301      	moveq	r3, #1
 8000382:	2300      	movne	r3, #0
 8000384:	b2db      	uxtb	r3, r3
}
 8000386:	4618      	mov	r0, r3
 8000388:	3710      	adds	r7, #16
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	20000080 	.word	0x20000080

08000394 <SPI_Receive>:

inline bool SPI_Receive(uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b084      	sub	sp, #16
 8000398:	af00      	add	r7, sp, #0
 800039a:	60f8      	str	r0, [r7, #12]
 800039c:	460b      	mov	r3, r1
 800039e:	607a      	str	r2, [r7, #4]
 80003a0:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Receive(&MX25L4_SPI, pData, Size, Timeout) == HAL_OK;
 80003a2:	897a      	ldrh	r2, [r7, #10]
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68f9      	ldr	r1, [r7, #12]
 80003a8:	4806      	ldr	r0, [pc, #24]	@ (80003c4 <SPI_Receive+0x30>)
 80003aa:	f002 fa47 	bl	800283c <HAL_SPI_Receive>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	bf0c      	ite	eq
 80003b4:	2301      	moveq	r3, #1
 80003b6:	2300      	movne	r3, #0
 80003b8:	b2db      	uxtb	r3, r3
}
 80003ba:	4618      	mov	r0, r3
 80003bc:	3710      	adds	r7, #16
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	20000080 	.word	0x20000080

080003c8 <SPI_SendCMD>:

bool SPI_SendCMD(uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b086      	sub	sp, #24
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	60f8      	str	r0, [r7, #12]
 80003d0:	460b      	mov	r3, r1
 80003d2:	607a      	str	r2, [r7, #4]
 80003d4:	817b      	strh	r3, [r7, #10]
	bool isOK = true;
 80003d6:	2301      	movs	r3, #1
 80003d8:	75fb      	strb	r3, [r7, #23]

	// Chip Select - ON
	CS_Select();
 80003da:	f7ff ffa9 	bl	8000330 <CS_Select>

	isOK &= SPI_Transmit(pData, Size, Timeout);
 80003de:	897b      	ldrh	r3, [r7, #10]
 80003e0:	687a      	ldr	r2, [r7, #4]
 80003e2:	4619      	mov	r1, r3
 80003e4:	68f8      	ldr	r0, [r7, #12]
 80003e6:	f7ff ffbb 	bl	8000360 <SPI_Transmit>
 80003ea:	4603      	mov	r3, r0
 80003ec:	461a      	mov	r2, r3
 80003ee:	7dfb      	ldrb	r3, [r7, #23]
 80003f0:	4013      	ands	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	bf14      	ite	ne
 80003f6:	2301      	movne	r3, #1
 80003f8:	2300      	moveq	r3, #0
 80003fa:	75fb      	strb	r3, [r7, #23]

	// Chip Select - OFF
	CS_Unselect();
 80003fc:	f7ff ffa4 	bl	8000348 <CS_Unselect>

	return isOK;
 8000400:	7dfb      	ldrb	r3, [r7, #23]

}
 8000402:	4618      	mov	r0, r3
 8000404:	3718      	adds	r7, #24
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
	...

0800040c <MEM_UpdateContext>:

bool MEM_UpdateContext(uint8_t *pData)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
	memoryContext.firmwareVersion = pData[1] << 8 | pData[2];
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	3301      	adds	r3, #1
 8000418:	781b      	ldrb	r3, [r3, #0]
 800041a:	b21b      	sxth	r3, r3
 800041c:	021b      	lsls	r3, r3, #8
 800041e:	b21a      	sxth	r2, r3
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	3302      	adds	r3, #2
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	b21b      	sxth	r3, r3
 8000428:	4313      	orrs	r3, r2
 800042a:	b21b      	sxth	r3, r3
 800042c:	b29a      	uxth	r2, r3
 800042e:	4b06      	ldr	r3, [pc, #24]	@ (8000448 <MEM_UpdateContext+0x3c>)
 8000430:	805a      	strh	r2, [r3, #2]
	memoryContext.packetSize = pData[3];
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	78da      	ldrb	r2, [r3, #3]
 8000436:	4b04      	ldr	r3, [pc, #16]	@ (8000448 <MEM_UpdateContext+0x3c>)
 8000438:	701a      	strb	r2, [r3, #0]
	return true;
 800043a:	2301      	movs	r3, #1
}
 800043c:	4618      	mov	r0, r3
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	20000078 	.word	0x20000078

0800044c <MEM_FindFreeSpace>:

bool MEM_FindFreeSpace(uint32_t start_address)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b086      	sub	sp, #24
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
	bool stop = false;
 8000454:	2300      	movs	r3, #0
 8000456:	75fb      	strb	r3, [r7, #23]
	uint8_t pData[MX25L4_FORWARD_CHECK];

	MX25L4_ReadData(pData, MX25L4_FORWARD_CHECK, start_address);
 8000458:	f107 0308 	add.w	r3, r7, #8
 800045c:	687a      	ldr	r2, [r7, #4]
 800045e:	2108      	movs	r1, #8
 8000460:	4618      	mov	r0, r3
 8000462:	f7ff ff16 	bl	8000292 <MX25L4_ReadData>
	if (!MEM_IsHeader(pData))
 8000466:	f107 0308 	add.w	r3, r7, #8
 800046a:	4618      	mov	r0, r3
 800046c:	f000 f866 	bl	800053c <MEM_IsHeader>
 8000470:	4603      	mov	r3, r0
 8000472:	f083 0301 	eor.w	r3, r3, #1
 8000476:	b2db      	uxtb	r3, r3
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <MEM_FindFreeSpace+0x34>
	{
		return false;
 800047c:	2300      	movs	r3, #0
 800047e:	e042      	b.n	8000506 <MEM_FindFreeSpace+0xba>
	}

	MEM_UpdateContext(pData); // Aggiorniamo il contesto della memoria
 8000480:	f107 0308 	add.w	r3, r7, #8
 8000484:	4618      	mov	r0, r3
 8000486:	f7ff ffc1 	bl	800040c <MEM_UpdateContext>

	uint32_t addr = start_address + MX25L4_HEADER_BYTE_NUM; // partiamo a leggere dal primo blocco libero
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	3304      	adds	r3, #4
 800048e:	613b      	str	r3, [r7, #16]

	// Ciclo di scan della memoria
	while (!stop)
 8000490:	e032      	b.n	80004f8 <MEM_FindFreeSpace+0xac>
	{
		MX25L4_ReadData(pData, MX25L4_FORWARD_CHECK, addr);
 8000492:	f107 0308 	add.w	r3, r7, #8
 8000496:	693a      	ldr	r2, [r7, #16]
 8000498:	2108      	movs	r1, #8
 800049a:	4618      	mov	r0, r3
 800049c:	f7ff fef9 	bl	8000292 <MX25L4_ReadData>

		if (MEM_IsHeader(pData)) // Se vero -> Aggiorniamo il contesto della memoria
 80004a0:	f107 0308 	add.w	r3, r7, #8
 80004a4:	4618      	mov	r0, r3
 80004a6:	f000 f849 	bl	800053c <MEM_IsHeader>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d005      	beq.n	80004bc <MEM_FindFreeSpace+0x70>
		{
			MEM_UpdateContext(pData);
 80004b0:	f107 0308 	add.w	r3, r7, #8
 80004b4:	4618      	mov	r0, r3
 80004b6:	f7ff ffa9 	bl	800040c <MEM_UpdateContext>
 80004ba:	e017      	b.n	80004ec <MEM_FindFreeSpace+0xa0>
		}
		else if (MEM_IsFree(pData, MX25L4_FORWARD_CHECK)) // se vero -> ci fermiamo e aggiorniamo il contesto
 80004bc:	f107 0308 	add.w	r3, r7, #8
 80004c0:	2108      	movs	r1, #8
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 f88a 	bl	80005dc <MEM_IsFree>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d00e      	beq.n	80004ec <MEM_FindFreeSpace+0xa0>
		{
			if (memoryContext.firmwareVersion != MX25L4_FIRMWARE_VERSION) // se vero -> scriviamo l'header della nuova versione
 80004ce:	4b10      	ldr	r3, [pc, #64]	@ (8000510 <MEM_FindFreeSpace+0xc4>)
 80004d0:	885b      	ldrh	r3, [r3, #2]
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d005      	beq.n	80004e2 <MEM_FindFreeSpace+0x96>
			{
				MEM_WriteHeader(addr);
 80004d6:	6938      	ldr	r0, [r7, #16]
 80004d8:	f000 f81c 	bl	8000514 <MEM_WriteHeader>
				addr += MX25L4_HEADER_BYTE_NUM;
 80004dc:	693b      	ldr	r3, [r7, #16]
 80004de:	3304      	adds	r3, #4
 80004e0:	613b      	str	r3, [r7, #16]
			}
			memoryContext.addrFreeSpace = addr;
 80004e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000510 <MEM_FindFreeSpace+0xc4>)
 80004e4:	693b      	ldr	r3, [r7, #16]
 80004e6:	6053      	str	r3, [r2, #4]
			stop = true;
 80004e8:	2301      	movs	r3, #1
 80004ea:	75fb      	strb	r3, [r7, #23]
		}

		addr += memoryContext.packetSize; // Continuiamo ad avanzare
 80004ec:	4b08      	ldr	r3, [pc, #32]	@ (8000510 <MEM_FindFreeSpace+0xc4>)
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	461a      	mov	r2, r3
 80004f2:	693b      	ldr	r3, [r7, #16]
 80004f4:	4413      	add	r3, r2
 80004f6:	613b      	str	r3, [r7, #16]
	while (!stop)
 80004f8:	7dfb      	ldrb	r3, [r7, #23]
 80004fa:	f083 0301 	eor.w	r3, r3, #1
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	2b00      	cmp	r3, #0
 8000502:	d1c6      	bne.n	8000492 <MEM_FindFreeSpace+0x46>
	}

	return true;
 8000504:	2301      	movs	r3, #1
}
 8000506:	4618      	mov	r0, r3
 8000508:	3718      	adds	r7, #24
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	20000078 	.word	0x20000078

08000514 <MEM_WriteHeader>:

bool MEM_WriteHeader(uint32_t addr)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
	uint8_t pData[MX25L4_HEADER_BYTE_NUM] =
 800051c:	4b06      	ldr	r3, [pc, #24]	@ (8000538 <MEM_WriteHeader+0x24>)
 800051e:	60fb      	str	r3, [r7, #12]
	{ MX25L4_HEADER_BYTE_0, MX25L4_HEADER_BYTE_1, MX25L4_FIRMWARE_VERSION, MX25L4_PACKET_SIZE };

	return MEM_Write(pData, MX25L4_HEADER_BYTE_NUM, addr);
 8000520:	f107 030c 	add.w	r3, r7, #12
 8000524:	687a      	ldr	r2, [r7, #4]
 8000526:	2104      	movs	r1, #4
 8000528:	4618      	mov	r0, r3
 800052a:	f000 f875 	bl	8000618 <MEM_Write>
 800052e:	4603      	mov	r3, r0
}
 8000530:	4618      	mov	r0, r3
 8000532:	3710      	adds	r7, #16
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	5a0055ff 	.word	0x5a0055ff

0800053c <MEM_IsHeader>:

bool MEM_IsHeader(uint8_t *pData)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
	bool isOK = true;
 8000544:	2301      	movs	r3, #1
 8000546:	73fb      	strb	r3, [r7, #15]
	isOK &= pData[0] == MX25L4_HEADER_BYTE_0;
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	7812      	ldrb	r2, [r2, #0]
 800054e:	2aff      	cmp	r2, #255	@ 0xff
 8000550:	bf0c      	ite	eq
 8000552:	2201      	moveq	r2, #1
 8000554:	2200      	movne	r2, #0
 8000556:	b2d2      	uxtb	r2, r2
 8000558:	4013      	ands	r3, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	bf14      	ite	ne
 800055e:	2301      	movne	r3, #1
 8000560:	2300      	moveq	r3, #0
 8000562:	73fb      	strb	r3, [r7, #15]
	isOK &= pData[1] == MX25L4_HEADER_BYTE_1;
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	3201      	adds	r2, #1
 800056a:	7812      	ldrb	r2, [r2, #0]
 800056c:	2a55      	cmp	r2, #85	@ 0x55
 800056e:	bf0c      	ite	eq
 8000570:	2201      	moveq	r2, #1
 8000572:	2200      	movne	r2, #0
 8000574:	b2d2      	uxtb	r2, r2
 8000576:	4013      	ands	r3, r2
 8000578:	2b00      	cmp	r3, #0
 800057a:	bf14      	ite	ne
 800057c:	2301      	movne	r3, #1
 800057e:	2300      	moveq	r3, #0
 8000580:	73fb      	strb	r3, [r7, #15]
	isOK &= (pData[2] == (memoryContext.firmwareVersion + 1)); 	// Versioni del firmware consecutive TODO da chiedere
 8000582:	7bfb      	ldrb	r3, [r7, #15]
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	3202      	adds	r2, #2
 8000588:	7812      	ldrb	r2, [r2, #0]
 800058a:	4611      	mov	r1, r2
 800058c:	4a12      	ldr	r2, [pc, #72]	@ (80005d8 <MEM_IsHeader+0x9c>)
 800058e:	8852      	ldrh	r2, [r2, #2]
 8000590:	3201      	adds	r2, #1
 8000592:	4291      	cmp	r1, r2
 8000594:	bf0c      	ite	eq
 8000596:	2201      	moveq	r2, #1
 8000598:	2200      	movne	r2, #0
 800059a:	b2d2      	uxtb	r2, r2
 800059c:	4013      	ands	r3, r2
 800059e:	2b00      	cmp	r3, #0
 80005a0:	bf14      	ite	ne
 80005a2:	2301      	movne	r3, #1
 80005a4:	2300      	moveq	r3, #0
 80005a6:	73fb      	strb	r3, [r7, #15]
	isOK &= ((pData[3] % 2) == 0); 								// Dimensioni del pacchetto "pari" TODO da chiedere
 80005a8:	7bfb      	ldrb	r3, [r7, #15]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	3203      	adds	r2, #3
 80005ae:	7812      	ldrb	r2, [r2, #0]
 80005b0:	f002 0201 	and.w	r2, r2, #1
 80005b4:	b2d2      	uxtb	r2, r2
 80005b6:	2a00      	cmp	r2, #0
 80005b8:	bf0c      	ite	eq
 80005ba:	2201      	moveq	r2, #1
 80005bc:	2200      	movne	r2, #0
 80005be:	b2d2      	uxtb	r2, r2
 80005c0:	4013      	ands	r3, r2
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	bf14      	ite	ne
 80005c6:	2301      	movne	r3, #1
 80005c8:	2300      	moveq	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]
	return isOK;
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr
 80005d8:	20000078 	.word	0x20000078

080005dc <MEM_IsFree>:

bool MEM_IsFree(uint8_t *pData, uint8_t size)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	460b      	mov	r3, r1
 80005e6:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 0; i < size; i++)
 80005e8:	2300      	movs	r3, #0
 80005ea:	73fb      	strb	r3, [r7, #15]
 80005ec:	e00a      	b.n	8000604 <MEM_IsFree+0x28>
	{
		if ((pData[i] & 0xFF) != 0xFF)
 80005ee:	7bfb      	ldrb	r3, [r7, #15]
 80005f0:	687a      	ldr	r2, [r7, #4]
 80005f2:	4413      	add	r3, r2
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2bff      	cmp	r3, #255	@ 0xff
 80005f8:	d001      	beq.n	80005fe <MEM_IsFree+0x22>
		{
			return false;
 80005fa:	2300      	movs	r3, #0
 80005fc:	e007      	b.n	800060e <MEM_IsFree+0x32>
	for (uint8_t i = 0; i < size; i++)
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
 8000600:	3301      	adds	r3, #1
 8000602:	73fb      	strb	r3, [r7, #15]
 8000604:	7bfa      	ldrb	r2, [r7, #15]
 8000606:	78fb      	ldrb	r3, [r7, #3]
 8000608:	429a      	cmp	r2, r3
 800060a:	d3f0      	bcc.n	80005ee <MEM_IsFree+0x12>
		}
	}
	return true;
 800060c:	2301      	movs	r3, #1
}
 800060e:	4618      	mov	r0, r3
 8000610:	3714      	adds	r7, #20
 8000612:	46bd      	mov	sp, r7
 8000614:	bc80      	pop	{r7}
 8000616:	4770      	bx	lr

08000618 <MEM_Write>:

bool MEM_Write(uint8_t *pData, uint16_t size, uint32_t addr)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b088      	sub	sp, #32
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	460b      	mov	r3, r1
 8000622:	607a      	str	r2, [r7, #4]
 8000624:	817b      	strh	r3, [r7, #10]
	bool isOK = true;
 8000626:	2301      	movs	r3, #1
 8000628:	77fb      	strb	r3, [r7, #31]

	uint8_t cmdWREN = MX25L4_CMD_WREN;
 800062a:	2306      	movs	r3, #6
 800062c:	74fb      	strb	r3, [r7, #19]
	uint8_t payLoad = 1 + 3; // payLoad per inviare il comando: CMD + ADD1 + ADD2 + ADD3
 800062e:	2304      	movs	r3, #4
 8000630:	777b      	strb	r3, [r7, #29]
	// Creo un'area di memoria continua (comando + indirizzo + dati) in modo tale da
	uint8_t *cmdWRITE = malloc((size_t) (payLoad + MX25L4_MIN(size, MX25L4_MEM_PAGE))); // TODO da chiedere se va bene
 8000632:	7f7b      	ldrb	r3, [r7, #29]
 8000634:	897a      	ldrh	r2, [r7, #10]
 8000636:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 800063a:	bf28      	it	cs
 800063c:	f44f 7280 	movcs.w	r2, #256	@ 0x100
 8000640:	b292      	uxth	r2, r2
 8000642:	4413      	add	r3, r2
 8000644:	4618      	mov	r0, r3
 8000646:	f002 fff9 	bl	800363c <malloc>
 800064a:	4603      	mov	r3, r0
 800064c:	61bb      	str	r3, [r7, #24]

	// verifica se si è riusciti ad allocare la memoria
	if (cmdWRITE == NULL)
 800064e:	69bb      	ldr	r3, [r7, #24]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d101      	bne.n	8000658 <MEM_Write+0x40>
	{
		return false;
 8000654:	2300      	movs	r3, #0
 8000656:	e072      	b.n	800073e <MEM_Write+0x126>
	}

	uint16_t byteLiberi = 0;	// Numero di byte liberi per la pagina attuale
 8000658:	2300      	movs	r3, #0
 800065a:	82fb      	strh	r3, [r7, #22]
	uint16_t daScrivere = 0; 	// dati da scrivere attraverso uno comando
 800065c:	2300      	movs	r3, #0
 800065e:	82bb      	strh	r3, [r7, #20]
	bool stop = false; 			// Indica se si deve concludere il ciclo while
 8000660:	2300      	movs	r3, #0
 8000662:	77bb      	strb	r3, [r7, #30]

	cmdWRITE[0] = MX25L4_CMD_PP;
 8000664:	69bb      	ldr	r3, [r7, #24]
 8000666:	2202      	movs	r2, #2
 8000668:	701a      	strb	r2, [r3, #0]

	while (!stop)
 800066a:	e05b      	b.n	8000724 <MEM_Write+0x10c>
	{
		// TODO da verificare
#ifdef MX25L4_DEBUG
		byteLiberi = MX25L4_MEM_PAGE - MX25L4_BYTE0(addr);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	b29b      	uxth	r3, r3
 8000670:	b2db      	uxtb	r3, r3
 8000672:	b29b      	uxth	r3, r3
 8000674:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000678:	82fb      	strh	r3, [r7, #22]
		daScrivere = MX25L4_MIN(byteLiberi, size); //
 800067a:	8afa      	ldrh	r2, [r7, #22]
 800067c:	897b      	ldrh	r3, [r7, #10]
 800067e:	4293      	cmp	r3, r2
 8000680:	bf28      	it	cs
 8000682:	4613      	movcs	r3, r2
 8000684:	82bb      	strh	r3, [r7, #20]
			daScrivere = size; // scrivo gli ultimi byte
		}
#endif // TEST IF PIÙ EFFICIENTE

		// scrittura degli indirizzi nel comando
		cmdWRITE[1] = MX25L4_BYTE2(addr);
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	0c1a      	lsrs	r2, r3, #16
 800068a:	69bb      	ldr	r3, [r7, #24]
 800068c:	3301      	adds	r3, #1
 800068e:	b2d2      	uxtb	r2, r2
 8000690:	701a      	strb	r2, [r3, #0]
		cmdWRITE[2] = MX25L4_BYTE1(addr);
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	0a1a      	lsrs	r2, r3, #8
 8000696:	69bb      	ldr	r3, [r7, #24]
 8000698:	3302      	adds	r3, #2
 800069a:	b2d2      	uxtb	r2, r2
 800069c:	701a      	strb	r2, [r3, #0]
		cmdWRITE[3] = MX25L4_BYTE0(addr);
 800069e:	69bb      	ldr	r3, [r7, #24]
 80006a0:	3303      	adds	r3, #3
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	b2d2      	uxtb	r2, r2
 80006a6:	701a      	strb	r2, [r3, #0]

		// copia dei dati in memoria (dopo il payload)
		memcpy(cmdWRITE + payLoad, pData, daScrivere);
 80006a8:	7f7b      	ldrb	r3, [r7, #29]
 80006aa:	69ba      	ldr	r2, [r7, #24]
 80006ac:	4413      	add	r3, r2
 80006ae:	8aba      	ldrh	r2, [r7, #20]
 80006b0:	68f9      	ldr	r1, [r7, #12]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f003 f8bc 	bl	8003830 <memcpy>

		// Abilitazione della scrittura
		SPI_SendCMD(&cmdWREN, 1, MX25L4_MAX_CMD_TIME);
 80006b8:	f107 0313 	add.w	r3, r7, #19
 80006bc:	2264      	movs	r2, #100	@ 0x64
 80006be:	2101      	movs	r1, #1
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff fe81 	bl	80003c8 <SPI_SendCMD>

		CS_Select();
 80006c6:	f7ff fe33 	bl	8000330 <CS_Select>

		// Scrittura dei dati
		isOK &= SPI_Transmit(cmdWRITE, daScrivere, MX25L4_MAX_RW_TIME); // scrittura
 80006ca:	8abb      	ldrh	r3, [r7, #20]
 80006cc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80006d0:	4619      	mov	r1, r3
 80006d2:	69b8      	ldr	r0, [r7, #24]
 80006d4:	f7ff fe44 	bl	8000360 <SPI_Transmit>
 80006d8:	4603      	mov	r3, r0
 80006da:	461a      	mov	r2, r3
 80006dc:	7ffb      	ldrb	r3, [r7, #31]
 80006de:	4013      	ands	r3, r2
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	bf14      	ite	ne
 80006e4:	2301      	movne	r3, #1
 80006e6:	2300      	moveq	r3, #0
 80006e8:	77fb      	strb	r3, [r7, #31]

#ifdef MX25L4_DEBUG // Verifica se sono stati scritti
		HAL_Delay(10); // aspettiamo che i dati vengano scritti
 80006ea:	200a      	movs	r0, #10
 80006ec:	f000 fad6 	bl	8000c9c <HAL_Delay>
		uint8_t registerValue = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	74bb      	strb	r3, [r7, #18]
		MEM_ReadRegister(&registerValue); // leggiamo i registri
 80006f4:	f107 0312 	add.w	r3, r7, #18
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 f827 	bl	800074c <MEM_ReadRegister>
#endif

		CS_Unselect();
 80006fe:	f7ff fe23 	bl	8000348 <CS_Unselect>

		// Operazioni finali
		pData += daScrivere; 	// Sposto il puntatore dei dati su quelli non ancora letti
 8000702:	8abb      	ldrh	r3, [r7, #20]
 8000704:	68fa      	ldr	r2, [r7, #12]
 8000706:	4413      	add	r3, r2
 8000708:	60fb      	str	r3, [r7, #12]
		addr += daScrivere;		// Sposto l'indirizzo di memoria su cui scrivere
 800070a:	8abb      	ldrh	r3, [r7, #20]
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	4413      	add	r3, r2
 8000710:	607b      	str	r3, [r7, #4]
		size -= daScrivere;		// Riduco il numero di dati da scrivere
 8000712:	897a      	ldrh	r2, [r7, #10]
 8000714:	8abb      	ldrh	r3, [r7, #20]
 8000716:	1ad3      	subs	r3, r2, r3
 8000718:	817b      	strh	r3, [r7, #10]
		if (size == 0) 			// se finito di scirvere mi fermo
 800071a:	897b      	ldrh	r3, [r7, #10]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d101      	bne.n	8000724 <MEM_Write+0x10c>
		{
			stop = true;
 8000720:	2301      	movs	r3, #1
 8000722:	77bb      	strb	r3, [r7, #30]
	while (!stop)
 8000724:	7fbb      	ldrb	r3, [r7, #30]
 8000726:	f083 0301 	eor.w	r3, r3, #1
 800072a:	b2db      	uxtb	r3, r3
 800072c:	2b00      	cmp	r3, #0
 800072e:	d19d      	bne.n	800066c <MEM_Write+0x54>
		}
	}

	// Dichiaro che le celle di memoria prima sono state scritte
	memoryContext.addrFreeSpace += addr; // TODO
 8000730:	4b05      	ldr	r3, [pc, #20]	@ (8000748 <MEM_Write+0x130>)
 8000732:	685a      	ldr	r2, [r3, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4413      	add	r3, r2
 8000738:	4a03      	ldr	r2, [pc, #12]	@ (8000748 <MEM_Write+0x130>)
 800073a:	6053      	str	r3, [r2, #4]

	return false;
 800073c:	2300      	movs	r3, #0
}
 800073e:	4618      	mov	r0, r3
 8000740:	3720      	adds	r7, #32
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000078 	.word	0x20000078

0800074c <MEM_ReadRegister>:

bool MEM_ReadRegister(uint8_t *pData)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
	bool isOK = true;
 8000754:	2301      	movs	r3, #1
 8000756:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd = MX25L4_CMD_RDSR;
 8000758:	2305      	movs	r3, #5
 800075a:	73bb      	strb	r3, [r7, #14]
	// Chip Select - ON
	CS_Select();
 800075c:	f7ff fde8 	bl	8000330 <CS_Select>

	isOK &= SPI_Transmit(&cmd, 1, MX25L4_MAX_CMD_TIME);
 8000760:	f107 030e 	add.w	r3, r7, #14
 8000764:	2264      	movs	r2, #100	@ 0x64
 8000766:	2101      	movs	r1, #1
 8000768:	4618      	mov	r0, r3
 800076a:	f7ff fdf9 	bl	8000360 <SPI_Transmit>
 800076e:	4603      	mov	r3, r0
 8000770:	461a      	mov	r2, r3
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	4013      	ands	r3, r2
 8000776:	2b00      	cmp	r3, #0
 8000778:	bf14      	ite	ne
 800077a:	2301      	movne	r3, #1
 800077c:	2300      	moveq	r3, #0
 800077e:	73fb      	strb	r3, [r7, #15]
	isOK &= SPI_Receive(pData, 1, MX25L4_MAX_RW_TIME);
 8000780:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000784:	2101      	movs	r1, #1
 8000786:	6878      	ldr	r0, [r7, #4]
 8000788:	f7ff fe04 	bl	8000394 <SPI_Receive>
 800078c:	4603      	mov	r3, r0
 800078e:	461a      	mov	r2, r3
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	4013      	ands	r3, r2
 8000794:	2b00      	cmp	r3, #0
 8000796:	bf14      	ite	ne
 8000798:	2301      	movne	r3, #1
 800079a:	2300      	moveq	r3, #0
 800079c:	73fb      	strb	r3, [r7, #15]

	// Chip Select - OFF
	CS_Unselect();
 800079e:	f7ff fdd3 	bl	8000348 <CS_Unselect>

	return isOK;
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80007b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80007ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80007c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80007c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4013      	ands	r3, r2
 80007ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007d0:	68fb      	ldr	r3, [r7, #12]
}
 80007d2:	bf00      	nop
 80007d4:	3714      	adds	r7, #20
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr

080007dc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007e2:	f000 f9e5 	bl	8000bb0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007e6:	f000 f819 	bl	800081c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007ea:	f000 f8a7 	bl	800093c <MX_GPIO_Init>
	MX_SPI1_Init();
 80007ee:	f000 f867 	bl	80008c0 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	MX25L4_Init();
 80007f2:	f7ff fcc1 	bl	8000178 <MX25L4_Init>
	MX25L4_ReadID(memID);
 80007f6:	4807      	ldr	r0, [pc, #28]	@ (8000814 <main+0x38>)
 80007f8:	f7ff fd1c 	bl	8000234 <MX25L4_ReadID>
	bool isOccupied = MX25L4_isOccupied();
 80007fc:	f7ff fd85 	bl	800030a <MX25L4_isOccupied>
 8000800:	4603      	mov	r3, r0
 8000802:	71fb      	strb	r3, [r7, #7]

	MX25L4_ReadData(data, 100, 0x0);
 8000804:	2200      	movs	r2, #0
 8000806:	2164      	movs	r1, #100	@ 0x64
 8000808:	4803      	ldr	r0, [pc, #12]	@ (8000818 <main+0x3c>)
 800080a:	f7ff fd42 	bl	8000292 <MX25L4_ReadData>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800080e:	bf00      	nop
 8000810:	e7fd      	b.n	800080e <main+0x32>
 8000812:	bf00      	nop
 8000814:	200000e4 	.word	0x200000e4
 8000818:	200000e8 	.word	0x200000e8

0800081c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b09a      	sub	sp, #104	@ 0x68
 8000820:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000822:	f107 0320 	add.w	r3, r7, #32
 8000826:	2248      	movs	r2, #72	@ 0x48
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f002 ffbc 	bl	80037a8 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]
 800083c:	611a      	str	r2, [r3, #16]
 800083e:	615a      	str	r2, [r3, #20]
 8000840:	619a      	str	r2, [r3, #24]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000842:	4b1e      	ldr	r3, [pc, #120]	@ (80008bc <SystemClock_Config+0xa0>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800084a:	4a1c      	ldr	r2, [pc, #112]	@ (80008bc <SystemClock_Config+0xa0>)
 800084c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000850:	6013      	str	r3, [r2, #0]
 8000852:	4b1a      	ldr	r3, [pc, #104]	@ (80008bc <SystemClock_Config+0xa0>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800085a:	603b      	str	r3, [r7, #0]
 800085c:	683b      	ldr	r3, [r7, #0]

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800085e:	2320      	movs	r3, #32
 8000860:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000862:	2301      	movs	r3, #1
 8000864:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000866:	2300      	movs	r3, #0
 8000868:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800086a:	2360      	movs	r3, #96	@ 0x60
 800086c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800086e:	2300      	movs	r3, #0
 8000870:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000872:	f107 0320 	add.w	r3, r7, #32
 8000876:	4618      	mov	r0, r3
 8000878:	f000 ff4a 	bl	8001710 <HAL_RCC_OscConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0x6a>
	{
		Error_Handler();
 8000882:	f000 f883 	bl	800098c <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3 | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 8000886:	234f      	movs	r3, #79	@ 0x4f
 8000888:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800088a:	2300      	movs	r3, #0
 800088c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000892:	2300      	movs	r3, #0
 8000894:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 fab6 	bl	8001e14 <HAL_RCC_ClockConfig>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <SystemClock_Config+0x96>
	{
		Error_Handler();
 80008ae:	f000 f86d 	bl	800098c <Error_Handler>
	}
}
 80008b2:	bf00      	nop
 80008b4:	3768      	adds	r7, #104	@ 0x68
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	58000400 	.word	0x58000400

080008c0 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80008c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000938 <MX_SPI1_Init+0x78>)
 80008c8:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008d0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008d2:	4b18      	ldr	r3, [pc, #96]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80008de:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008e0:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008e6:	4b13      	ldr	r3, [pc, #76]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80008ec:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008f2:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_SPI1_Init+0x74>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <MX_SPI1_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000906:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <MX_SPI1_Init+0x74>)
 8000908:	2200      	movs	r2, #0
 800090a:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 800090c:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <MX_SPI1_Init+0x74>)
 800090e:	2207      	movs	r2, #7
 8000910:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000912:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <MX_SPI1_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <MX_SPI1_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800091e:	4805      	ldr	r0, [pc, #20]	@ (8000934 <MX_SPI1_Init+0x74>)
 8000920:	f001 fd20 	bl	8002364 <HAL_SPI_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_SPI1_Init+0x6e>
	{
		Error_Handler();
 800092a:	f000 f82f 	bl	800098c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000080 	.word	0x20000080
 8000938:	40013000 	.word	0x40013000

0800093c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000950:	2001      	movs	r0, #1
 8000952:	f7ff ff2b 	bl	80007ac <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000956:	2002      	movs	r0, #2
 8000958:	f7ff ff28 	bl	80007ac <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, HOLD_FLASH_Pin | CS_FLASH_Pin, GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	21a0      	movs	r1, #160	@ 0xa0
 8000960:	4809      	ldr	r0, [pc, #36]	@ (8000988 <MX_GPIO_Init+0x4c>)
 8000962:	f000 fc01 	bl	8001168 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : HOLD_FLASH_Pin CS_FLASH_Pin */
	GPIO_InitStruct.Pin = HOLD_FLASH_Pin | CS_FLASH_Pin;
 8000966:	23a0      	movs	r3, #160	@ 0xa0
 8000968:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096a:	2301      	movs	r3, #1
 800096c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	4619      	mov	r1, r3
 800097a:	4803      	ldr	r0, [pc, #12]	@ (8000988 <MX_GPIO_Init+0x4c>)
 800097c:	f000 fa94 	bl	8000ea8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000980:	bf00      	nop
 8000982:	3718      	adds	r7, #24
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	48000400 	.word	0x48000400

0800098c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000990:	b672      	cpsid	i
}
 8000992:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <Error_Handler+0x8>

08000998 <LL_AHB2_GRP1_EnableClock>:
{
 8000998:	b480      	push	{r7}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80009a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80009a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80009b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4013      	ands	r3, r2
 80009ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009bc:	68fb      	ldr	r3, [r7, #12]
}
 80009be:	bf00      	nop
 80009c0:	3714      	adds	r7, #20
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bc80      	pop	{r7}
 80009c6:	4770      	bx	lr

080009c8 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80009d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80009d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4313      	orrs	r3, r2
 80009de:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80009e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4013      	ands	r3, r2
 80009ea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009ec:	68fb      	ldr	r3, [r7, #12]
}
 80009ee:	bf00      	nop
 80009f0:	3714      	adds	r7, #20
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bc80      	pop	{r7}
 80009f6:	4770      	bx	lr

080009f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b088      	sub	sp, #32
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 030c 	add.w	r3, r7, #12
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a18      	ldr	r2, [pc, #96]	@ (8000a84 <HAL_SPI_MspInit+0x80>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d12a      	bne.n	8000a7c <HAL_SPI_MspInit+0x78>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a26:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000a2a:	f7ff ffcd 	bl	80009c8 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f7ff ffb2 	bl	8000998 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a34:	2002      	movs	r0, #2
 8000a36:	f7ff ffaf 	bl	8000998 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8000a3a:	2382      	movs	r3, #130	@ 0x82
 8000a3c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a46:	2300      	movs	r3, #0
 8000a48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a4a:	2305      	movs	r3, #5
 8000a4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4e:	f107 030c 	add.w	r3, r7, #12
 8000a52:	4619      	mov	r1, r3
 8000a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a58:	f000 fa26 	bl	8000ea8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a5c:	2310      	movs	r3, #16
 8000a5e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a6c:	2305      	movs	r3, #5
 8000a6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a70:	f107 030c 	add.w	r3, r7, #12
 8000a74:	4619      	mov	r1, r3
 8000a76:	4804      	ldr	r0, [pc, #16]	@ (8000a88 <HAL_SPI_MspInit+0x84>)
 8000a78:	f000 fa16 	bl	8000ea8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a7c:	bf00      	nop
 8000a7e:	3720      	adds	r7, #32
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40013000 	.word	0x40013000
 8000a88:	48000400 	.word	0x48000400

08000a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <NMI_Handler+0x4>

08000a94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <HardFault_Handler+0x4>

08000a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <MemManage_Handler+0x4>

08000aa4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <BusFault_Handler+0x4>

08000aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <UsageFault_Handler+0x4>

08000ab4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bc80      	pop	{r7}
 8000abe:	4770      	bx	lr

08000ac0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bc80      	pop	{r7}
 8000aca:	4770      	bx	lr

08000acc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000adc:	f000 f8c2 	bl	8000c64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aec:	4a14      	ldr	r2, [pc, #80]	@ (8000b40 <_sbrk+0x5c>)
 8000aee:	4b15      	ldr	r3, [pc, #84]	@ (8000b44 <_sbrk+0x60>)
 8000af0:	1ad3      	subs	r3, r2, r3
 8000af2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000af8:	4b13      	ldr	r3, [pc, #76]	@ (8000b48 <_sbrk+0x64>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d102      	bne.n	8000b06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b00:	4b11      	ldr	r3, [pc, #68]	@ (8000b48 <_sbrk+0x64>)
 8000b02:	4a12      	ldr	r2, [pc, #72]	@ (8000b4c <_sbrk+0x68>)
 8000b04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b06:	4b10      	ldr	r3, [pc, #64]	@ (8000b48 <_sbrk+0x64>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	429a      	cmp	r2, r3
 8000b12:	d207      	bcs.n	8000b24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b14:	f002 fe60 	bl	80037d8 <__errno>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	220c      	movs	r2, #12
 8000b1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b22:	e009      	b.n	8000b38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b24:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <_sbrk+0x64>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b2a:	4b07      	ldr	r3, [pc, #28]	@ (8000b48 <_sbrk+0x64>)
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4413      	add	r3, r2
 8000b32:	4a05      	ldr	r2, [pc, #20]	@ (8000b48 <_sbrk+0x64>)
 8000b34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b36:	68fb      	ldr	r3, [r7, #12]
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3718      	adds	r7, #24
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20010000 	.word	0x20010000
 8000b44:	00000400 	.word	0x00000400
 8000b48:	2000014c 	.word	0x2000014c
 8000b4c:	200002a0 	.word	0x200002a0

08000b50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr

08000b5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b5c:	480d      	ldr	r0, [pc, #52]	@ (8000b94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b5e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b60:	f7ff fff6 	bl	8000b50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b64:	480c      	ldr	r0, [pc, #48]	@ (8000b98 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b66:	490d      	ldr	r1, [pc, #52]	@ (8000b9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba0 <LoopForever+0xe>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b6c:	e002      	b.n	8000b74 <LoopCopyDataInit>

08000b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b72:	3304      	adds	r3, #4

08000b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b78:	d3f9      	bcc.n	8000b6e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ba8 <LoopForever+0x16>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b80:	e001      	b.n	8000b86 <LoopFillZerobss>

08000b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b84:	3204      	adds	r2, #4

08000b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b88:	d3fb      	bcc.n	8000b82 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b8a:	f002 fe2b 	bl	80037e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b8e:	f7ff fe25 	bl	80007dc <main>

08000b92 <LoopForever>:

LoopForever:
    b LoopForever
 8000b92:	e7fe      	b.n	8000b92 <LoopForever>
  ldr   r0, =_estack
 8000b94:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b9c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ba0:	08003908 	.word	0x08003908
  ldr r2, =_sbss
 8000ba4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ba8:	2000029c 	.word	0x2000029c

08000bac <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bac:	e7fe      	b.n	8000bac <ADC_IRQHandler>
	...

08000bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bba:	2003      	movs	r0, #3
 8000bbc:	f000 f942 	bl	8000e44 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000bc0:	f001 fb0a 	bl	80021d8 <HAL_RCC_GetHCLKFreq>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	4a09      	ldr	r2, [pc, #36]	@ (8000bec <HAL_Init+0x3c>)
 8000bc8:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bca:	200f      	movs	r0, #15
 8000bcc:	f000 f810 	bl	8000bf0 <HAL_InitTick>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d002      	beq.n	8000bdc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	e001      	b.n	8000be0 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bdc:	f7ff ff0c 	bl	80009f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000be0:	79fb      	ldrb	r3, [r7, #7]
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000000 	.word	0x20000000

08000bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bfc:	4b17      	ldr	r3, [pc, #92]	@ (8000c5c <HAL_InitTick+0x6c>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d024      	beq.n	8000c4e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c04:	f001 fae8 	bl	80021d8 <HAL_RCC_GetHCLKFreq>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	4b14      	ldr	r3, [pc, #80]	@ (8000c5c <HAL_InitTick+0x6c>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	4619      	mov	r1, r3
 8000c10:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c14:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f000 f936 	bl	8000e8e <HAL_SYSTICK_Config>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d10f      	bne.n	8000c48 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2b0f      	cmp	r3, #15
 8000c2c:	d809      	bhi.n	8000c42 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	6879      	ldr	r1, [r7, #4]
 8000c32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c36:	f000 f910 	bl	8000e5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c3a:	4a09      	ldr	r2, [pc, #36]	@ (8000c60 <HAL_InitTick+0x70>)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6013      	str	r3, [r2, #0]
 8000c40:	e007      	b.n	8000c52 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000c42:	2301      	movs	r3, #1
 8000c44:	73fb      	strb	r3, [r7, #15]
 8000c46:	e004      	b.n	8000c52 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	73fb      	strb	r3, [r7, #15]
 8000c4c:	e001      	b.n	8000c52 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20000008 	.word	0x20000008
 8000c60:	20000004 	.word	0x20000004

08000c64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c68:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <HAL_IncTick+0x1c>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b05      	ldr	r3, [pc, #20]	@ (8000c84 <HAL_IncTick+0x20>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4413      	add	r3, r2
 8000c74:	4a03      	ldr	r2, [pc, #12]	@ (8000c84 <HAL_IncTick+0x20>)
 8000c76:	6013      	str	r3, [r2, #0]
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr
 8000c80:	20000008 	.word	0x20000008
 8000c84:	20000150 	.word	0x20000150

08000c88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c8c:	4b02      	ldr	r3, [pc, #8]	@ (8000c98 <HAL_GetTick+0x10>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr
 8000c98:	20000150 	.word	0x20000150

08000c9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ca4:	f7ff fff0 	bl	8000c88 <HAL_GetTick>
 8000ca8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000cb4:	d005      	beq.n	8000cc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <HAL_Delay+0x44>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	461a      	mov	r2, r3
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cc2:	bf00      	nop
 8000cc4:	f7ff ffe0 	bl	8000c88 <HAL_GetTick>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d8f7      	bhi.n	8000cc4 <HAL_Delay+0x28>
  {
  }
}
 8000cd4:	bf00      	nop
 8000cd6:	bf00      	nop
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20000008 	.word	0x20000008

08000ce4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b085      	sub	sp, #20
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f003 0307 	and.w	r3, r3, #7
 8000cf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cfa:	68ba      	ldr	r2, [r7, #8]
 8000cfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d00:	4013      	ands	r3, r2
 8000d02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d16:	4a04      	ldr	r2, [pc, #16]	@ (8000d28 <__NVIC_SetPriorityGrouping+0x44>)
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	60d3      	str	r3, [r2, #12]
}
 8000d1c:	bf00      	nop
 8000d1e:	3714      	adds	r7, #20
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bc80      	pop	{r7}
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d30:	4b04      	ldr	r3, [pc, #16]	@ (8000d44 <__NVIC_GetPriorityGrouping+0x18>)
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	0a1b      	lsrs	r3, r3, #8
 8000d36:	f003 0307 	and.w	r3, r3, #7
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	6039      	str	r1, [r7, #0]
 8000d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	db0a      	blt.n	8000d72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b2da      	uxtb	r2, r3
 8000d60:	490c      	ldr	r1, [pc, #48]	@ (8000d94 <__NVIC_SetPriority+0x4c>)
 8000d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d66:	0112      	lsls	r2, r2, #4
 8000d68:	b2d2      	uxtb	r2, r2
 8000d6a:	440b      	add	r3, r1
 8000d6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d70:	e00a      	b.n	8000d88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	b2da      	uxtb	r2, r3
 8000d76:	4908      	ldr	r1, [pc, #32]	@ (8000d98 <__NVIC_SetPriority+0x50>)
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	f003 030f 	and.w	r3, r3, #15
 8000d7e:	3b04      	subs	r3, #4
 8000d80:	0112      	lsls	r2, r2, #4
 8000d82:	b2d2      	uxtb	r2, r2
 8000d84:	440b      	add	r3, r1
 8000d86:	761a      	strb	r2, [r3, #24]
}
 8000d88:	bf00      	nop
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bc80      	pop	{r7}
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	e000e100 	.word	0xe000e100
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b089      	sub	sp, #36	@ 0x24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db0:	69fb      	ldr	r3, [r7, #28]
 8000db2:	f1c3 0307 	rsb	r3, r3, #7
 8000db6:	2b04      	cmp	r3, #4
 8000db8:	bf28      	it	cs
 8000dba:	2304      	movcs	r3, #4
 8000dbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	3304      	adds	r3, #4
 8000dc2:	2b06      	cmp	r3, #6
 8000dc4:	d902      	bls.n	8000dcc <NVIC_EncodePriority+0x30>
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	3b03      	subs	r3, #3
 8000dca:	e000      	b.n	8000dce <NVIC_EncodePriority+0x32>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dd4:	69bb      	ldr	r3, [r7, #24]
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	43da      	mvns	r2, r3
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	401a      	ands	r2, r3
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000de4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	fa01 f303 	lsl.w	r3, r1, r3
 8000dee:	43d9      	mvns	r1, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df4:	4313      	orrs	r3, r2
         );
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3724      	adds	r7, #36	@ 0x24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc80      	pop	{r7}
 8000dfe:	4770      	bx	lr

08000e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e10:	d301      	bcc.n	8000e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e12:	2301      	movs	r3, #1
 8000e14:	e00f      	b.n	8000e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e16:	4a0a      	ldr	r2, [pc, #40]	@ (8000e40 <SysTick_Config+0x40>)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e1e:	210f      	movs	r1, #15
 8000e20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e24:	f7ff ff90 	bl	8000d48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e28:	4b05      	ldr	r3, [pc, #20]	@ (8000e40 <SysTick_Config+0x40>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e2e:	4b04      	ldr	r3, [pc, #16]	@ (8000e40 <SysTick_Config+0x40>)
 8000e30:	2207      	movs	r2, #7
 8000e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	e000e010 	.word	0xe000e010

08000e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff ff49 	bl	8000ce4 <__NVIC_SetPriorityGrouping>
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b086      	sub	sp, #24
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	4603      	mov	r3, r0
 8000e62:	60b9      	str	r1, [r7, #8]
 8000e64:	607a      	str	r2, [r7, #4]
 8000e66:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e68:	f7ff ff60 	bl	8000d2c <__NVIC_GetPriorityGrouping>
 8000e6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e6e:	687a      	ldr	r2, [r7, #4]
 8000e70:	68b9      	ldr	r1, [r7, #8]
 8000e72:	6978      	ldr	r0, [r7, #20]
 8000e74:	f7ff ff92 	bl	8000d9c <NVIC_EncodePriority>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e7e:	4611      	mov	r1, r2
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff ff61 	bl	8000d48 <__NVIC_SetPriority>
}
 8000e86:	bf00      	nop
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f7ff ffb2 	bl	8000e00 <SysTick_Config>
 8000e9c:	4603      	mov	r3, r0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
	...

08000ea8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b087      	sub	sp, #28
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eb6:	e140      	b.n	800113a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	f000 8132 	beq.w	8001134 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f003 0303 	and.w	r3, r3, #3
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d005      	beq.n	8000ee8 <HAL_GPIO_Init+0x40>
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0303 	and.w	r3, r3, #3
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d130      	bne.n	8000f4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	2203      	movs	r2, #3
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	68da      	ldr	r2, [r3, #12]
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f1e:	2201      	movs	r2, #1
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	091b      	lsrs	r3, r3, #4
 8000f34:	f003 0201 	and.w	r2, r3, #1
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f003 0303 	and.w	r3, r3, #3
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d017      	beq.n	8000f86 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	2203      	movs	r2, #3
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43db      	mvns	r3, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	689a      	ldr	r2, [r3, #8]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d123      	bne.n	8000fda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	08da      	lsrs	r2, r3, #3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	3208      	adds	r2, #8
 8000f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	220f      	movs	r2, #15
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	691a      	ldr	r2, [r3, #16]
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	08da      	lsrs	r2, r3, #3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3208      	adds	r2, #8
 8000fd4:	6939      	ldr	r1, [r7, #16]
 8000fd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	43db      	mvns	r3, r3
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f003 0203 	and.w	r2, r3, #3
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001016:	2b00      	cmp	r3, #0
 8001018:	f000 808c 	beq.w	8001134 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800101c:	4a4e      	ldr	r2, [pc, #312]	@ (8001158 <HAL_GPIO_Init+0x2b0>)
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	089b      	lsrs	r3, r3, #2
 8001022:	3302      	adds	r3, #2
 8001024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001028:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	f003 0303 	and.w	r3, r3, #3
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	2207      	movs	r2, #7
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	43db      	mvns	r3, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001046:	d00d      	beq.n	8001064 <HAL_GPIO_Init+0x1bc>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a44      	ldr	r2, [pc, #272]	@ (800115c <HAL_GPIO_Init+0x2b4>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d007      	beq.n	8001060 <HAL_GPIO_Init+0x1b8>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4a43      	ldr	r2, [pc, #268]	@ (8001160 <HAL_GPIO_Init+0x2b8>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d101      	bne.n	800105c <HAL_GPIO_Init+0x1b4>
 8001058:	2302      	movs	r3, #2
 800105a:	e004      	b.n	8001066 <HAL_GPIO_Init+0x1be>
 800105c:	2307      	movs	r3, #7
 800105e:	e002      	b.n	8001066 <HAL_GPIO_Init+0x1be>
 8001060:	2301      	movs	r3, #1
 8001062:	e000      	b.n	8001066 <HAL_GPIO_Init+0x1be>
 8001064:	2300      	movs	r3, #0
 8001066:	697a      	ldr	r2, [r7, #20]
 8001068:	f002 0203 	and.w	r2, r2, #3
 800106c:	0092      	lsls	r2, r2, #2
 800106e:	4093      	lsls	r3, r2
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	4313      	orrs	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001076:	4938      	ldr	r1, [pc, #224]	@ (8001158 <HAL_GPIO_Init+0x2b0>)
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	089b      	lsrs	r3, r3, #2
 800107c:	3302      	adds	r3, #2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001084:	4b37      	ldr	r3, [pc, #220]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	43db      	mvns	r3, r3
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d003      	beq.n	80010a8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010a8:	4a2e      	ldr	r2, [pc, #184]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80010ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	43db      	mvns	r3, r3
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	4013      	ands	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010d2:	4a24      	ldr	r2, [pc, #144]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80010d8:	4b22      	ldr	r3, [pc, #136]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 80010da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010de:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	43db      	mvns	r3, r3
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	4013      	ands	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d003      	beq.n	80010fe <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80010fe:	4a19      	ldr	r2, [pc, #100]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8001106:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 8001108:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800110c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	43db      	mvns	r3, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800112c:	4a0d      	ldr	r2, [pc, #52]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	3301      	adds	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	fa22 f303 	lsr.w	r3, r2, r3
 8001144:	2b00      	cmp	r3, #0
 8001146:	f47f aeb7 	bne.w	8000eb8 <HAL_GPIO_Init+0x10>
  }
}
 800114a:	bf00      	nop
 800114c:	bf00      	nop
 800114e:	371c      	adds	r7, #28
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	40010000 	.word	0x40010000
 800115c:	48000400 	.word	0x48000400
 8001160:	48000800 	.word	0x48000800
 8001164:	58000800 	.word	0x58000800

08001168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	807b      	strh	r3, [r7, #2]
 8001174:	4613      	mov	r3, r2
 8001176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001178:	787b      	ldrb	r3, [r7, #1]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800117e:	887a      	ldrh	r2, [r7, #2]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001184:	e002      	b.n	800118c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001186:	887a      	ldrh	r2, [r7, #2]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800118c:	bf00      	nop
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	bc80      	pop	{r7}
 8001194:	4770      	bx	lr
	...

08001198 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800119c:	4b04      	ldr	r3, [pc, #16]	@ (80011b0 <HAL_PWR_EnableBkUpAccess+0x18>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a03      	ldr	r2, [pc, #12]	@ (80011b0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80011a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011a6:	6013      	str	r3, [r2, #0]
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bc80      	pop	{r7}
 80011ae:	4770      	bx	lr
 80011b0:	58000400 	.word	0x58000400

080011b4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80011b8:	4b03      	ldr	r3, [pc, #12]	@ (80011c8 <HAL_PWREx_GetVoltageRange+0x14>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	58000400 	.word	0x58000400

080011cc <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80011d0:	4b06      	ldr	r3, [pc, #24]	@ (80011ec <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80011dc:	d101      	bne.n	80011e2 <LL_PWR_IsEnabledBkUpAccess+0x16>
 80011de:	2301      	movs	r3, #1
 80011e0:	e000      	b.n	80011e4 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr
 80011ec:	58000400 	.word	0x58000400

080011f0 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80011f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001202:	6013      	str	r3, [r2, #0]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr

0800120c <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001210:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800121a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800121e:	6013      	str	r3, [r2, #0]
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr

08001228 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800122c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001236:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800123a:	d101      	bne.n	8001240 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800123c:	2301      	movs	r3, #1
 800123e:	e000      	b.n	8001242 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001240:	2300      	movs	r3, #0
}
 8001242:	4618      	mov	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr

0800124a <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800124e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800125c:	6013      	str	r3, [r2, #0]
}
 800125e:	bf00      	nop
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr

08001266 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800126a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001274:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001278:	6013      	str	r3, [r2, #0]
}
 800127a:	bf00      	nop
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr

08001282 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001286:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001290:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001294:	d101      	bne.n	800129a <LL_RCC_HSE_IsReady+0x18>
 8001296:	2301      	movs	r3, #1
 8001298:	e000      	b.n	800129c <LL_RCC_HSE_IsReady+0x1a>
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80012a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012b6:	6013      	str	r3, [r2, #0]
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr

080012c0 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80012c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80012e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ee:	d101      	bne.n	80012f4 <LL_RCC_HSI_IsReady+0x18>
 80012f0:	2301      	movs	r3, #1
 80012f2:	e000      	b.n	80012f6 <LL_RCC_HSI_IsReady+0x1a>
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr

080012fe <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001306:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	061b      	lsls	r3, r3, #24
 8001314:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001318:	4313      	orrs	r3, r2
 800131a:	604b      	str	r3, [r1, #4]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800132a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800132e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b02      	cmp	r3, #2
 8001338:	d101      	bne.n	800133e <LL_RCC_LSE_IsReady+0x18>
 800133a:	2301      	movs	r3, #1
 800133c:	e000      	b.n	8001340 <LL_RCC_LSE_IsReady+0x1a>
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800134c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001354:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800136c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001370:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001374:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001378:	f023 0301 	bic.w	r3, r3, #1
 800137c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr

08001388 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800138c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001390:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001394:	f003 0302 	and.w	r3, r3, #2
 8001398:	2b02      	cmp	r3, #2
 800139a:	d101      	bne.n	80013a0 <LL_RCC_LSI_IsReady+0x18>
 800139c:	2301      	movs	r3, #1
 800139e:	e000      	b.n	80013a2 <LL_RCC_LSI_IsReady+0x1a>
 80013a0:	2300      	movs	r3, #0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr

080013aa <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80013ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6013      	str	r3, [r2, #0]
}
 80013be:	bf00      	nop
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bc80      	pop	{r7}
 80013c4:	4770      	bx	lr

080013c6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80013ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013d4:	f023 0301 	bic.w	r3, r3, #1
 80013d8:	6013      	str	r3, [r2, #0]
}
 80013da:	bf00      	nop
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr

080013e2 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80013e2:	b480      	push	{r7}
 80013e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80013e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0302 	and.w	r3, r3, #2
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d101      	bne.n	80013f8 <LL_RCC_MSI_IsReady+0x16>
 80013f4:	2301      	movs	r3, #1
 80013f6:	e000      	b.n	80013fa <LL_RCC_MSI_IsReady+0x18>
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001406:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0308 	and.w	r3, r3, #8
 8001410:	2b08      	cmp	r3, #8
 8001412:	d101      	bne.n	8001418 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001414:	2301      	movs	r3, #1
 8001416:	e000      	b.n	800141a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	46bd      	mov	sp, r7
 800141e:	bc80      	pop	{r7}
 8001420:	4770      	bx	lr

08001422 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001426:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800143c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001440:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001444:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8001448:	4618      	mov	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	021b      	lsls	r3, r3, #8
 8001466:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800146a:	4313      	orrs	r3, r2
 800146c:	604b      	str	r3, [r1, #4]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr

08001478 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001480:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f023 0203 	bic.w	r2, r3, #3
 800148a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4313      	orrs	r3, r2
 8001492:	608b      	str	r3, [r1, #8]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr

0800149e <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80014a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f003 030c 	and.w	r3, r3, #12
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr

080014b4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80014bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	608b      	str	r3, [r1, #8]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80014da:	b480      	push	{r7}
 80014dc:	b083      	sub	sp, #12
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80014e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80014ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr

08001504 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800150c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001510:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001514:	f023 020f 	bic.w	r2, r3, #15
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	091b      	lsrs	r3, r3, #4
 800151c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001520:	4313      	orrs	r3, r2
 8001522:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001542:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4313      	orrs	r3, r2
 800154a:	608b      	str	r3, [r1, #8]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr

08001556 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800155e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001568:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4313      	orrs	r3, r2
 8001570:	608b      	str	r3, [r1, #8]
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001580:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001596:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800159a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800159e:	011b      	lsls	r3, r3, #4
 80015a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80015b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015be:	6013      	str	r3, [r2, #0]
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80015cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015da:	6013      	str	r3, [r2, #0]
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80015e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80015f6:	d101      	bne.n	80015fc <LL_RCC_PLL_IsReady+0x18>
 80015f8:	2301      	movs	r3, #1
 80015fa:	e000      	b.n	80015fe <LL_RCC_PLL_IsReady+0x1a>
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr

08001606 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800160a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8001616:	4618      	mov	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr

0800161e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8001642:	4618      	mov	r0, r3
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr

0800164a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800164e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	f003 0303 	and.w	r3, r3, #3
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001664:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800166e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001672:	d101      	bne.n	8001678 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001674:	2301      	movs	r3, #1
 8001676:	e000      	b.n	800167a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr

08001682 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800168a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800168e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001692:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001696:	d101      	bne.n	800169c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001698:	2301      	movs	r3, #1
 800169a:	e000      	b.n	800169e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr

080016a6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80016a6:	b480      	push	{r7}
 80016a8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80016aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ae:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80016b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016ba:	d101      	bne.n	80016c0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80016bc:	2301      	movs	r3, #1
 80016be:	e000      	b.n	80016c2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr

080016ca <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80016ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80016dc:	d101      	bne.n	80016e2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80016de:	2301      	movs	r3, #1
 80016e0:	e000      	b.n	80016e4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80016f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80016fe:	d101      	bne.n	8001704 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001700:	2301      	movs	r3, #1
 8001702:	e000      	b.n	8001706 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
	...

08001710 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b088      	sub	sp, #32
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e36f      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001722:	f7ff febc 	bl	800149e <LL_RCC_GetSysClkSource>
 8001726:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001728:	f7ff ff8f 	bl	800164a <LL_RCC_PLL_GetMainSource>
 800172c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0320 	and.w	r3, r3, #32
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 80c4 	beq.w	80018c4 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d005      	beq.n	800174e <HAL_RCC_OscConfig+0x3e>
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	2b0c      	cmp	r3, #12
 8001746:	d176      	bne.n	8001836 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d173      	bne.n	8001836 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e353      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800175e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <HAL_RCC_OscConfig+0x68>
 800176c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001776:	e006      	b.n	8001786 <HAL_RCC_OscConfig+0x76>
 8001778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800177c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001780:	091b      	lsrs	r3, r3, #4
 8001782:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001786:	4293      	cmp	r3, r2
 8001788:	d222      	bcs.n	80017d0 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800178e:	4618      	mov	r0, r3
 8001790:	f000 fd36 	bl	8002200 <RCC_SetFlashLatencyFromMSIRange>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e331      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800179e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017a8:	f043 0308 	orr.w	r3, r3, #8
 80017ac:	6013      	str	r3, [r2, #0]
 80017ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017c0:	4313      	orrs	r3, r2
 80017c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fe41 	bl	8001450 <LL_RCC_MSI_SetCalibTrimming>
 80017ce:	e021      	b.n	8001814 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	6013      	str	r3, [r2, #0]
 80017e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017f2:	4313      	orrs	r3, r2
 80017f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fe28 	bl	8001450 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001804:	4618      	mov	r0, r3
 8001806:	f000 fcfb 	bl	8002200 <RCC_SetFlashLatencyFromMSIRange>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e2f6      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001814:	f000 fce0 	bl	80021d8 <HAL_RCC_GetHCLKFreq>
 8001818:	4603      	mov	r3, r0
 800181a:	4aa7      	ldr	r2, [pc, #668]	@ (8001ab8 <HAL_RCC_OscConfig+0x3a8>)
 800181c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800181e:	4ba7      	ldr	r3, [pc, #668]	@ (8001abc <HAL_RCC_OscConfig+0x3ac>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff f9e4 	bl	8000bf0 <HAL_InitTick>
 8001828:	4603      	mov	r3, r0
 800182a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800182c:	7cfb      	ldrb	r3, [r7, #19]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d047      	beq.n	80018c2 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8001832:	7cfb      	ldrb	r3, [r7, #19]
 8001834:	e2e5      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6a1b      	ldr	r3, [r3, #32]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d02c      	beq.n	8001898 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800183e:	f7ff fdb4 	bl	80013aa <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001842:	f7ff fa21 	bl	8000c88 <HAL_GetTick>
 8001846:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001848:	e008      	b.n	800185c <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800184a:	f7ff fa1d 	bl	8000c88 <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e2d2      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 800185c:	f7ff fdc1 	bl	80013e2 <LL_RCC_MSI_IsReady>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d0f1      	beq.n	800184a <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001866:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001870:	f043 0308 	orr.w	r3, r3, #8
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001884:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001888:	4313      	orrs	r3, r2
 800188a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff fddd 	bl	8001450 <LL_RCC_MSI_SetCalibTrimming>
 8001896:	e015      	b.n	80018c4 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001898:	f7ff fd95 	bl	80013c6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800189c:	f7ff f9f4 	bl	8000c88 <HAL_GetTick>
 80018a0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018a4:	f7ff f9f0 	bl	8000c88 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e2a5      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80018b6:	f7ff fd94 	bl	80013e2 <LL_RCC_MSI_IsReady>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d1f1      	bne.n	80018a4 <HAL_RCC_OscConfig+0x194>
 80018c0:	e000      	b.n	80018c4 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80018c2:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d058      	beq.n	8001982 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	2b08      	cmp	r3, #8
 80018d4:	d005      	beq.n	80018e2 <HAL_RCC_OscConfig+0x1d2>
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	2b0c      	cmp	r3, #12
 80018da:	d108      	bne.n	80018ee <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	2b03      	cmp	r3, #3
 80018e0:	d105      	bne.n	80018ee <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d14b      	bne.n	8001982 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e289      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80018ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001900:	4313      	orrs	r3, r2
 8001902:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800190c:	d102      	bne.n	8001914 <HAL_RCC_OscConfig+0x204>
 800190e:	f7ff fc9c 	bl	800124a <LL_RCC_HSE_Enable>
 8001912:	e00d      	b.n	8001930 <HAL_RCC_OscConfig+0x220>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 800191c:	d104      	bne.n	8001928 <HAL_RCC_OscConfig+0x218>
 800191e:	f7ff fc67 	bl	80011f0 <LL_RCC_HSE_EnableTcxo>
 8001922:	f7ff fc92 	bl	800124a <LL_RCC_HSE_Enable>
 8001926:	e003      	b.n	8001930 <HAL_RCC_OscConfig+0x220>
 8001928:	f7ff fc9d 	bl	8001266 <LL_RCC_HSE_Disable>
 800192c:	f7ff fc6e 	bl	800120c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d012      	beq.n	800195e <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001938:	f7ff f9a6 	bl	8000c88 <HAL_GetTick>
 800193c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001940:	f7ff f9a2 	bl	8000c88 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b64      	cmp	r3, #100	@ 0x64
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e257      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001952:	f7ff fc96 	bl	8001282 <LL_RCC_HSE_IsReady>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0f1      	beq.n	8001940 <HAL_RCC_OscConfig+0x230>
 800195c:	e011      	b.n	8001982 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195e:	f7ff f993 	bl	8000c88 <HAL_GetTick>
 8001962:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001966:	f7ff f98f 	bl	8000c88 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b64      	cmp	r3, #100	@ 0x64
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e244      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001978:	f7ff fc83 	bl	8001282 <LL_RCC_HSE_IsReady>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f1      	bne.n	8001966 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d046      	beq.n	8001a1c <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	2b04      	cmp	r3, #4
 8001992:	d005      	beq.n	80019a0 <HAL_RCC_OscConfig+0x290>
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	2b0c      	cmp	r3, #12
 8001998:	d10e      	bne.n	80019b8 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	2b02      	cmp	r3, #2
 800199e:	d10b      	bne.n	80019b8 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e22a      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	695b      	ldr	r3, [r3, #20]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fca4 	bl	80012fe <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80019b6:	e031      	b.n	8001a1c <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d019      	beq.n	80019f4 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c0:	f7ff fc70 	bl	80012a4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c4:	f7ff f960 	bl	8000c88 <HAL_GetTick>
 80019c8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019cc:	f7ff f95c 	bl	8000c88 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e211      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 80019de:	f7ff fc7d 	bl	80012dc <LL_RCC_HSI_IsReady>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f1      	beq.n	80019cc <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	695b      	ldr	r3, [r3, #20]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fc86 	bl	80012fe <LL_RCC_HSI_SetCalibTrimming>
 80019f2:	e013      	b.n	8001a1c <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019f4:	f7ff fc64 	bl	80012c0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f8:	f7ff f946 	bl	8000c88 <HAL_GetTick>
 80019fc:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a00:	f7ff f942 	bl	8000c88 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e1f7      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001a12:	f7ff fc63 	bl	80012dc <LL_RCC_HSI_IsReady>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1f1      	bne.n	8001a00 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0308 	and.w	r3, r3, #8
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d06e      	beq.n	8001b06 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d056      	beq.n	8001ade <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001a30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a38:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69da      	ldr	r2, [r3, #28]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f003 0310 	and.w	r3, r3, #16
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d031      	beq.n	8001aac <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d006      	beq.n	8001a60 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d101      	bne.n	8001a60 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e1d0      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d013      	beq.n	8001a92 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001a6a:	f7ff fc7d 	bl	8001368 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a6e:	f7ff f90b 	bl	8000c88 <HAL_GetTick>
 8001a72:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a76:	f7ff f907 	bl	8000c88 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b11      	cmp	r3, #17
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e1bc      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001a88:	f7ff fc7e 	bl	8001388 <LL_RCC_LSI_IsReady>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1f1      	bne.n	8001a76 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001a92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a9a:	f023 0210 	bic.w	r2, r3, #16
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aac:	f7ff fc4c 	bl	8001348 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab0:	f7ff f8ea 	bl	8000c88 <HAL_GetTick>
 8001ab4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001ab6:	e00c      	b.n	8001ad2 <HAL_RCC_OscConfig+0x3c2>
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ac0:	f7ff f8e2 	bl	8000c88 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b11      	cmp	r3, #17
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e197      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001ad2:	f7ff fc59 	bl	8001388 <LL_RCC_LSI_IsReady>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0f1      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x3b0>
 8001adc:	e013      	b.n	8001b06 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ade:	f7ff fc43 	bl	8001368 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae2:	f7ff f8d1 	bl	8000c88 <HAL_GetTick>
 8001ae6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aea:	f7ff f8cd 	bl	8000c88 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b11      	cmp	r3, #17
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e182      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001afc:	f7ff fc44 	bl	8001388 <LL_RCC_LSI_IsReady>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1f1      	bne.n	8001aea <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f000 80d8 	beq.w	8001cc4 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001b14:	f7ff fb5a 	bl	80011cc <LL_PWR_IsEnabledBkUpAccess>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d113      	bne.n	8001b46 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001b1e:	f7ff fb3b 	bl	8001198 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b22:	f7ff f8b1 	bl	8000c88 <HAL_GetTick>
 8001b26:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b2a:	f7ff f8ad 	bl	8000c88 <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e162      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001b3c:	f7ff fb46 	bl	80011cc <LL_PWR_IsEnabledBkUpAccess>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f1      	beq.n	8001b2a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d07b      	beq.n	8001c46 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	2b85      	cmp	r3, #133	@ 0x85
 8001b54:	d003      	beq.n	8001b5e <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	68db      	ldr	r3, [r3, #12]
 8001b5a:	2b05      	cmp	r3, #5
 8001b5c:	d109      	bne.n	8001b72 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001b5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b6a:	f043 0304 	orr.w	r3, r3, #4
 8001b6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b72:	f7ff f889 	bl	8000c88 <HAL_GetTick>
 8001b76:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001b78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001b8c:	e00a      	b.n	8001ba4 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b8e:	f7ff f87b 	bl	8000c88 <HAL_GetTick>
 8001b92:	4602      	mov	r2, r0
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e12e      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001ba4:	f7ff fbbf 	bl	8001326 <LL_RCC_LSE_IsReady>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d0ef      	beq.n	8001b8e <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	2b81      	cmp	r3, #129	@ 0x81
 8001bb4:	d003      	beq.n	8001bbe <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	2b85      	cmp	r3, #133	@ 0x85
 8001bbc:	d121      	bne.n	8001c02 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bbe:	f7ff f863 	bl	8000c88 <HAL_GetTick>
 8001bc2:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001bd8:	e00a      	b.n	8001bf0 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bda:	f7ff f855 	bl	8000c88 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e108      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001bf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0ec      	beq.n	8001bda <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001c00:	e060      	b.n	8001cc4 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c02:	f7ff f841 	bl	8000c88 <HAL_GetTick>
 8001c06:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001c08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001c1c:	e00a      	b.n	8001c34 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c1e:	f7ff f833 	bl	8000c88 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e0e6      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001c34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1ec      	bne.n	8001c1e <HAL_RCC_OscConfig+0x50e>
 8001c44:	e03e      	b.n	8001cc4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c46:	f7ff f81f 	bl	8000c88 <HAL_GetTick>
 8001c4a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001c60:	e00a      	b.n	8001c78 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c62:	f7ff f811 	bl	8000c88 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e0c4      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1ec      	bne.n	8001c62 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c88:	f7fe fffe 	bl	8000c88 <HAL_GetTick>
 8001c8c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c9a:	f023 0301 	bic.w	r3, r3, #1
 8001c9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001ca2:	e00a      	b.n	8001cba <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca4:	f7fe fff0 	bl	8000c88 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e0a3      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001cba:	f7ff fb34 	bl	8001326 <LL_RCC_LSE_IsReady>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1ef      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	f000 8099 	beq.w	8001e00 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	2b0c      	cmp	r3, #12
 8001cd2:	d06c      	beq.n	8001dae <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d14b      	bne.n	8001d74 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cdc:	f7ff fc74 	bl	80015c8 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce0:	f7fe ffd2 	bl	8000c88 <HAL_GetTick>
 8001ce4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce8:	f7fe ffce 	bl	8000c88 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b0a      	cmp	r3, #10
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e083      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001cfa:	f7ff fc73 	bl	80015e4 <LL_RCC_PLL_IsReady>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1f1      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	4b40      	ldr	r3, [pc, #256]	@ (8001e0c <HAL_RCC_OscConfig+0x6fc>)
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001d16:	4311      	orrs	r1, r2
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001d1c:	0212      	lsls	r2, r2, #8
 8001d1e:	4311      	orrs	r1, r2
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001d24:	4311      	orrs	r1, r2
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001d2a:	4311      	orrs	r1, r2
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001d30:	430a      	orrs	r2, r1
 8001d32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d36:	4313      	orrs	r3, r2
 8001d38:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d3a:	f7ff fc37 	bl	80015ac <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d4c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4e:	f7fe ff9b 	bl	8000c88 <HAL_GetTick>
 8001d52:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d56:	f7fe ff97 	bl	8000c88 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b0a      	cmp	r3, #10
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e04c      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001d68:	f7ff fc3c 	bl	80015e4 <LL_RCC_PLL_IsReady>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0f1      	beq.n	8001d56 <HAL_RCC_OscConfig+0x646>
 8001d72:	e045      	b.n	8001e00 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d74:	f7ff fc28 	bl	80015c8 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d78:	f7fe ff86 	bl	8000c88 <HAL_GetTick>
 8001d7c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d80:	f7fe ff82 	bl	8000c88 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b0a      	cmp	r3, #10
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e037      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d92:	f7ff fc27 	bl	80015e4 <LL_RCC_PLL_IsReady>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d1f1      	bne.n	8001d80 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001d9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001da6:	4b1a      	ldr	r3, [pc, #104]	@ (8001e10 <HAL_RCC_OscConfig+0x700>)
 8001da8:	4013      	ands	r3, r2
 8001daa:	60cb      	str	r3, [r1, #12]
 8001dac:	e028      	b.n	8001e00 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d101      	bne.n	8001dba <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e023      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001dba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	f003 0203 	and.w	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d115      	bne.n	8001dfc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d10e      	bne.n	8001dfc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001de8:	021b      	lsls	r3, r3, #8
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d106      	bne.n	8001dfc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d001      	beq.n	8001e00 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e000      	b.n	8001e02 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3720      	adds	r7, #32
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	11c1808c 	.word	0x11c1808c
 8001e10:	eefefffc 	.word	0xeefefffc

08001e14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e12c      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e28:	4b98      	ldr	r3, [pc, #608]	@ (800208c <HAL_RCC_ClockConfig+0x278>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d91b      	bls.n	8001e6e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e36:	4b95      	ldr	r3, [pc, #596]	@ (800208c <HAL_RCC_ClockConfig+0x278>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f023 0207 	bic.w	r2, r3, #7
 8001e3e:	4993      	ldr	r1, [pc, #588]	@ (800208c <HAL_RCC_ClockConfig+0x278>)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e46:	f7fe ff1f 	bl	8000c88 <HAL_GetTick>
 8001e4a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001e4e:	f7fe ff1b 	bl	8000c88 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e110      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e60:	4b8a      	ldr	r3, [pc, #552]	@ (800208c <HAL_RCC_ClockConfig+0x278>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d1ef      	bne.n	8001e4e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d016      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff fb18 	bl	80014b4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e84:	f7fe ff00 	bl	8000c88 <HAL_GetTick>
 8001e88:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e8c:	f7fe fefc 	bl	8000c88 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e0f1      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001e9e:	f7ff fbdf 	bl	8001660 <LL_RCC_IsActiveFlag_HPRE>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0f1      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0320 	and.w	r3, r3, #32
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d016      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fb0e 	bl	80014da <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001ebe:	f7fe fee3 	bl	8000c88 <HAL_GetTick>
 8001ec2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001ec6:	f7fe fedf 	bl	8000c88 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e0d4      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001ed8:	f7ff fbd3 	bl	8001682 <LL_RCC_IsActiveFlag_C2HPRE>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d0f1      	beq.n	8001ec6 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d016      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fb06 	bl	8001504 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001ef8:	f7fe fec6 	bl	8000c88 <HAL_GetTick>
 8001efc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f00:	f7fe fec2 	bl	8000c88 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e0b7      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001f12:	f7ff fbc8 	bl	80016a6 <LL_RCC_IsActiveFlag_SHDHPRE>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0f1      	beq.n	8001f00 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0304 	and.w	r3, r3, #4
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d016      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff faff 	bl	8001530 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001f32:	f7fe fea9 	bl	8000c88 <HAL_GetTick>
 8001f36:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f3a:	f7fe fea5 	bl	8000c88 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e09a      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001f4c:	f7ff fbbd 	bl	80016ca <LL_RCC_IsActiveFlag_PPRE1>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d0f1      	beq.n	8001f3a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0308 	and.w	r3, r3, #8
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d017      	beq.n	8001f92 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff faf4 	bl	8001556 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001f6e:	f7fe fe8b 	bl	8000c88 <HAL_GetTick>
 8001f72:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f76:	f7fe fe87 	bl	8000c88 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e07c      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001f88:	f7ff fbb0 	bl	80016ec <LL_RCC_IsActiveFlag_PPRE2>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0f1      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d043      	beq.n	8002026 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d106      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8001fa6:	f7ff f96c 	bl	8001282 <LL_RCC_HSE_IsReady>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d11e      	bne.n	8001fee <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e066      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	d106      	bne.n	8001fca <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8001fbc:	f7ff fb12 	bl	80015e4 <LL_RCC_PLL_IsReady>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d113      	bne.n	8001fee <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e05b      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d106      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8001fd2:	f7ff fa06 	bl	80013e2 <LL_RCC_MSI_IsReady>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d108      	bne.n	8001fee <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e050      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8001fe0:	f7ff f97c 	bl	80012dc <LL_RCC_HSI_IsReady>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e049      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7ff fa40 	bl	8001478 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ff8:	f7fe fe46 	bl	8000c88 <HAL_GetTick>
 8001ffc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffe:	e00a      	b.n	8002016 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002000:	f7fe fe42 	bl	8000c88 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800200e:	4293      	cmp	r3, r2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e035      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002016:	f7ff fa42 	bl	800149e <LL_RCC_GetSysClkSource>
 800201a:	4602      	mov	r2, r0
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	429a      	cmp	r2, r3
 8002024:	d1ec      	bne.n	8002000 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002026:	4b19      	ldr	r3, [pc, #100]	@ (800208c <HAL_RCC_ClockConfig+0x278>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0307 	and.w	r3, r3, #7
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d21b      	bcs.n	800206c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002034:	4b15      	ldr	r3, [pc, #84]	@ (800208c <HAL_RCC_ClockConfig+0x278>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f023 0207 	bic.w	r2, r3, #7
 800203c:	4913      	ldr	r1, [pc, #76]	@ (800208c <HAL_RCC_ClockConfig+0x278>)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	4313      	orrs	r3, r2
 8002042:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002044:	f7fe fe20 	bl	8000c88 <HAL_GetTick>
 8002048:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800204a:	e008      	b.n	800205e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800204c:	f7fe fe1c 	bl	8000c88 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e011      	b.n	8002082 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800205e:	4b0b      	ldr	r3, [pc, #44]	@ (800208c <HAL_RCC_ClockConfig+0x278>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	429a      	cmp	r2, r3
 800206a:	d1ef      	bne.n	800204c <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800206c:	f000 f8b4 	bl	80021d8 <HAL_RCC_GetHCLKFreq>
 8002070:	4603      	mov	r3, r0
 8002072:	4a07      	ldr	r2, [pc, #28]	@ (8002090 <HAL_RCC_ClockConfig+0x27c>)
 8002074:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8002076:	4b07      	ldr	r3, [pc, #28]	@ (8002094 <HAL_RCC_ClockConfig+0x280>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fdb8 	bl	8000bf0 <HAL_InitTick>
 8002080:	4603      	mov	r3, r0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	58004000 	.word	0x58004000
 8002090:	20000000 	.word	0x20000000
 8002094:	20000004 	.word	0x20000004

08002098 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b087      	sub	sp, #28
 800209c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800209e:	2300      	movs	r3, #0
 80020a0:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020a6:	f7ff f9fa 	bl	800149e <LL_RCC_GetSysClkSource>
 80020aa:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020ac:	f7ff facd 	bl	800164a <LL_RCC_PLL_GetMainSource>
 80020b0:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_GetSysClockFreq+0x2c>
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	2b0c      	cmp	r3, #12
 80020bc:	d139      	bne.n	8002132 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d136      	bne.n	8002132 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80020c4:	f7ff f99d 	bl	8001402 <LL_RCC_MSI_IsEnabledRangeSelect>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d115      	bne.n	80020fa <HAL_RCC_GetSysClockFreq+0x62>
 80020ce:	f7ff f998 	bl	8001402 <LL_RCC_MSI_IsEnabledRangeSelect>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d106      	bne.n	80020e6 <HAL_RCC_GetSysClockFreq+0x4e>
 80020d8:	f7ff f9a3 	bl	8001422 <LL_RCC_MSI_GetRange>
 80020dc:	4603      	mov	r3, r0
 80020de:	0a1b      	lsrs	r3, r3, #8
 80020e0:	f003 030f 	and.w	r3, r3, #15
 80020e4:	e005      	b.n	80020f2 <HAL_RCC_GetSysClockFreq+0x5a>
 80020e6:	f7ff f9a7 	bl	8001438 <LL_RCC_MSI_GetRangeAfterStandby>
 80020ea:	4603      	mov	r3, r0
 80020ec:	0a1b      	lsrs	r3, r3, #8
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	4a36      	ldr	r2, [pc, #216]	@ (80021cc <HAL_RCC_GetSysClockFreq+0x134>)
 80020f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f8:	e014      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0x8c>
 80020fa:	f7ff f982 	bl	8001402 <LL_RCC_MSI_IsEnabledRangeSelect>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b01      	cmp	r3, #1
 8002102:	d106      	bne.n	8002112 <HAL_RCC_GetSysClockFreq+0x7a>
 8002104:	f7ff f98d 	bl	8001422 <LL_RCC_MSI_GetRange>
 8002108:	4603      	mov	r3, r0
 800210a:	091b      	lsrs	r3, r3, #4
 800210c:	f003 030f 	and.w	r3, r3, #15
 8002110:	e005      	b.n	800211e <HAL_RCC_GetSysClockFreq+0x86>
 8002112:	f7ff f991 	bl	8001438 <LL_RCC_MSI_GetRangeAfterStandby>
 8002116:	4603      	mov	r3, r0
 8002118:	091b      	lsrs	r3, r3, #4
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	4a2b      	ldr	r2, [pc, #172]	@ (80021cc <HAL_RCC_GetSysClockFreq+0x134>)
 8002120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002124:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d115      	bne.n	8002158 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002130:	e012      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	2b04      	cmp	r3, #4
 8002136:	d102      	bne.n	800213e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002138:	4b25      	ldr	r3, [pc, #148]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0x138>)
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	e00c      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	2b08      	cmp	r3, #8
 8002142:	d109      	bne.n	8002158 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002144:	f7ff f870 	bl	8001228 <LL_RCC_HSE_IsEnabledDiv2>
 8002148:	4603      	mov	r3, r0
 800214a:	2b01      	cmp	r3, #1
 800214c:	d102      	bne.n	8002154 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800214e:	4b20      	ldr	r3, [pc, #128]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	e001      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002154:	4b1f      	ldr	r3, [pc, #124]	@ (80021d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002156:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002158:	f7ff f9a1 	bl	800149e <LL_RCC_GetSysClkSource>
 800215c:	4603      	mov	r3, r0
 800215e:	2b0c      	cmp	r3, #12
 8002160:	d12f      	bne.n	80021c2 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002162:	f7ff fa72 	bl	800164a <LL_RCC_PLL_GetMainSource>
 8002166:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d003      	beq.n	8002176 <HAL_RCC_GetSysClockFreq+0xde>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2b03      	cmp	r3, #3
 8002172:	d003      	beq.n	800217c <HAL_RCC_GetSysClockFreq+0xe4>
 8002174:	e00d      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002176:	4b16      	ldr	r3, [pc, #88]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002178:	60fb      	str	r3, [r7, #12]
        break;
 800217a:	e00d      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800217c:	f7ff f854 	bl	8001228 <LL_RCC_HSE_IsEnabledDiv2>
 8002180:	4603      	mov	r3, r0
 8002182:	2b01      	cmp	r3, #1
 8002184:	d102      	bne.n	800218c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002186:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002188:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800218a:	e005      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800218c:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 800218e:	60fb      	str	r3, [r7, #12]
        break;
 8002190:	e002      	b.n	8002198 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	60fb      	str	r3, [r7, #12]
        break;
 8002196:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002198:	f7ff fa35 	bl	8001606 <LL_RCC_PLL_GetN>
 800219c:	4602      	mov	r2, r0
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	fb03 f402 	mul.w	r4, r3, r2
 80021a4:	f7ff fa46 	bl	8001634 <LL_RCC_PLL_GetDivider>
 80021a8:	4603      	mov	r3, r0
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	3301      	adds	r3, #1
 80021ae:	fbb4 f4f3 	udiv	r4, r4, r3
 80021b2:	f7ff fa34 	bl	800161e <LL_RCC_PLL_GetR>
 80021b6:	4603      	mov	r3, r0
 80021b8:	0f5b      	lsrs	r3, r3, #29
 80021ba:	3301      	adds	r3, #1
 80021bc:	fbb4 f3f3 	udiv	r3, r4, r3
 80021c0:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80021c2:	697b      	ldr	r3, [r7, #20]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	371c      	adds	r7, #28
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd90      	pop	{r4, r7, pc}
 80021cc:	080038c0 	.word	0x080038c0
 80021d0:	00f42400 	.word	0x00f42400
 80021d4:	01e84800 	.word	0x01e84800

080021d8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021d8:	b598      	push	{r3, r4, r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80021dc:	f7ff ff5c 	bl	8002098 <HAL_RCC_GetSysClockFreq>
 80021e0:	4604      	mov	r4, r0
 80021e2:	f7ff f9cb 	bl	800157c <LL_RCC_GetAHBPrescaler>
 80021e6:	4603      	mov	r3, r0
 80021e8:	091b      	lsrs	r3, r3, #4
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	4a03      	ldr	r2, [pc, #12]	@ (80021fc <HAL_RCC_GetHCLKFreq+0x24>)
 80021f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	bd98      	pop	{r3, r4, r7, pc}
 80021fc:	08003880 	.word	0x08003880

08002200 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002200:	b590      	push	{r4, r7, lr}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	091b      	lsrs	r3, r3, #4
 800220c:	f003 030f 	and.w	r3, r3, #15
 8002210:	4a10      	ldr	r2, [pc, #64]	@ (8002254 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002216:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8002218:	f7ff f9bb 	bl	8001592 <LL_RCC_GetAHB3Prescaler>
 800221c:	4603      	mov	r3, r0
 800221e:	091b      	lsrs	r3, r3, #4
 8002220:	f003 030f 	and.w	r3, r3, #15
 8002224:	4a0c      	ldr	r2, [pc, #48]	@ (8002258 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8002226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002230:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	4a09      	ldr	r2, [pc, #36]	@ (800225c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8002236:	fba2 2303 	umull	r2, r3, r2, r3
 800223a:	0c9c      	lsrs	r4, r3, #18
 800223c:	f7fe ffba 	bl	80011b4 <HAL_PWREx_GetVoltageRange>
 8002240:	4603      	mov	r3, r0
 8002242:	4619      	mov	r1, r3
 8002244:	4620      	mov	r0, r4
 8002246:	f000 f80b 	bl	8002260 <RCC_SetFlashLatency>
 800224a:	4603      	mov	r3, r0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	bd90      	pop	{r4, r7, pc}
 8002254:	080038c0 	.word	0x080038c0
 8002258:	08003880 	.word	0x08003880
 800225c:	431bde83 	.word	0x431bde83

08002260 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08e      	sub	sp, #56	@ 0x38
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800226a:	4a3a      	ldr	r2, [pc, #232]	@ (8002354 <RCC_SetFlashLatency+0xf4>)
 800226c:	f107 0320 	add.w	r3, r7, #32
 8002270:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002274:	6018      	str	r0, [r3, #0]
 8002276:	3304      	adds	r3, #4
 8002278:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800227a:	4a37      	ldr	r2, [pc, #220]	@ (8002358 <RCC_SetFlashLatency+0xf8>)
 800227c:	f107 0318 	add.w	r3, r7, #24
 8002280:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002284:	6018      	str	r0, [r3, #0]
 8002286:	3304      	adds	r3, #4
 8002288:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800228a:	4a34      	ldr	r2, [pc, #208]	@ (800235c <RCC_SetFlashLatency+0xfc>)
 800228c:	f107 030c 	add.w	r3, r7, #12
 8002290:	ca07      	ldmia	r2, {r0, r1, r2}
 8002292:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002296:	2300      	movs	r3, #0
 8002298:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022a0:	d11b      	bne.n	80022da <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80022a2:	2300      	movs	r3, #0
 80022a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80022a6:	e014      	b.n	80022d2 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80022a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	3338      	adds	r3, #56	@ 0x38
 80022ae:	443b      	add	r3, r7
 80022b0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80022b4:	461a      	mov	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d807      	bhi.n	80022cc <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80022bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	3338      	adds	r3, #56	@ 0x38
 80022c2:	443b      	add	r3, r7
 80022c4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80022c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80022ca:	e021      	b.n	8002310 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80022cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ce:	3301      	adds	r3, #1
 80022d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80022d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d9e7      	bls.n	80022a8 <RCC_SetFlashLatency+0x48>
 80022d8:	e01a      	b.n	8002310 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80022da:	2300      	movs	r3, #0
 80022dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022de:	e014      	b.n	800230a <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80022e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	3338      	adds	r3, #56	@ 0x38
 80022e6:	443b      	add	r3, r7
 80022e8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80022ec:	461a      	mov	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d807      	bhi.n	8002304 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80022f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	3338      	adds	r3, #56	@ 0x38
 80022fa:	443b      	add	r3, r7
 80022fc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002300:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002302:	e005      	b.n	8002310 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002306:	3301      	adds	r3, #1
 8002308:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800230a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800230c:	2b02      	cmp	r3, #2
 800230e:	d9e7      	bls.n	80022e0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002310:	4b13      	ldr	r3, [pc, #76]	@ (8002360 <RCC_SetFlashLatency+0x100>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f023 0207 	bic.w	r2, r3, #7
 8002318:	4911      	ldr	r1, [pc, #68]	@ (8002360 <RCC_SetFlashLatency+0x100>)
 800231a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800231c:	4313      	orrs	r3, r2
 800231e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002320:	f7fe fcb2 	bl	8000c88 <HAL_GetTick>
 8002324:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002326:	e008      	b.n	800233a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002328:	f7fe fcae 	bl	8000c88 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d901      	bls.n	800233a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e007      	b.n	800234a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800233a:	4b09      	ldr	r3, [pc, #36]	@ (8002360 <RCC_SetFlashLatency+0x100>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002344:	429a      	cmp	r2, r3
 8002346:	d1ef      	bne.n	8002328 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3738      	adds	r7, #56	@ 0x38
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	08003864 	.word	0x08003864
 8002358:	0800386c 	.word	0x0800386c
 800235c:	08003874 	.word	0x08003874
 8002360:	58004000 	.word	0x58004000

08002364 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e0c6      	b.n	8002504 <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237a:	2b00      	cmp	r3, #0
 800237c:	d108      	bne.n	8002390 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002386:	d009      	beq.n	800239c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	61da      	str	r2, [r3, #28]
 800238e:	e005      	b.n	800239c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d106      	bne.n	80023b6 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7fe fb27 	bl	8000a04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2202      	movs	r2, #2
 80023ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023cc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80023d6:	d902      	bls.n	80023de <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	e002      	b.n	80023e4 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80023de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023e2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80023ec:	d007      	beq.n	80023fe <HAL_SPI_Init+0x9a>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80023f6:	d002      	beq.n	80023fe <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800240e:	431a      	orrs	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	431a      	orrs	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	431a      	orrs	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800242c:	431a      	orrs	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002440:	ea42 0103 	orr.w	r1, r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002448:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	430a      	orrs	r2, r1
 8002452:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002458:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800245c:	d11b      	bne.n	8002496 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10b      	bne.n	800247e <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800246e:	d903      	bls.n	8002478 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2202      	movs	r2, #2
 8002474:	631a      	str	r2, [r3, #48]	@ 0x30
 8002476:	e002      	b.n	800247e <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	2b02      	cmp	r3, #2
 8002484:	d107      	bne.n	8002496 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002494:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	0c1b      	lsrs	r3, r3, #16
 800249c:	f003 0204 	and.w	r2, r3, #4
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a4:	f003 0310 	and.w	r3, r3, #16
 80024a8:	431a      	orrs	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80024bc:	ea42 0103 	orr.w	r1, r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024d6:	d105      	bne.n	80024e4 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	b292      	uxth	r2, r2
 80024e2:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	69da      	ldr	r2, [r3, #28]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2201      	movs	r2, #1
 80024fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b088      	sub	sp, #32
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	603b      	str	r3, [r7, #0]
 8002518:	4613      	mov	r3, r2
 800251a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800251c:	f7fe fbb4 	bl	8000c88 <HAL_GetTick>
 8002520:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002522:	88fb      	ldrh	r3, [r7, #6]
 8002524:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b01      	cmp	r3, #1
 8002530:	d001      	beq.n	8002536 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002532:	2302      	movs	r3, #2
 8002534:	e17e      	b.n	8002834 <HAL_SPI_Transmit+0x328>
  }

  if ((pData == NULL) || (Size == 0U))
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d002      	beq.n	8002542 <HAL_SPI_Transmit+0x36>
 800253c:	88fb      	ldrh	r3, [r7, #6]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e176      	b.n	8002834 <HAL_SPI_Transmit+0x328>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800254c:	2b01      	cmp	r3, #1
 800254e:	d101      	bne.n	8002554 <HAL_SPI_Transmit+0x48>
 8002550:	2302      	movs	r3, #2
 8002552:	e16f      	b.n	8002834 <HAL_SPI_Transmit+0x328>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2203      	movs	r2, #3
 8002560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	88fa      	ldrh	r2, [r7, #6]
 8002574:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	88fa      	ldrh	r2, [r7, #6]
 800257a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2200      	movs	r2, #0
 800258e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025a6:	d10f      	bne.n	80025c8 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025c6:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025d0:	d10f      	bne.n	80025f2 <HAL_SPI_Transmit+0xe6>
  {
    SPI_RESET_CRC(hspi);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025f0:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025fc:	2b40      	cmp	r3, #64	@ 0x40
 80025fe:	d007      	beq.n	8002610 <HAL_SPI_Transmit+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800260e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002618:	d952      	bls.n	80026c0 <HAL_SPI_Transmit+0x1b4>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d002      	beq.n	8002628 <HAL_SPI_Transmit+0x11c>
 8002622:	8b7b      	ldrh	r3, [r7, #26]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d145      	bne.n	80026b4 <HAL_SPI_Transmit+0x1a8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800262c:	881a      	ldrh	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002638:	1c9a      	adds	r2, r3, #2
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002642:	b29b      	uxth	r3, r3
 8002644:	3b01      	subs	r3, #1
 8002646:	b29a      	uxth	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800264c:	e032      	b.n	80026b4 <HAL_SPI_Transmit+0x1a8>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b02      	cmp	r3, #2
 800265a:	d112      	bne.n	8002682 <HAL_SPI_Transmit+0x176>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002660:	881a      	ldrh	r2, [r3, #0]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800266c:	1c9a      	adds	r2, r3, #2
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002676:	b29b      	uxth	r3, r3
 8002678:	3b01      	subs	r3, #1
 800267a:	b29a      	uxth	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002680:	e018      	b.n	80026b4 <HAL_SPI_Transmit+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002682:	f7fe fb01 	bl	8000c88 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	d803      	bhi.n	800269a <HAL_SPI_Transmit+0x18e>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002698:	d102      	bne.n	80026a0 <HAL_SPI_Transmit+0x194>
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d109      	bne.n	80026b4 <HAL_SPI_Transmit+0x1a8>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e0bf      	b.n	8002834 <HAL_SPI_Transmit+0x328>
    while (hspi->TxXferCount > 0U)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1c7      	bne.n	800264e <HAL_SPI_Transmit+0x142>
 80026be:	e083      	b.n	80027c8 <HAL_SPI_Transmit+0x2bc>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <HAL_SPI_Transmit+0x1c2>
 80026c8:	8b7b      	ldrh	r3, [r7, #26]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d177      	bne.n	80027be <HAL_SPI_Transmit+0x2b2>
    {
      if (hspi->TxXferCount > 1U)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d912      	bls.n	80026fe <HAL_SPI_Transmit+0x1f2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026dc:	881a      	ldrh	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e8:	1c9a      	adds	r2, r3, #2
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	3b02      	subs	r3, #2
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80026fc:	e05f      	b.n	80027be <HAL_SPI_Transmit+0x2b2>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	330c      	adds	r3, #12
 8002708:	7812      	ldrb	r2, [r2, #0]
 800270a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800271a:	b29b      	uxth	r3, r3
 800271c:	3b01      	subs	r3, #1
 800271e:	b29a      	uxth	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002724:	e04b      	b.n	80027be <HAL_SPI_Transmit+0x2b2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	2b02      	cmp	r3, #2
 8002732:	d12b      	bne.n	800278c <HAL_SPI_Transmit+0x280>
      {
        if (hspi->TxXferCount > 1U)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002738:	b29b      	uxth	r3, r3
 800273a:	2b01      	cmp	r3, #1
 800273c:	d912      	bls.n	8002764 <HAL_SPI_Transmit+0x258>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002742:	881a      	ldrh	r2, [r3, #0]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274e:	1c9a      	adds	r2, r3, #2
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002758:	b29b      	uxth	r3, r3
 800275a:	3b02      	subs	r3, #2
 800275c:	b29a      	uxth	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002762:	e02c      	b.n	80027be <HAL_SPI_Transmit+0x2b2>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	330c      	adds	r3, #12
 800276e:	7812      	ldrb	r2, [r2, #0]
 8002770:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002776:	1c5a      	adds	r2, r3, #1
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002780:	b29b      	uxth	r3, r3
 8002782:	3b01      	subs	r3, #1
 8002784:	b29a      	uxth	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800278a:	e018      	b.n	80027be <HAL_SPI_Transmit+0x2b2>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800278c:	f7fe fa7c 	bl	8000c88 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d803      	bhi.n	80027a4 <HAL_SPI_Transmit+0x298>
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027a2:	d102      	bne.n	80027aa <HAL_SPI_Transmit+0x29e>
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d109      	bne.n	80027be <HAL_SPI_Transmit+0x2b2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e03a      	b.n	8002834 <HAL_SPI_Transmit+0x328>
    while (hspi->TxXferCount > 0U)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1ae      	bne.n	8002726 <HAL_SPI_Transmit+0x21a>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027d0:	d107      	bne.n	80027e2 <HAL_SPI_Transmit+0x2d6>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80027e0:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027e2:	69fa      	ldr	r2, [r7, #28]
 80027e4:	6839      	ldr	r1, [r7, #0]
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fee2 	bl	80035b0 <SPI_EndRxTxTransaction>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d002      	beq.n	80027f8 <HAL_SPI_Transmit+0x2ec>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2220      	movs	r2, #32
 80027f6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d10a      	bne.n	8002816 <HAL_SPI_Transmit+0x30a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002800:	2300      	movs	r3, #0
 8002802:	617b      	str	r3, [r7, #20]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	617b      	str	r3, [r7, #20]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <HAL_SPI_Transmit+0x326>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e000      	b.n	8002834 <HAL_SPI_Transmit+0x328>
  }
  else
  {
    return HAL_OK;
 8002832:	2300      	movs	r3, #0
  }
}
 8002834:	4618      	mov	r0, r3
 8002836:	3720      	adds	r7, #32
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08a      	sub	sp, #40	@ 0x28
 8002840:	af02      	add	r7, sp, #8
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	603b      	str	r3, [r7, #0]
 8002848:	4613      	mov	r3, r2
 800284a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 800284c:	2300      	movs	r3, #0
 800284e:	617b      	str	r3, [r7, #20]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b01      	cmp	r3, #1
 800285e:	d001      	beq.n	8002864 <HAL_SPI_Receive+0x28>
  {
    return HAL_BUSY;
 8002860:	2302      	movs	r3, #2
 8002862:	e1e0      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
  }

  if ((pData == NULL) || (Size == 0U))
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d002      	beq.n	8002870 <HAL_SPI_Receive+0x34>
 800286a:	88fb      	ldrh	r3, [r7, #6]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <HAL_SPI_Receive+0x38>
  {
    return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e1d8      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800287c:	d112      	bne.n	80028a4 <HAL_SPI_Receive+0x68>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10e      	bne.n	80028a4 <HAL_SPI_Receive+0x68>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2204      	movs	r2, #4
 800288a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800288e:	88fa      	ldrh	r2, [r7, #6]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	4613      	mov	r3, r2
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	68b9      	ldr	r1, [r7, #8]
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 f9c7 	bl	8002c2e <HAL_SPI_TransmitReceive>
 80028a0:	4603      	mov	r3, r0
 80028a2:	e1c0      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028a4:	f7fe f9f0 	bl	8000c88 <HAL_GetTick>
 80028a8:	61f8      	str	r0, [r7, #28]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <HAL_SPI_Receive+0x7c>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e1b6      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2204      	movs	r2, #4
 80028c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	68ba      	ldr	r2, [r7, #8]
 80028d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	88fa      	ldrh	r2, [r7, #6]
 80028d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	88fa      	ldrh	r2, [r7, #6]
 80028e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800290a:	d118      	bne.n	800293e <HAL_SPI_Receive+0x102>
  {
    SPI_RESET_CRC(hspi);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800292a:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002932:	b29b      	uxth	r3, r3
 8002934:	3b01      	subs	r3, #1
 8002936:	b29a      	uxth	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002946:	d908      	bls.n	800295a <HAL_SPI_Receive+0x11e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685a      	ldr	r2, [r3, #4]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002956:	605a      	str	r2, [r3, #4]
 8002958:	e007      	b.n	800296a <HAL_SPI_Receive+0x12e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002968:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002972:	d10f      	bne.n	8002994 <HAL_SPI_Receive+0x158>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002982:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002992:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800299e:	2b40      	cmp	r3, #64	@ 0x40
 80029a0:	d007      	beq.n	80029b2 <HAL_SPI_Receive+0x176>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029b0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80029ba:	d875      	bhi.n	8002aa8 <HAL_SPI_Receive+0x26c>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80029bc:	e037      	b.n	8002a2e <HAL_SPI_Receive+0x1f2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d117      	bne.n	80029fc <HAL_SPI_Receive+0x1c0>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f103 020c 	add.w	r2, r3, #12
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	7812      	ldrb	r2, [r2, #0]
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	1c5a      	adds	r2, r3, #1
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	3b01      	subs	r3, #1
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80029fa:	e018      	b.n	8002a2e <HAL_SPI_Receive+0x1f2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029fc:	f7fe f944 	bl	8000c88 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d803      	bhi.n	8002a14 <HAL_SPI_Receive+0x1d8>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a12:	d102      	bne.n	8002a1a <HAL_SPI_Receive+0x1de>
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d109      	bne.n	8002a2e <HAL_SPI_Receive+0x1f2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e0fb      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1c1      	bne.n	80029be <HAL_SPI_Receive+0x182>
 8002a3a:	e03b      	b.n	8002ab4 <HAL_SPI_Receive+0x278>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d115      	bne.n	8002a76 <HAL_SPI_Receive+0x23a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a54:	b292      	uxth	r2, r2
 8002a56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5c:	1c9a      	adds	r2, r3, #2
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002a74:	e018      	b.n	8002aa8 <HAL_SPI_Receive+0x26c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a76:	f7fe f907 	bl	8000c88 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d803      	bhi.n	8002a8e <HAL_SPI_Receive+0x252>
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a8c:	d102      	bne.n	8002a94 <HAL_SPI_Receive+0x258>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d109      	bne.n	8002aa8 <HAL_SPI_Receive+0x26c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e0be      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1c3      	bne.n	8002a3c <HAL_SPI_Receive+0x200>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002abc:	f040 8087 	bne.w	8002bce <HAL_SPI_Receive+0x392>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ace:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	9300      	str	r3, [sp, #0]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	2101      	movs	r1, #1
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f000 fbf2 	bl	80032c4 <SPI_WaitFlagStateUntilTimeout>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d005      	beq.n	8002af2 <HAL_SPI_Receive+0x2b6>
    {
      /* the latest data has not been received */
      __HAL_UNLOCK(hspi);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e099      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002afa:	d907      	bls.n	8002b0c <HAL_SPI_Receive+0x2d0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	b292      	uxth	r2, r2
 8002b08:	801a      	strh	r2, [r3, #0]
 8002b0a:	e008      	b.n	8002b1e <HAL_SPI_Receive+0x2e2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f103 020c 	add.w	r2, r3, #12
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	7812      	ldrb	r2, [r2, #0]
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2201      	movs	r2, #1
 8002b26:	2101      	movs	r1, #1
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fbcb 	bl	80032c4 <SPI_WaitFlagStateUntilTimeout>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d00f      	beq.n	8002b54 <HAL_SPI_Receive+0x318>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b38:	f043 0202 	orr.w	r2, r3, #2
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e068      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002b5c:	d105      	bne.n	8002b6a <HAL_SPI_Receive+0x32e>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	e031      	b.n	8002bce <HAL_SPI_Receive+0x392>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	330c      	adds	r3, #12
 8002b70:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002b7a:	7cfb      	ldrb	r3, [r7, #19]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002b84:	d123      	bne.n	8002bce <HAL_SPI_Receive+0x392>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d11f      	bne.n	8002bce <HAL_SPI_Receive+0x392>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2201      	movs	r2, #1
 8002b96:	2101      	movs	r1, #1
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f000 fb93 	bl	80032c4 <SPI_WaitFlagStateUntilTimeout>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00f      	beq.n	8002bc4 <HAL_SPI_Receive+0x388>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba8:	f043 0202 	orr.w	r2, r3, #2
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e030      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8002bcc:	7cfb      	ldrb	r3, [r7, #19]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bce:	69fa      	ldr	r2, [r7, #28]
 8002bd0:	6839      	ldr	r1, [r7, #0]
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f000 fc94 	bl	8003500 <SPI_EndRxTransaction>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <HAL_SPI_Receive+0x3a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2220      	movs	r2, #32
 8002be2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 0310 	and.w	r3, r3, #16
 8002bee:	2b10      	cmp	r3, #16
 8002bf0:	d10a      	bne.n	8002c08 <HAL_SPI_Receive+0x3cc>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bf6:	f043 0202 	orr.w	r2, r3, #2
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002c06:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <HAL_SPI_Receive+0x3e8>
  {
    return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e000      	b.n	8002c26 <HAL_SPI_Receive+0x3ea>
  }
  else
  {
    return HAL_OK;
 8002c24:	2300      	movs	r3, #0
  }
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3720      	adds	r7, #32
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b090      	sub	sp, #64	@ 0x40
 8002c32:	af02      	add	r7, sp, #8
 8002c34:	60f8      	str	r0, [r7, #12]
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	607a      	str	r2, [r7, #4]
 8002c3a:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002c44:	2301      	movs	r3, #1
 8002c46:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c48:	f7fe f81e 	bl	8000c88 <HAL_GetTick>
 8002c4c:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002c54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  tmp_mode            = hspi->Init.Mode;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  initial_TxXferCount = Size;
 8002c5e:	887b      	ldrh	r3, [r7, #2]
 8002c60:	84fb      	strh	r3, [r7, #38]	@ 0x26
  initial_RxXferCount = Size;
 8002c62:	887b      	ldrh	r3, [r7, #2]
 8002c64:	84bb      	strh	r3, [r7, #36]	@ 0x24
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	623b      	str	r3, [r7, #32]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	61fb      	str	r3, [r7, #28]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d00d      	beq.n	8002c9a <HAL_SPI_TransmitReceive+0x6c>
 8002c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c84:	d107      	bne.n	8002c96 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d103      	bne.n	8002c96 <HAL_SPI_TransmitReceive+0x68>
 8002c8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d001      	beq.n	8002c9a <HAL_SPI_TransmitReceive+0x6c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002c96:	2302      	movs	r3, #2
 8002c98:	e30f      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_SPI_TransmitReceive+0x7e>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d002      	beq.n	8002cac <HAL_SPI_TransmitReceive+0x7e>
 8002ca6:	887b      	ldrh	r3, [r7, #2]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <HAL_SPI_TransmitReceive+0x82>
  {
    return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e304      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d101      	bne.n	8002cbe <HAL_SPI_TransmitReceive+0x90>
 8002cba:	2302      	movs	r3, #2
 8002cbc:	e2fd      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b04      	cmp	r3, #4
 8002cd0:	d003      	beq.n	8002cda <HAL_SPI_TransmitReceive+0xac>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2205      	movs	r2, #5
 8002cd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	887a      	ldrh	r2, [r7, #2]
 8002cea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	887a      	ldrh	r2, [r7, #2]
 8002cf2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	887a      	ldrh	r2, [r7, #2]
 8002d00:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	887a      	ldrh	r2, [r7, #2]
 8002d06:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d1c:	d10f      	bne.n	8002d3e <HAL_SPI_TransmitReceive+0x110>
  {
    SPI_RESET_CRC(hspi);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d3c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d46:	d802      	bhi.n	8002d4e <HAL_SPI_TransmitReceive+0x120>
 8002d48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d908      	bls.n	8002d60 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	e007      	b.n	8002d70 <HAL_SPI_TransmitReceive+0x142>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d6e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d7a:	2b40      	cmp	r3, #64	@ 0x40
 8002d7c:	d007      	beq.n	8002d8e <HAL_SPI_TransmitReceive+0x160>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d96:	f240 80d0 	bls.w	8002f3a <HAL_SPI_TransmitReceive+0x30c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_SPI_TransmitReceive+0x17c>
 8002da2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	f040 80ba 	bne.w	8002f1e <HAL_SPI_TransmitReceive+0x2f0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dae:	881a      	ldrh	r2, [r3, #0]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dba:	1c9a      	adds	r2, r3, #2
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f040 80a2 	bne.w	8002f1e <HAL_SPI_TransmitReceive+0x2f0>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002de2:	f040 809c 	bne.w	8002f1e <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002de6:	6a3b      	ldr	r3, [r7, #32]
 8002de8:	f003 0304 	and.w	r3, r3, #4
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10c      	bne.n	8002e0a <HAL_SPI_TransmitReceive+0x1dc>
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d007      	beq.n	8002e0a <HAL_SPI_TransmitReceive+0x1dc>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e08:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002e18:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e1a:	e080      	b.n	8002f1e <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d13f      	bne.n	8002eaa <HAL_SPI_TransmitReceive+0x27c>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d03a      	beq.n	8002eaa <HAL_SPI_TransmitReceive+0x27c>
 8002e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d137      	bne.n	8002eaa <HAL_SPI_TransmitReceive+0x27c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e3e:	881a      	ldrh	r2, [r3, #0]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e4a:	1c9a      	adds	r2, r3, #2
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d11e      	bne.n	8002eaa <HAL_SPI_TransmitReceive+0x27c>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e74:	d119      	bne.n	8002eaa <HAL_SPI_TransmitReceive+0x27c>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	f003 0304 	and.w	r3, r3, #4
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10c      	bne.n	8002e9a <HAL_SPI_TransmitReceive+0x26c>
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d007      	beq.n	8002e9a <HAL_SPI_TransmitReceive+0x26c>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e98:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ea8:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 0301 	and.w	r3, r3, #1
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d11c      	bne.n	8002ef2 <HAL_SPI_TransmitReceive+0x2c4>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d016      	beq.n	8002ef2 <HAL_SPI_TransmitReceive+0x2c4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	b292      	uxth	r2, r2
 8002ed0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	1c9a      	adds	r2, r3, #2
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002ef2:	f7fd fec9 	bl	8000c88 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d80d      	bhi.n	8002f1e <HAL_SPI_TransmitReceive+0x2f0>
 8002f02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f08:	d009      	beq.n	8002f1e <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e1cd      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f47f af79 	bne.w	8002e1c <HAL_SPI_TransmitReceive+0x1ee>
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f47f af72 	bne.w	8002e1c <HAL_SPI_TransmitReceive+0x1ee>
 8002f38:	e12f      	b.n	800319a <HAL_SPI_TransmitReceive+0x56c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_SPI_TransmitReceive+0x31c>
 8002f42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	f040 811b 	bne.w	8003180 <HAL_SPI_TransmitReceive+0x552>
    {
      if (hspi->TxXferCount > 1U)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d912      	bls.n	8002f7a <HAL_SPI_TransmitReceive+0x34c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f58:	881a      	ldrh	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f64:	1c9a      	adds	r2, r3, #2
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	3b02      	subs	r3, #2
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f78:	e102      	b.n	8003180 <HAL_SPI_TransmitReceive+0x552>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	330c      	adds	r3, #12
 8002f84:	7812      	ldrb	r2, [r2, #0]
 8002f86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f8c:	1c5a      	adds	r2, r3, #1
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f040 80ea 	bne.w	8003180 <HAL_SPI_TransmitReceive+0x552>
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fb4:	f040 80e4 	bne.w	8003180 <HAL_SPI_TransmitReceive+0x552>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002fb8:	6a3b      	ldr	r3, [r7, #32]
 8002fba:	f003 0304 	and.w	r3, r3, #4
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10c      	bne.n	8002fdc <HAL_SPI_TransmitReceive+0x3ae>
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	f003 0308 	and.w	r3, r3, #8
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <HAL_SPI_TransmitReceive+0x3ae>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fda:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002fea:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fec:	e0c8      	b.n	8003180 <HAL_SPI_TransmitReceive+0x552>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d158      	bne.n	80030ae <HAL_SPI_TransmitReceive+0x480>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003000:	b29b      	uxth	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d053      	beq.n	80030ae <HAL_SPI_TransmitReceive+0x480>
 8003006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003008:	2b01      	cmp	r3, #1
 800300a:	d150      	bne.n	80030ae <HAL_SPI_TransmitReceive+0x480>
      {
        if (hspi->TxXferCount > 1U)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003010:	b29b      	uxth	r3, r3
 8003012:	2b01      	cmp	r3, #1
 8003014:	d912      	bls.n	800303c <HAL_SPI_TransmitReceive+0x40e>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800301a:	881a      	ldrh	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003026:	1c9a      	adds	r2, r3, #2
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003030:	b29b      	uxth	r3, r3
 8003032:	3b02      	subs	r3, #2
 8003034:	b29a      	uxth	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800303a:	e012      	b.n	8003062 <HAL_SPI_TransmitReceive+0x434>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	330c      	adds	r3, #12
 8003046:	7812      	ldrb	r2, [r2, #0]
 8003048:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003058:	b29b      	uxth	r3, r3
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003062:	2300      	movs	r3, #0
 8003064:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800306a:	b29b      	uxth	r3, r3
 800306c:	2b00      	cmp	r3, #0
 800306e:	d11e      	bne.n	80030ae <HAL_SPI_TransmitReceive+0x480>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003074:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003078:	d119      	bne.n	80030ae <HAL_SPI_TransmitReceive+0x480>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800307a:	6a3b      	ldr	r3, [r7, #32]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	d10c      	bne.n	800309e <HAL_SPI_TransmitReceive+0x470>
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	2b00      	cmp	r3, #0
 800308c:	d007      	beq.n	800309e <HAL_SPI_TransmitReceive+0x470>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800309c:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80030ac:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d148      	bne.n	800314e <HAL_SPI_TransmitReceive+0x520>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d042      	beq.n	800314e <HAL_SPI_TransmitReceive+0x520>
      {
        if (hspi->RxXferCount > 1U)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d923      	bls.n	800311c <HAL_SPI_TransmitReceive+0x4ee>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68da      	ldr	r2, [r3, #12]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	b292      	uxth	r2, r2
 80030e0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	1c9a      	adds	r2, r3, #2
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	3b02      	subs	r3, #2
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003104:	b29b      	uxth	r3, r3
 8003106:	2b01      	cmp	r3, #1
 8003108:	d81f      	bhi.n	800314a <HAL_SPI_TransmitReceive+0x51c>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	685a      	ldr	r2, [r3, #4]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003118:	605a      	str	r2, [r3, #4]
 800311a:	e016      	b.n	800314a <HAL_SPI_TransmitReceive+0x51c>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f103 020c 	add.w	r2, r3, #12
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003128:	7812      	ldrb	r2, [r2, #0]
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800313e:	b29b      	uxth	r3, r3
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800314a:	2301      	movs	r3, #1
 800314c:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800314e:	f7fd fd9b 	bl	8000c88 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800315a:	429a      	cmp	r2, r3
 800315c:	d803      	bhi.n	8003166 <HAL_SPI_TransmitReceive+0x538>
 800315e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003160:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003164:	d102      	bne.n	800316c <HAL_SPI_TransmitReceive+0x53e>
 8003166:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003168:	2b00      	cmp	r3, #0
 800316a:	d109      	bne.n	8003180 <HAL_SPI_TransmitReceive+0x552>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e09c      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	f47f af31 	bne.w	8002fee <HAL_SPI_TransmitReceive+0x3c0>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003192:	b29b      	uxth	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	f47f af2a 	bne.w	8002fee <HAL_SPI_TransmitReceive+0x3c0>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031a2:	d152      	bne.n	800324a <HAL_SPI_TransmitReceive+0x61c>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80031a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031aa:	2201      	movs	r2, #1
 80031ac:	2101      	movs	r1, #1
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f000 f888 	bl	80032c4 <SPI_WaitFlagStateUntilTimeout>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00f      	beq.n	80031da <HAL_SPI_TransmitReceive+0x5ac>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031be:	f043 0202 	orr.w	r2, r3, #2
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e06f      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80031e2:	d105      	bne.n	80031f0 <HAL_SPI_TransmitReceive+0x5c2>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	e02c      	b.n	800324a <HAL_SPI_TransmitReceive+0x61c>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	330c      	adds	r3, #12
 80031f6:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003200:	7cfb      	ldrb	r3, [r7, #19]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003206:	2b02      	cmp	r3, #2
 8003208:	d11f      	bne.n	800324a <HAL_SPI_TransmitReceive+0x61c>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800320a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003210:	2201      	movs	r2, #1
 8003212:	2101      	movs	r1, #1
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f855 	bl	80032c4 <SPI_WaitFlagStateUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00f      	beq.n	8003240 <HAL_SPI_TransmitReceive+0x612>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003224:	f043 0202 	orr.w	r2, r3, #2
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e03c      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	b2db      	uxtb	r3, r3
 8003246:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8003248:	7cfb      	ldrb	r3, [r7, #19]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b10      	cmp	r3, #16
 8003256:	d110      	bne.n	800327a <HAL_SPI_TransmitReceive+0x64c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800325c:	f043 0202 	orr.w	r2, r3, #2
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800326c:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e01f      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800327a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800327c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 f996 	bl	80035b0 <SPI_EndRxTxTransaction>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d008      	beq.n	800329c <HAL_SPI_TransmitReceive+0x66e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2220      	movs	r2, #32
 800328e:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e00e      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <HAL_SPI_TransmitReceive+0x68a>
  {
    return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e000      	b.n	80032ba <HAL_SPI_TransmitReceive+0x68c>
  }
  else
  {
    return HAL_OK;
 80032b8:	2300      	movs	r3, #0
  }
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3738      	adds	r7, #56	@ 0x38
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b088      	sub	sp, #32
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	603b      	str	r3, [r7, #0]
 80032d0:	4613      	mov	r3, r2
 80032d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80032d4:	f7fd fcd8 	bl	8000c88 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032dc:	1a9b      	subs	r3, r3, r2
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	4413      	add	r3, r2
 80032e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80032e4:	f7fd fcd0 	bl	8000c88 <HAL_GetTick>
 80032e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80032ea:	4b39      	ldr	r3, [pc, #228]	@ (80033d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	015b      	lsls	r3, r3, #5
 80032f0:	0d1b      	lsrs	r3, r3, #20
 80032f2:	69fa      	ldr	r2, [r7, #28]
 80032f4:	fb02 f303 	mul.w	r3, r2, r3
 80032f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032fa:	e055      	b.n	80033a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003302:	d051      	beq.n	80033a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003304:	f7fd fcc0 	bl	8000c88 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	69fa      	ldr	r2, [r7, #28]
 8003310:	429a      	cmp	r2, r3
 8003312:	d902      	bls.n	800331a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d13d      	bne.n	8003396 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003328:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003332:	d111      	bne.n	8003358 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800333c:	d004      	beq.n	8003348 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003346:	d107      	bne.n	8003358 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003356:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003360:	d10f      	bne.n	8003382 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003380:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e018      	b.n	80033c8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d102      	bne.n	80033a2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	61fb      	str	r3, [r7, #28]
 80033a0:	e002      	b.n	80033a8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	3b01      	subs	r3, #1
 80033a6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	4013      	ands	r3, r2
 80033b2:	68ba      	ldr	r2, [r7, #8]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	bf0c      	ite	eq
 80033b8:	2301      	moveq	r3, #1
 80033ba:	2300      	movne	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	461a      	mov	r2, r3
 80033c0:	79fb      	ldrb	r3, [r7, #7]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d19a      	bne.n	80032fc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3720      	adds	r7, #32
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	20000000 	.word	0x20000000

080033d4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08a      	sub	sp, #40	@ 0x28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
 80033e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80033e2:	2300      	movs	r3, #0
 80033e4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80033e6:	f7fd fc4f 	bl	8000c88 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ee:	1a9b      	subs	r3, r3, r2
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	4413      	add	r3, r2
 80033f4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80033f6:	f7fd fc47 	bl	8000c88 <HAL_GetTick>
 80033fa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	330c      	adds	r3, #12
 8003402:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003404:	4b3d      	ldr	r3, [pc, #244]	@ (80034fc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	4613      	mov	r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	00da      	lsls	r2, r3, #3
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	0d1b      	lsrs	r3, r3, #20
 8003414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003416:	fb02 f303 	mul.w	r3, r2, r3
 800341a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800341c:	e061      	b.n	80034e2 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003424:	d107      	bne.n	8003436 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d104      	bne.n	8003436 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003434:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800343c:	d051      	beq.n	80034e2 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800343e:	f7fd fc23 	bl	8000c88 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800344a:	429a      	cmp	r2, r3
 800344c:	d902      	bls.n	8003454 <SPI_WaitFifoStateUntilTimeout+0x80>
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	2b00      	cmp	r3, #0
 8003452:	d13d      	bne.n	80034d0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003462:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800346c:	d111      	bne.n	8003492 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003476:	d004      	beq.n	8003482 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003480:	d107      	bne.n	8003492 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003490:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003496:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800349a:	d10f      	bne.n	80034bc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e011      	b.n	80034f4 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d102      	bne.n	80034dc <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80034da:	e002      	b.n	80034e2 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	3b01      	subs	r3, #1
 80034e0:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	4013      	ands	r3, r2
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d195      	bne.n	800341e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3728      	adds	r7, #40	@ 0x28
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	20000000 	.word	0x20000000

08003500 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af02      	add	r7, sp, #8
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003514:	d111      	bne.n	800353a <SPI_EndRxTransaction+0x3a>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800351e:	d004      	beq.n	800352a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003528:	d107      	bne.n	800353a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003538:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2200      	movs	r2, #0
 8003542:	2180      	movs	r1, #128	@ 0x80
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f7ff febd 	bl	80032c4 <SPI_WaitFlagStateUntilTimeout>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d007      	beq.n	8003560 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003554:	f043 0220 	orr.w	r2, r3, #32
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	e023      	b.n	80035a8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003568:	d11d      	bne.n	80035a6 <SPI_EndRxTransaction+0xa6>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003572:	d004      	beq.n	800357e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800357c:	d113      	bne.n	80035a6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	2200      	movs	r2, #0
 8003586:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f7ff ff22 	bl	80033d4 <SPI_WaitFifoStateUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d007      	beq.n	80035a6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800359a:	f043 0220 	orr.w	r2, r3, #32
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e000      	b.n	80035a8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af02      	add	r7, sp, #8
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f7ff ff03 	bl	80033d4 <SPI_WaitFifoStateUntilTimeout>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d007      	beq.n	80035e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d8:	f043 0220 	orr.w	r2, r3, #32
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e027      	b.n	8003634 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	2200      	movs	r2, #0
 80035ec:	2180      	movs	r1, #128	@ 0x80
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f7ff fe68 	bl	80032c4 <SPI_WaitFlagStateUntilTimeout>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035fe:	f043 0220 	orr.w	r2, r3, #32
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e014      	b.n	8003634 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	9300      	str	r3, [sp, #0]
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2200      	movs	r2, #0
 8003612:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f7ff fedc 	bl	80033d4 <SPI_WaitFifoStateUntilTimeout>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d007      	beq.n	8003632 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003626:	f043 0220 	orr.w	r2, r3, #32
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e000      	b.n	8003634 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <malloc>:
 800363c:	4b02      	ldr	r3, [pc, #8]	@ (8003648 <malloc+0xc>)
 800363e:	4601      	mov	r1, r0
 8003640:	6818      	ldr	r0, [r3, #0]
 8003642:	f000 b825 	b.w	8003690 <_malloc_r>
 8003646:	bf00      	nop
 8003648:	2000000c 	.word	0x2000000c

0800364c <sbrk_aligned>:
 800364c:	b570      	push	{r4, r5, r6, lr}
 800364e:	4e0f      	ldr	r6, [pc, #60]	@ (800368c <sbrk_aligned+0x40>)
 8003650:	460c      	mov	r4, r1
 8003652:	6831      	ldr	r1, [r6, #0]
 8003654:	4605      	mov	r5, r0
 8003656:	b911      	cbnz	r1, 800365e <sbrk_aligned+0x12>
 8003658:	f000 f8ae 	bl	80037b8 <_sbrk_r>
 800365c:	6030      	str	r0, [r6, #0]
 800365e:	4621      	mov	r1, r4
 8003660:	4628      	mov	r0, r5
 8003662:	f000 f8a9 	bl	80037b8 <_sbrk_r>
 8003666:	1c43      	adds	r3, r0, #1
 8003668:	d103      	bne.n	8003672 <sbrk_aligned+0x26>
 800366a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800366e:	4620      	mov	r0, r4
 8003670:	bd70      	pop	{r4, r5, r6, pc}
 8003672:	1cc4      	adds	r4, r0, #3
 8003674:	f024 0403 	bic.w	r4, r4, #3
 8003678:	42a0      	cmp	r0, r4
 800367a:	d0f8      	beq.n	800366e <sbrk_aligned+0x22>
 800367c:	1a21      	subs	r1, r4, r0
 800367e:	4628      	mov	r0, r5
 8003680:	f000 f89a 	bl	80037b8 <_sbrk_r>
 8003684:	3001      	adds	r0, #1
 8003686:	d1f2      	bne.n	800366e <sbrk_aligned+0x22>
 8003688:	e7ef      	b.n	800366a <sbrk_aligned+0x1e>
 800368a:	bf00      	nop
 800368c:	20000154 	.word	0x20000154

08003690 <_malloc_r>:
 8003690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003694:	1ccd      	adds	r5, r1, #3
 8003696:	f025 0503 	bic.w	r5, r5, #3
 800369a:	3508      	adds	r5, #8
 800369c:	2d0c      	cmp	r5, #12
 800369e:	bf38      	it	cc
 80036a0:	250c      	movcc	r5, #12
 80036a2:	2d00      	cmp	r5, #0
 80036a4:	4606      	mov	r6, r0
 80036a6:	db01      	blt.n	80036ac <_malloc_r+0x1c>
 80036a8:	42a9      	cmp	r1, r5
 80036aa:	d904      	bls.n	80036b6 <_malloc_r+0x26>
 80036ac:	230c      	movs	r3, #12
 80036ae:	6033      	str	r3, [r6, #0]
 80036b0:	2000      	movs	r0, #0
 80036b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800378c <_malloc_r+0xfc>
 80036ba:	f000 f869 	bl	8003790 <__malloc_lock>
 80036be:	f8d8 3000 	ldr.w	r3, [r8]
 80036c2:	461c      	mov	r4, r3
 80036c4:	bb44      	cbnz	r4, 8003718 <_malloc_r+0x88>
 80036c6:	4629      	mov	r1, r5
 80036c8:	4630      	mov	r0, r6
 80036ca:	f7ff ffbf 	bl	800364c <sbrk_aligned>
 80036ce:	1c43      	adds	r3, r0, #1
 80036d0:	4604      	mov	r4, r0
 80036d2:	d158      	bne.n	8003786 <_malloc_r+0xf6>
 80036d4:	f8d8 4000 	ldr.w	r4, [r8]
 80036d8:	4627      	mov	r7, r4
 80036da:	2f00      	cmp	r7, #0
 80036dc:	d143      	bne.n	8003766 <_malloc_r+0xd6>
 80036de:	2c00      	cmp	r4, #0
 80036e0:	d04b      	beq.n	800377a <_malloc_r+0xea>
 80036e2:	6823      	ldr	r3, [r4, #0]
 80036e4:	4639      	mov	r1, r7
 80036e6:	4630      	mov	r0, r6
 80036e8:	eb04 0903 	add.w	r9, r4, r3
 80036ec:	f000 f864 	bl	80037b8 <_sbrk_r>
 80036f0:	4581      	cmp	r9, r0
 80036f2:	d142      	bne.n	800377a <_malloc_r+0xea>
 80036f4:	6821      	ldr	r1, [r4, #0]
 80036f6:	1a6d      	subs	r5, r5, r1
 80036f8:	4629      	mov	r1, r5
 80036fa:	4630      	mov	r0, r6
 80036fc:	f7ff ffa6 	bl	800364c <sbrk_aligned>
 8003700:	3001      	adds	r0, #1
 8003702:	d03a      	beq.n	800377a <_malloc_r+0xea>
 8003704:	6823      	ldr	r3, [r4, #0]
 8003706:	442b      	add	r3, r5
 8003708:	6023      	str	r3, [r4, #0]
 800370a:	f8d8 3000 	ldr.w	r3, [r8]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	bb62      	cbnz	r2, 800376c <_malloc_r+0xdc>
 8003712:	f8c8 7000 	str.w	r7, [r8]
 8003716:	e00f      	b.n	8003738 <_malloc_r+0xa8>
 8003718:	6822      	ldr	r2, [r4, #0]
 800371a:	1b52      	subs	r2, r2, r5
 800371c:	d420      	bmi.n	8003760 <_malloc_r+0xd0>
 800371e:	2a0b      	cmp	r2, #11
 8003720:	d917      	bls.n	8003752 <_malloc_r+0xc2>
 8003722:	1961      	adds	r1, r4, r5
 8003724:	42a3      	cmp	r3, r4
 8003726:	6025      	str	r5, [r4, #0]
 8003728:	bf18      	it	ne
 800372a:	6059      	strne	r1, [r3, #4]
 800372c:	6863      	ldr	r3, [r4, #4]
 800372e:	bf08      	it	eq
 8003730:	f8c8 1000 	streq.w	r1, [r8]
 8003734:	5162      	str	r2, [r4, r5]
 8003736:	604b      	str	r3, [r1, #4]
 8003738:	4630      	mov	r0, r6
 800373a:	f000 f82f 	bl	800379c <__malloc_unlock>
 800373e:	f104 000b 	add.w	r0, r4, #11
 8003742:	1d23      	adds	r3, r4, #4
 8003744:	f020 0007 	bic.w	r0, r0, #7
 8003748:	1ac2      	subs	r2, r0, r3
 800374a:	bf1c      	itt	ne
 800374c:	1a1b      	subne	r3, r3, r0
 800374e:	50a3      	strne	r3, [r4, r2]
 8003750:	e7af      	b.n	80036b2 <_malloc_r+0x22>
 8003752:	6862      	ldr	r2, [r4, #4]
 8003754:	42a3      	cmp	r3, r4
 8003756:	bf0c      	ite	eq
 8003758:	f8c8 2000 	streq.w	r2, [r8]
 800375c:	605a      	strne	r2, [r3, #4]
 800375e:	e7eb      	b.n	8003738 <_malloc_r+0xa8>
 8003760:	4623      	mov	r3, r4
 8003762:	6864      	ldr	r4, [r4, #4]
 8003764:	e7ae      	b.n	80036c4 <_malloc_r+0x34>
 8003766:	463c      	mov	r4, r7
 8003768:	687f      	ldr	r7, [r7, #4]
 800376a:	e7b6      	b.n	80036da <_malloc_r+0x4a>
 800376c:	461a      	mov	r2, r3
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	42a3      	cmp	r3, r4
 8003772:	d1fb      	bne.n	800376c <_malloc_r+0xdc>
 8003774:	2300      	movs	r3, #0
 8003776:	6053      	str	r3, [r2, #4]
 8003778:	e7de      	b.n	8003738 <_malloc_r+0xa8>
 800377a:	230c      	movs	r3, #12
 800377c:	6033      	str	r3, [r6, #0]
 800377e:	4630      	mov	r0, r6
 8003780:	f000 f80c 	bl	800379c <__malloc_unlock>
 8003784:	e794      	b.n	80036b0 <_malloc_r+0x20>
 8003786:	6005      	str	r5, [r0, #0]
 8003788:	e7d6      	b.n	8003738 <_malloc_r+0xa8>
 800378a:	bf00      	nop
 800378c:	20000158 	.word	0x20000158

08003790 <__malloc_lock>:
 8003790:	4801      	ldr	r0, [pc, #4]	@ (8003798 <__malloc_lock+0x8>)
 8003792:	f000 b84b 	b.w	800382c <__retarget_lock_acquire_recursive>
 8003796:	bf00      	nop
 8003798:	20000298 	.word	0x20000298

0800379c <__malloc_unlock>:
 800379c:	4801      	ldr	r0, [pc, #4]	@ (80037a4 <__malloc_unlock+0x8>)
 800379e:	f000 b846 	b.w	800382e <__retarget_lock_release_recursive>
 80037a2:	bf00      	nop
 80037a4:	20000298 	.word	0x20000298

080037a8 <memset>:
 80037a8:	4402      	add	r2, r0
 80037aa:	4603      	mov	r3, r0
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d100      	bne.n	80037b2 <memset+0xa>
 80037b0:	4770      	bx	lr
 80037b2:	f803 1b01 	strb.w	r1, [r3], #1
 80037b6:	e7f9      	b.n	80037ac <memset+0x4>

080037b8 <_sbrk_r>:
 80037b8:	b538      	push	{r3, r4, r5, lr}
 80037ba:	4d06      	ldr	r5, [pc, #24]	@ (80037d4 <_sbrk_r+0x1c>)
 80037bc:	2300      	movs	r3, #0
 80037be:	4604      	mov	r4, r0
 80037c0:	4608      	mov	r0, r1
 80037c2:	602b      	str	r3, [r5, #0]
 80037c4:	f7fd f98e 	bl	8000ae4 <_sbrk>
 80037c8:	1c43      	adds	r3, r0, #1
 80037ca:	d102      	bne.n	80037d2 <_sbrk_r+0x1a>
 80037cc:	682b      	ldr	r3, [r5, #0]
 80037ce:	b103      	cbz	r3, 80037d2 <_sbrk_r+0x1a>
 80037d0:	6023      	str	r3, [r4, #0]
 80037d2:	bd38      	pop	{r3, r4, r5, pc}
 80037d4:	20000294 	.word	0x20000294

080037d8 <__errno>:
 80037d8:	4b01      	ldr	r3, [pc, #4]	@ (80037e0 <__errno+0x8>)
 80037da:	6818      	ldr	r0, [r3, #0]
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	2000000c 	.word	0x2000000c

080037e4 <__libc_init_array>:
 80037e4:	b570      	push	{r4, r5, r6, lr}
 80037e6:	4d0d      	ldr	r5, [pc, #52]	@ (800381c <__libc_init_array+0x38>)
 80037e8:	4c0d      	ldr	r4, [pc, #52]	@ (8003820 <__libc_init_array+0x3c>)
 80037ea:	1b64      	subs	r4, r4, r5
 80037ec:	10a4      	asrs	r4, r4, #2
 80037ee:	2600      	movs	r6, #0
 80037f0:	42a6      	cmp	r6, r4
 80037f2:	d109      	bne.n	8003808 <__libc_init_array+0x24>
 80037f4:	4d0b      	ldr	r5, [pc, #44]	@ (8003824 <__libc_init_array+0x40>)
 80037f6:	4c0c      	ldr	r4, [pc, #48]	@ (8003828 <__libc_init_array+0x44>)
 80037f8:	f000 f828 	bl	800384c <_init>
 80037fc:	1b64      	subs	r4, r4, r5
 80037fe:	10a4      	asrs	r4, r4, #2
 8003800:	2600      	movs	r6, #0
 8003802:	42a6      	cmp	r6, r4
 8003804:	d105      	bne.n	8003812 <__libc_init_array+0x2e>
 8003806:	bd70      	pop	{r4, r5, r6, pc}
 8003808:	f855 3b04 	ldr.w	r3, [r5], #4
 800380c:	4798      	blx	r3
 800380e:	3601      	adds	r6, #1
 8003810:	e7ee      	b.n	80037f0 <__libc_init_array+0xc>
 8003812:	f855 3b04 	ldr.w	r3, [r5], #4
 8003816:	4798      	blx	r3
 8003818:	3601      	adds	r6, #1
 800381a:	e7f2      	b.n	8003802 <__libc_init_array+0x1e>
 800381c:	08003900 	.word	0x08003900
 8003820:	08003900 	.word	0x08003900
 8003824:	08003900 	.word	0x08003900
 8003828:	08003904 	.word	0x08003904

0800382c <__retarget_lock_acquire_recursive>:
 800382c:	4770      	bx	lr

0800382e <__retarget_lock_release_recursive>:
 800382e:	4770      	bx	lr

08003830 <memcpy>:
 8003830:	440a      	add	r2, r1
 8003832:	4291      	cmp	r1, r2
 8003834:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003838:	d100      	bne.n	800383c <memcpy+0xc>
 800383a:	4770      	bx	lr
 800383c:	b510      	push	{r4, lr}
 800383e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003842:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003846:	4291      	cmp	r1, r2
 8003848:	d1f9      	bne.n	800383e <memcpy+0xe>
 800384a:	bd10      	pop	{r4, pc}

0800384c <_init>:
 800384c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800384e:	bf00      	nop
 8003850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003852:	bc08      	pop	{r3}
 8003854:	469e      	mov	lr, r3
 8003856:	4770      	bx	lr

08003858 <_fini>:
 8003858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800385a:	bf00      	nop
 800385c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800385e:	bc08      	pop	{r3}
 8003860:	469e      	mov	lr, r3
 8003862:	4770      	bx	lr
