TOOL:	irun(64)	15.20-s028: Started on Dec 08, 2017 at 19:09:36 EST
irun
	-64bit
	-nocopyright
	+name+mkAdderTest
	+nclibdirname+INCA_libs_hdlsim
	-log hdlsim.log
	+define+BSV_ASSIGNMENT_DELAY=#1
	+define+BSV_NO_INITIAL_BLOCKS
	+libext+.v
	+access+rw
	-timescale 1ps/1ps
	/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/ClockGen.v
	-top worklib.mkAdderTest
	vlog/*.v
	-y /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog
	-input /homes/mrhamid/6888_prj/6888_Project/bsv-standard/bin/dump.tcl
Recompiling... reason: file './vlog/mkAdderTest.v' is newer than expected.
	expected: Fri Dec  8 16:16:57 2017
	actual:   Fri Dec  8 19:09:16 2017
file: vlog/mkAdderTest.v
	module worklib.mkAdderTest:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
		Caching library 'Verilog' ....... Done
	Top level design units:
		mkAdderTest
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		Verilog.ConstrainedRandom:v <0x659b0a8f>
			streams:   4, words:  2053
		Verilog.FIFOL1:v <0x47c0bcc3>
			streams:   5, words:  3627
		Verilog.SizedFIFO:v <0x05b0b965>
			streams:  15, words: 10818
		worklib.mkAdder32:v <0x108fe1cd>
			streams:   4, words:   740
		worklib.mkAdderTest:v <0x62155118>
			streams:  16, words:  6261
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                11       7
		Registers:              45      24
		Scalar wires:           58       -
		Vectored wires:         27       -
		Always blocks:          22      11
		Initial blocks:          7       5
		Cont. assignments:      28      66
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.mkAdderTest:v
Loading snapshot worklib.mkAdderTest:v .................... Done
ncsim> source /opt/cadence/INCISIVE/15.20.028/tools/inca/files/ncsimrc
ncsim> if {![info exists ::env(DUMP)]} {set ::env(DUMP) ncsim.shm}
ncsim> set ext [string trimleft [file ext $::env(DUMP)] "."]
saif
ncsim> 
ncsim> if {$ext == "saif"} {
>     dumpsaif -hierarchy -internal -scope -output $::env(DUMP)
> } elseif {$ext == "tcf"} {
>     dumptcf -scope main.dut -output $::env(DUMP)
> } elseif {$ext == "vcd" || $ext == "shm"} {
>     database -open -$ext -default $::env(DUMP)
>     probe $::env(TOP_MODULE) -all -depth all -$ext
> }
ncsim> 
ncsim> run
Simulation complete via $finish(1) at time 1602400 PS + 2
./vlog/mkAdderTest.v:302       if (fin_fcount == 32'd1000) $finish(32'd1);
ncsim> 
ncsim> if {$ext == "saif" || $ext == "tcf"} {dump$ext -end}
ncsim> 
ncsim> if {![info exists ::env(NOEXIT)]} exit
TOOL:	irun(64)	15.20-s028: Exiting on Dec 08, 2017 at 19:09:38 EST  (total: 00:00:02)
