Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 17 19:16:23 2024
| Host         : DESKTOP-QAGDBSL running 64-bit major release  (build 9200)
| Command      : report_methodology -file project_reti_logiche_methodology_drc_routed.rpt -pb project_reti_logiche_methodology_drc_routed.pb -rpx project_reti_logiche_methodology_drc_routed.rpx
| Design       : project_reti_logiche
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 65
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 42         |
| TIMING-20 | Warning  | Non-clocked latch              | 22         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_add[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_add[10] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_add[11] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_add[12] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_add[13] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_add[14] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_add[15] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_add[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_add[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_add[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_add[4] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on i_add[5] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on i_add[6] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on i_add[7] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on i_add[8] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on i_add[9] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[4] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[5] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[6] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[7] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on i_rst relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on i_start relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[10] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[11] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[12] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[13] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[14] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[15] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[4] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[5] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[6] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[7] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[8] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on o_mem_addr[9] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch K_reg[0] cannot be properly analyzed as its control pin K_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch K_reg[1] cannot be properly analyzed as its control pin K_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch K_reg[2] cannot be properly analyzed as its control pin K_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch K_reg[3] cannot be properly analyzed as its control pin K_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch K_reg[4] cannot be properly analyzed as its control pin K_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch K_reg[5] cannot be properly analyzed as its control pin K_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch K_reg[6] cannot be properly analyzed as its control pin K_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch K_reg[7] cannot be properly analyzed as its control pin K_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch K_reg[8] cannot be properly analyzed as its control pin K_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch K_reg[9] cannot be properly analyzed as its control pin K_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch o_done_reg cannot be properly analyzed as its control pin o_done_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch o_mem_data_reg[0] cannot be properly analyzed as its control pin o_mem_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch o_mem_data_reg[1] cannot be properly analyzed as its control pin o_mem_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch o_mem_data_reg[2] cannot be properly analyzed as its control pin o_mem_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch o_mem_data_reg[3] cannot be properly analyzed as its control pin o_mem_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch o_mem_data_reg[4] cannot be properly analyzed as its control pin o_mem_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch o_mem_data_reg[5] cannot be properly analyzed as its control pin o_mem_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch o_mem_data_reg[6] cannot be properly analyzed as its control pin o_mem_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch o_mem_data_reg[7] cannot be properly analyzed as its control pin o_mem_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch o_mem_en_reg cannot be properly analyzed as its control pin o_mem_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch o_mem_we_reg cannot be properly analyzed as its control pin o_mem_we_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch sentinel_reg cannot be properly analyzed as its control pin sentinel_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 22 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


