--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fil_test_fil.twx fil_test_fil.ncd -o fil_test_fil.twr
fil_test_fil.pcf

Design file:              fil_test_fil.ncd
Physical constraint file: fil_test_fil.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_TXCLK_RXCLK_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 231227 paths analyzed, 2434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.595ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg (SLICE_X32Y87.B5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.581 - 0.648)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd87
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11
    SLICE_X29Y91.B1      net (fanout=6)        2.655   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11
    SLICE_X29Y91.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd102
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>1
    SLICE_X27Y90.D4      net (fanout=1)        0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>
    SLICE_X27Y90.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd76
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>6
    SLICE_X32Y89.C5      net (fanout=34)       1.285   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state<0>
    SLICE_X32Y89.CMUX    Tilo                  0.298   N790
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1265_inv_SW1
    SLICE_X32Y87.A2      net (fanout=1)        0.760   N964
    SLICE_X32Y87.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1265_inv
    SLICE_X32Y87.B5      net (fanout=1)        0.438   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1265_inv
    SLICE_X32Y87.CLK     Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg_rstpot
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (1.830ns logic, 5.663ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd42 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.581 - 0.641)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd42 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y90.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd21
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd42
    SLICE_X29Y91.A5      net (fanout=7)        2.273   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd42
    SLICE_X29Y91.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd102
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>2
    SLICE_X27Y90.D3      net (fanout=1)        0.626   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>2
    SLICE_X27Y90.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd76
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>6
    SLICE_X32Y89.C5      net (fanout=34)       1.285   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state<0>
    SLICE_X32Y89.CMUX    Tilo                  0.298   N790
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1265_inv_SW1
    SLICE_X32Y87.A2      net (fanout=1)        0.760   N964
    SLICE_X32Y87.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1265_inv
    SLICE_X32Y87.B5      net (fanout=1)        0.438   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1265_inv
    SLICE_X32Y87.CLK     Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg_rstpot
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (1.830ns logic, 5.382ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd38 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.581 - 0.645)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd38 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y91.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd13
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd38
    SLICE_X29Y91.A1      net (fanout=6)        1.940   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd38
    SLICE_X29Y91.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd102
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>2
    SLICE_X27Y90.D3      net (fanout=1)        0.626   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>2
    SLICE_X27Y90.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd76
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>6
    SLICE_X32Y89.C5      net (fanout=34)       1.285   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state<0>
    SLICE_X32Y89.CMUX    Tilo                  0.298   N790
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1265_inv_SW1
    SLICE_X32Y87.A2      net (fanout=1)        0.760   N964
    SLICE_X32Y87.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1265_inv
    SLICE_X32Y87.B5      net (fanout=1)        0.438   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1265_inv
    SLICE_X32Y87.CLK     Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg_rstpot
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/rxaddrvalidreg
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (1.830ns logic, 5.049ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (SLICE_X28Y89.B4), 20236 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.516ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_1 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y89.BQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<1>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_1
    SLICE_X26Y90.B4      net (fanout=3)        0.715   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<1>
    SLICE_X26Y90.COUT    Topcyb                0.483   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<1>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X26Y91.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X26Y91.CMUX    Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X27Y91.C4      net (fanout=1)        1.318   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X27Y91.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X27Y91.A6      net (fanout=1)        0.327   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X27Y91.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X27Y91.B6      net (fanout=23)       0.184   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X27Y91.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5
    SLICE_X27Y91.D6      net (fanout=17)       0.356   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv
    SLICE_X27Y91.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X28Y91.A5      net (fanout=1)        0.400   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X28Y91.COUT    Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X28Y92.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X28Y92.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X28Y93.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X28Y93.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X28Y94.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X28Y94.CMUX    Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd20
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor<15>
    SLICE_X28Y89.B4      net (fanout=1)        0.766   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<14>
    SLICE_X28Y89.CLK     Tas                   0.221   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<1>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2170<14>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    -------------------------------------------------  ---------------------------
    Total                                      7.516ns (3.438ns logic, 4.078ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.186 - 0.207)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd87
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11
    SLICE_X29Y91.B1      net (fanout=6)        2.655   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11
    SLICE_X29Y91.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd102
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>1
    SLICE_X27Y90.D4      net (fanout=1)        0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>
    SLICE_X27Y90.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd76
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>6
    SLICE_X27Y91.D1      net (fanout=34)       0.767   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state<0>
    SLICE_X27Y91.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X28Y91.A5      net (fanout=1)        0.400   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X28Y91.COUT    Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X28Y92.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X28Y92.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X28Y93.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X28Y93.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X28Y94.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X28Y94.CMUX    Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd20
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor<15>
    SLICE_X28Y89.B4      net (fanout=1)        0.766   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<14>
    SLICE_X28Y89.CLK     Tas                   0.221   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<1>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2170<14>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (2.371ns logic, 5.122ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 11)
  Clock Path Skew:      -0.020ns (0.289 - 0.309)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_1 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y90.BQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_1
    SLICE_X26Y90.B3      net (fanout=2)        0.629   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<1>
    SLICE_X26Y90.COUT    Topcyb                0.483   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<1>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X26Y91.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X26Y91.CMUX    Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X27Y91.C4      net (fanout=1)        1.318   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X27Y91.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X27Y91.A6      net (fanout=1)        0.327   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X27Y91.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X27Y91.B6      net (fanout=23)       0.184   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X27Y91.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5
    SLICE_X27Y91.D6      net (fanout=17)       0.356   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv
    SLICE_X27Y91.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X28Y91.A5      net (fanout=1)        0.400   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X28Y91.COUT    Topcya                0.472   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X28Y92.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X28Y92.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X28Y93.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X28Y93.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X28Y94.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X28Y94.CMUX    Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd20
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor<15>
    SLICE_X28Y89.B4      net (fanout=1)        0.766   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<14>
    SLICE_X28Y89.CLK     Tas                   0.221   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<1>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2170<14>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (3.487ns logic, 3.992ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0 (SLICE_X38Y83.CE), 245 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.591 - 0.648)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd86
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12
    SLICE_X27Y93.D1      net (fanout=4)        1.911   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12
    SLICE_X27Y93.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd86
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<2>11
    SLICE_X27Y94.A3      net (fanout=1)        0.543   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<2>12
    SLICE_X27Y94.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd72
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<2>14
    SLICE_X27Y90.C2      net (fanout=2)        0.968   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<2>1
    SLICE_X27Y90.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd76
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1306<2>4
    SLICE_X31Y86.C6      net (fanout=2)        0.786   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1306
    SLICE_X31Y86.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1379_inv
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1348<3>
    SLICE_X39Y82.C6      net (fanout=2)        0.851   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1348
    SLICE_X39Y82.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1832_inv
    SLICE_X38Y83.CE      net (fanout=2)        0.333   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1832_inv
    SLICE_X38Y83.CLK     Tceck                 0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (2.038ns logic, 5.392ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd18 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.591 - 0.641)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd18 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y90.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd18
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd18
    SLICE_X29Y90.B3      net (fanout=7)        1.890   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd18
    SLICE_X29Y90.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd84
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2832_inv11141
    SLICE_X29Y90.C4      net (fanout=3)        0.335   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2832_inv1114
    SLICE_X29Y90.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd84
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<3>1
    SLICE_X27Y90.C1      net (fanout=2)        1.187   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<3>1
    SLICE_X27Y90.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd76
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1306<2>4
    SLICE_X31Y86.C6      net (fanout=2)        0.786   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1306
    SLICE_X31Y86.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1379_inv
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1348<3>
    SLICE_X39Y82.C6      net (fanout=2)        0.851   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1348
    SLICE_X39Y82.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1832_inv
    SLICE_X38Y83.CE      net (fanout=2)        0.333   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1832_inv
    SLICE_X38Y83.CLK     Tceck                 0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (2.038ns logic, 5.382ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.377ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.591 - 0.648)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd87
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11
    SLICE_X29Y91.B1      net (fanout=6)        2.655   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd11
    SLICE_X29Y91.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd102
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>1
    SLICE_X27Y90.D4      net (fanout=1)        0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>
    SLICE_X27Y90.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd76
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>6
    SLICE_X27Y90.C6      net (fanout=34)       0.189   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state<0>
    SLICE_X27Y90.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd76
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1306<2>4
    SLICE_X31Y86.C6      net (fanout=2)        0.786   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1306
    SLICE_X31Y86.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1379_inv
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1348<3>
    SLICE_X39Y82.C6      net (fanout=2)        0.851   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1348
    SLICE_X39Y82.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n1832_inv
    SLICE_X38Y83.CE      net (fanout=2)        0.333   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n1832_inv
    SLICE_X38Y83.CLK     Tceck                 0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.377ns (2.038ns logic, 5.339ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/cmdReg_1 (SLICE_X14Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILPktMUX/cmdOut_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/cmdReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILPktMUX/cmdOut_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/cmdReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y74.BQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILPktMUX/cmdOut<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILPktMUX/cmdOut_1
    SLICE_X14Y74.A5      net (fanout=1)        0.070   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILPktMUX/cmdOut<1>
    SLICE_X14Y74.CLK     Tah         (-Th)    -0.131   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/cmdReg<6>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/Mmux_GND_27_o_GND_27_o_mux_3_OUT21
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/cmdReg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.329ns logic, 0.070ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_2reg_6 (SLICE_X29Y85.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcrx2reg_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_2reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcrx2reg_6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_2reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y85.CQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcrx2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcrx2reg_6
    SLICE_X29Y85.CX      net (fanout=1)        0.144   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcrx2reg<6>
    SLICE_X29Y85.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_2reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync2_6 (SLICE_X13Y64.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y64.CQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6
    SLICE_X13Y64.C5      net (fanout=1)        0.052   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<6>
    SLICE_X13Y64.CLK     Tah         (-Th)    -0.155   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<6>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB
  Location pin: RAMB16_X1Y40.CLKB
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "sysclk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "sysclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_ClockManager/u_dcm/CLKIN
  Logical resource: u_ClockManager/u_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_ClockManager/u_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_ClockManager/u_dcm/CLKIN
  Logical resource: u_ClockManager/u_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_ClockManager/u_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: u_ClockManager/u_dcm/CLKFX
  Logical resource: u_ClockManager/u_dcm/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: u_ClockManager/dcmclk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RXCLK_DUTCLK_path" TIG;

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X21Y61.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.956ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (FF)
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Clock Path Skew:      -2.914ns (1.068 - 3.982)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y66.AMUX    Tshcko                0.535   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15
    SLICE_X21Y61.A4      net (fanout=1)        0.799   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg<15>
    SLICE_X21Y61.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.908ns logic, 0.799ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1 (SLICE_X13Y66.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.944ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1 (FF)
  Data Path Delay:      1.696ns (Levels of Logic = 0)
  Clock Path Skew:      -2.913ns (1.067 - 3.980)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.BQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1
    SLICE_X13Y66.BX      net (fanout=1)        1.106   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<1>
    SLICE_X13Y66.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.590ns logic, 1.106ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X21Y61.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.808ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (FF)
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Clock Path Skew:      -2.914ns (1.068 - 3.982)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y66.DQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15
    SLICE_X21Y61.A5      net (fanout=1)        0.710   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<15>
    SLICE_X21Y61.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.849ns logic, 0.710ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RXCLK_DUTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0 (SLICE_X13Y66.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.707ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      -0.642ns (0.694 - 1.336)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.AQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0
    SLICE_X13Y66.AX      net (fanout=1)        0.141   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<0>
    SLICE_X13Y66.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2 (SLICE_X13Y66.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.710ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2 (FF)
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      -0.642ns (0.694 - 1.336)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.CQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2
    SLICE_X13Y66.CX      net (fanout=1)        0.144   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<2>
    SLICE_X13Y66.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4 (SLICE_X11Y66.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.756ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4 (FF)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      -0.643ns (0.694 - 1.337)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y65.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4
    SLICE_X11Y66.AX      net (fanout=1)        0.191   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<4>
    SLICE_X11Y66.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.257ns logic, 0.191ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_DUTCLK_RXCLK_path" TIG;

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_4 (SLICE_X13Y64.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.556ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_4 (FF)
  Data Path Delay:      0.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.643ns (1.338 - 0.695)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.AQ      Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_4
    SLICE_X13Y64.AX      net (fanout=1)        0.584   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<4>
    SLICE_X13Y64.CLK     Tdick                 0.070   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.280ns logic, 0.584ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6 (SLICE_X13Y64.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.535ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6 (FF)
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.643ns (1.338 - 0.695)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.CQ      Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6
    SLICE_X13Y64.CX      net (fanout=1)        0.563   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<6>
    SLICE_X13Y64.CLK     Tdick                 0.070   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.280ns logic, 0.563ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (SLICE_X13Y64.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.517ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (FF)
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.643ns (1.338 - 0.695)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y64.BQ      Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5
    SLICE_X13Y64.BX      net (fanout=1)        0.545   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<5>
    SLICE_X13Y64.CLK     Tdick                 0.070   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.280ns logic, 0.545ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_DUTCLK_RXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11 (SLICE_X6Y66.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.323ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11 (FF)
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      2.910ns (3.979 - 1.069)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y65.DQ       Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11
    SLICE_X6Y66.DX       net (fanout=1)        0.507   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<11>
    SLICE_X6Y66.CLK      Tckdi       (-Th)    -0.010   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.415ns logic, 0.507ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_9 (SLICE_X6Y66.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.315ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_9 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_9 (FF)
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      2.910ns (3.979 - 1.069)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_9 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y65.BQ       Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_9
    SLICE_X6Y66.BX       net (fanout=1)        0.515   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<9>
    SLICE_X6Y66.CLK      Tckdi       (-Th)    -0.010   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.415ns logic, 0.515ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0 (SLICE_X13Y65.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.276ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.972ns (Levels of Logic = 0)
  Clock Path Skew:      2.913ns (3.981 - 1.068)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.449   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0
    SLICE_X13Y65.AX      net (fanout=1)        0.477   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<0>
    SLICE_X13Y65.CLK     Tckdi       (-Th)    -0.046   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.495ns logic, 0.477ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_DUTCLK_TXCLK_path" TIG;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (SLICE_X29Y47.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.581ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (FF)
  Data Path Delay:      1.645ns (Levels of Logic = 0)
  Clock Path Skew:      -0.501ns (2.658 - 3.159)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y45.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<10>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10
    SLICE_X29Y47.CX      net (fanout=1)        1.101   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<10>
    SLICE_X29Y47.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.544ns logic, 1.101ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (SLICE_X22Y60.CI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.520ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (FF)
  Data Path Delay:      1.581ns (Levels of Logic = 0)
  Clock Path Skew:      -0.504ns (2.680 - 3.184)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.DQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X22Y60.CI      net (fanout=59)       0.969   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X22Y60.CLK     Tds                   0.087   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/txrst_int
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.612ns logic, 0.969ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6 (SLICE_X27Y46.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.469ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6 (FF)
  Data Path Delay:      1.531ns (Levels of Logic = 0)
  Clock Path Skew:      -0.503ns (2.657 - 3.160)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6
    SLICE_X27Y46.CX      net (fanout=1)        0.892   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<6>
    SLICE_X27Y46.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.639ns logic, 0.892ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_DUTCLK_TXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_7 (SLICE_X27Y46.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.065ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_7 (FF)
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.218 - 1.153)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_7 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.CQ      Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_7
    SLICE_X27Y46.DX      net (fanout=1)        0.142   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<7>
    SLICE_X27Y46.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.293ns logic, 0.142ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11 (SLICE_X29Y47.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.015ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_bin_11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11 (FF)
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (1.219 - 1.179)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_bin_11 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y49.DQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_bin<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_bin_11
    SLICE_X29Y47.DX      net (fanout=5)        0.231   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_bin<11>
    SLICE_X29Y47.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.259ns logic, 0.231ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4 (SLICE_X27Y46.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.044ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4 (FF)
  Data Path Delay:      0.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.218 - 1.151)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y44.CQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<5>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4
    SLICE_X27Y46.AX      net (fanout=1)        0.289   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<4>
    SLICE_X27Y46.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.257ns logic, 0.289ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TXCLK_DUTCLK_path" TIG;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7 (SLICE_X30Y45.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.984ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7 (FF)
  Data Path Delay:      2.018ns (Levels of Logic = 0)
  Clock Path Skew:      -0.531ns (2.635 - 3.166)
  Source Clock:         txclk rising at 32.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7
    SLICE_X30Y45.DX      net (fanout=1)        1.503   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<7>
    SLICE_X30Y45.CLK     Tdick                 0.085   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.515ns logic, 1.503ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6 (SLICE_X30Y45.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.803ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6 (FF)
  Data Path Delay:      1.837ns (Levels of Logic = 0)
  Clock Path Skew:      -0.531ns (2.635 - 3.166)
  Source Clock:         txclk rising at 32.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<5>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6
    SLICE_X30Y45.CX      net (fanout=1)        1.322   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<6>
    SLICE_X30Y45.CLK     Tdick                 0.085   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.515ns logic, 1.322ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2 (SLICE_X30Y46.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.451ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2 (FF)
  Data Path Delay:      1.486ns (Levels of Logic = 0)
  Clock Path Skew:      -0.530ns (2.636 - 3.166)
  Source Clock:         txclk rising at 32.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2
    SLICE_X30Y46.CX      net (fanout=1)        0.971   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<2>
    SLICE_X30Y46.CLK     Tdick                 0.085   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.515ns logic, 0.971ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TXCLK_DUTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_11 (SLICE_X31Y48.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.015ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_11 (FF)
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.223 - 1.159)
  Source Clock:         txclk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_11 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.DQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_11
    SLICE_X31Y48.DX      net (fanout=10)       0.225   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin<11>
    SLICE_X31Y48.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.259ns logic, 0.225ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4 (SLICE_X30Y45.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.031ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4 (FF)
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.196 - 1.130)
  Source Clock:         txclk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y45.AQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4
    SLICE_X30Y45.AX      net (fanout=1)        0.229   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<4>
    SLICE_X30Y45.CLK     Tckdi       (-Th)    -0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.241ns logic, 0.229ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (SLICE_X30Y46.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.134ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (FF)
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.197 - 1.131)
  Source Clock:         txclk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.CQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<1>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1
    SLICE_X30Y46.BX      net (fanout=1)        0.396   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<1>
    SLICE_X30Y46.CLK     Tckdi       (-Th)    -0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.239ns logic, 0.396ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TXCLK_RXCLK_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RXCLK_TXCLK_path" TIG;

 1015 paths analyzed, 310 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (SLICE_X50Y73.CIN), 92 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.228ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      5.972ns (Levels of Logic = 6)
  Clock Path Skew:      -2.891ns (1.037 - 3.928)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5
    SLICE_X45Y83.C2      net (fanout=3)        1.882   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<5>
    SLICE_X45Y83.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B121
    SLICE_X50Y70.B3      net (fanout=1)        1.813   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
    SLICE_X50Y70.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.C5      net (fanout=2)        0.455   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.COUT    Topcyc                0.325   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_lut<0>6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X50Y73.CLK     Tcinck                0.240   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (1.734ns logic, 4.238ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.106ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      5.847ns (Levels of Logic = 6)
  Clock Path Skew:      -2.894ns (1.037 - 3.931)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y84.BQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5
    SLICE_X45Y83.C1      net (fanout=3)        1.662   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<5>
    SLICE_X45Y83.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B121
    SLICE_X50Y70.B3      net (fanout=1)        1.813   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
    SLICE_X50Y70.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.C5      net (fanout=2)        0.455   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.COUT    Topcyc                0.325   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_lut<0>6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X50Y73.CLK     Tcinck                0.240   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      5.847ns (1.829ns logic, 4.018ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.081ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      5.822ns (Levels of Logic = 6)
  Clock Path Skew:      -2.894ns (1.037 - 3.931)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y84.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4
    SLICE_X45Y84.A2      net (fanout=3)        1.421   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<4>
    SLICE_X45Y84.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B111
    SLICE_X50Y70.A4      net (fanout=1)        1.477   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<4>
    SLICE_X50Y70.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4
    SLICE_X50Y70.BX      net (fanout=2)        1.135   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4
    SLICE_X50Y70.COUT    Tbxcy                 0.197   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X50Y73.CLK     Tcinck                0.240   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      5.822ns (1.701ns logic, 4.121ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14 (SLICE_X50Y72.CIN), 68 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.215ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14 (FF)
  Data Path Delay:      5.957ns (Levels of Logic = 5)
  Clock Path Skew:      -2.893ns (1.035 - 3.928)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5
    SLICE_X45Y83.C2      net (fanout=3)        1.882   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<5>
    SLICE_X45Y83.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B121
    SLICE_X50Y70.B3      net (fanout=1)        1.813   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
    SLICE_X50Y70.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.C5      net (fanout=2)        0.455   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.COUT    Topcyc                0.325   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_lut<0>6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.CLK     Tcinck                0.319   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    -------------------------------------------------  ---------------------------
    Total                                      5.957ns (1.722ns logic, 4.235ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.093ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14 (FF)
  Data Path Delay:      5.832ns (Levels of Logic = 5)
  Clock Path Skew:      -2.896ns (1.035 - 3.931)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y84.BQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5
    SLICE_X45Y83.C1      net (fanout=3)        1.662   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<5>
    SLICE_X45Y83.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B121
    SLICE_X50Y70.B3      net (fanout=1)        1.813   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
    SLICE_X50Y70.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.C5      net (fanout=2)        0.455   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.COUT    Topcyc                0.325   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_lut<0>6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.CLK     Tcinck                0.319   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.817ns logic, 4.015ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.068ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14 (FF)
  Data Path Delay:      5.807ns (Levels of Logic = 5)
  Clock Path Skew:      -2.896ns (1.035 - 3.931)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y84.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4
    SLICE_X45Y84.A2      net (fanout=3)        1.421   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<4>
    SLICE_X45Y84.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B111
    SLICE_X50Y70.A4      net (fanout=1)        1.477   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<4>
    SLICE_X50Y70.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4
    SLICE_X50Y70.BX      net (fanout=2)        1.135   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4
    SLICE_X50Y70.COUT    Tbxcy                 0.197   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.CLK     Tcinck                0.319   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    -------------------------------------------------  ---------------------------
    Total                                      5.807ns (1.689ns logic, 4.118ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (SLICE_X50Y72.CIN), 68 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.215ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      5.957ns (Levels of Logic = 5)
  Clock Path Skew:      -2.893ns (1.035 - 3.928)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_5
    SLICE_X45Y83.C2      net (fanout=3)        1.882   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<5>
    SLICE_X45Y83.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B121
    SLICE_X50Y70.B3      net (fanout=1)        1.813   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
    SLICE_X50Y70.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.C5      net (fanout=2)        0.455   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.COUT    Topcyc                0.325   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_lut<0>6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.CLK     Tcinck                0.319   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      5.957ns (1.722ns logic, 4.235ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.093ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      5.832ns (Levels of Logic = 5)
  Clock Path Skew:      -2.896ns (1.035 - 3.931)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y84.BQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_5
    SLICE_X45Y83.C1      net (fanout=3)        1.662   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<5>
    SLICE_X45Y83.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B121
    SLICE_X50Y70.B3      net (fanout=1)        1.813   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<5>
    SLICE_X50Y70.BMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.C5      net (fanout=2)        0.455   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs5
    SLICE_X50Y70.COUT    Topcyc                0.325   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_lut<0>6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.CLK     Tcinck                0.319   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.817ns logic, 4.015ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.068ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      5.807ns (Levels of Logic = 5)
  Clock Path Skew:      -2.896ns (1.035 - 3.931)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y84.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_4
    SLICE_X45Y84.A2      net (fanout=3)        1.421   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg<4>
    SLICE_X45Y84.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B111
    SLICE_X50Y70.A4      net (fanout=1)        1.477   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<4>
    SLICE_X50Y70.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4
    SLICE_X50Y70.BX      net (fanout=2)        1.135   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4
    SLICE_X50Y70.COUT    Tbxcy                 0.197   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X50Y71.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X50Y72.CLK     Tcinck                0.319   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      5.807ns (1.689ns logic, 4.118ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RXCLK_TXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_87 (SLICE_X40Y85.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.697ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_87 (FF)
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.642ns (0.642 - 1.284)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_7 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.DQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_7
    SLICE_X40Y85.C6      net (fanout=3)        0.032   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<7>
    SLICE_X40Y85.CLK     Tah         (-Th)    -0.190   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<88>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<87>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_87
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.388ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_88 (SLICE_X40Y85.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.791ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_88 (FF)
  Data Path Delay:      0.517ns (Levels of Logic = 1)
  Clock Path Skew:      -0.639ns (0.642 - 1.281)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_0
    SLICE_X40Y85.D6      net (fanout=3)        0.129   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg<0>
    SLICE_X40Y85.CLK     Tah         (-Th)    -0.190   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<88>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<88>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_88
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.388ns logic, 0.129ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_73 (SLICE_X34Y83.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.807ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr1reg_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_73 (FF)
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.643ns (0.646 - 1.289)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr1reg_1 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y83.BQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr1reg_1
    SLICE_X34Y83.D6      net (fanout=2)        0.132   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr1reg<1>
    SLICE_X34Y83.CLK     Tah         (-Th)    -0.197   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<73>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<73>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_73
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.397ns logic, 0.132ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP 
"u_ClockManager_dcmclk125"         TS_sysclk / 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136288 paths analyzed, 4929 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.657ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12 (SLICE_X49Y66.A5), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.435ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.295 - 0.302)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X3Y35.DOBDO2   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X53Y70.B3      net (fanout=37)       1.442   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<2>
    SLICE_X53Y70.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_71_OUT<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<4>11
    SLICE_X41Y67.B1      net (fanout=16)       2.170   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<4>
    SLICE_X41Y67.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2416
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2418_SW1
    SLICE_X49Y66.A5      net (fanout=1)        0.832   N585
    SLICE_X49Y66.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2419
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12
    -------------------------------------------------  ---------------------------
    Total                                      7.435ns (2.991ns logic, 4.444ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.362ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.295 - 0.302)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X3Y35.DOBDO3   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X41Y67.C3      net (fanout=45)       2.396   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<3>
    SLICE_X41Y67.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2416
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2413
    SLICE_X41Y67.A6      net (fanout=1)        0.327   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2412
    SLICE_X41Y67.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2416
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2414
    SLICE_X41Y67.B4      net (fanout=1)        0.557   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2413
    SLICE_X41Y67.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2416
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2418_SW1
    SLICE_X49Y66.A5      net (fanout=1)        0.832   N585
    SLICE_X49Y66.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2419
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12
    -------------------------------------------------  ---------------------------
    Total                                      7.362ns (3.250ns logic, 4.112ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.130ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.295 - 0.302)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X3Y35.DOBDO4   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X41Y67.C4      net (fanout=33)       2.164   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<4>
    SLICE_X41Y67.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2416
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2413
    SLICE_X41Y67.A6      net (fanout=1)        0.327   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2412
    SLICE_X41Y67.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2416
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2414
    SLICE_X41Y67.B4      net (fanout=1)        0.557   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2413
    SLICE_X41Y67.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2416
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2418_SW1
    SLICE_X49Y66.A5      net (fanout=1)        0.832   N585
    SLICE_X49Y66.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT2419
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_12
    -------------------------------------------------  ---------------------------
    Total                                      7.130ns (3.250ns logic, 3.880ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2 (SLICE_X56Y67.A5), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X3Y35.DOBDO3   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X51Y70.A1      net (fanout=45)       1.295   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<3>
    SLICE_X51Y70.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_71_OUT<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_cy<4>11
    SLICE_X51Y70.C2      net (fanout=15)       0.579   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_cy<4>
    SLICE_X51Y70.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_71_OUT<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<7>11
    SLICE_X51Y69.D6      net (fanout=6)        1.139   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<7>
    SLICE_X51Y69.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13816
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13817
    SLICE_X56Y67.A5      net (fanout=1)        1.203   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13816
    SLICE_X56Y67.CLK     Tas                   0.339   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13825
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2
    -------------------------------------------------  ---------------------------
    Total                                      7.432ns (3.216ns logic, 4.216ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X3Y35.DOBDO0   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X51Y70.A3      net (fanout=55)       1.254   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<0>
    SLICE_X51Y70.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_71_OUT<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_cy<4>11
    SLICE_X51Y70.C2      net (fanout=15)       0.579   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_cy<4>
    SLICE_X51Y70.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_71_OUT<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<7>11
    SLICE_X51Y69.D6      net (fanout=6)        1.139   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<7>
    SLICE_X51Y69.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13816
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13817
    SLICE_X56Y67.A5      net (fanout=1)        1.203   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13816
    SLICE_X56Y67.CLK     Tas                   0.339   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13825
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (3.216ns logic, 4.175ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X3Y35.DOBDO2   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X51Y70.A4      net (fanout=37)       1.236   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<2>
    SLICE_X51Y70.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_71_OUT<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_cy<4>11
    SLICE_X51Y70.C2      net (fanout=15)       0.579   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_cy<4>
    SLICE_X51Y70.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_71_OUT<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<7>11
    SLICE_X51Y69.D6      net (fanout=6)        1.139   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<7>
    SLICE_X51Y69.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13816
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13817
    SLICE_X56Y67.A5      net (fanout=1)        1.203   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13816
    SLICE_X56Y67.CLK     Tas                   0.339   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT13825
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_2
    -------------------------------------------------  ---------------------------
    Total                                      7.373ns (3.216ns logic, 4.157ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13 (SLICE_X49Y66.C1), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.424ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y67.DQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_6
    SLICE_X55Y68.C6      net (fanout=15)       1.055   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<6>
    SLICE_X55Y68.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>2
    SLICE_X51Y68.D5      net (fanout=1)        0.959   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>1
    SLICE_X51Y68.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>3
    SLICE_X47Y66.B4      net (fanout=15)       1.058   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o
    SLICE_X47Y66.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X51Y65.B6      net (fanout=25)       0.669   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X51Y65.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT126
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3011
    SLICE_X49Y66.D3      net (fanout=1)        0.626   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3010
    SLICE_X49Y66.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3012
    SLICE_X49Y66.C1      net (fanout=1)        0.959   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3011
    SLICE_X49Y66.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3019
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13
    -------------------------------------------------  ---------------------------
    Total                                      7.424ns (2.098ns logic, 5.326ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_10 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.306ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_10 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y67.AMUX    Tshcko                0.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_10
    SLICE_X55Y68.C5      net (fanout=15)       0.849   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<10>
    SLICE_X55Y68.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>2
    SLICE_X51Y68.D5      net (fanout=1)        0.959   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>1
    SLICE_X51Y68.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>3
    SLICE_X47Y66.B4      net (fanout=15)       1.058   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o
    SLICE_X47Y66.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X51Y65.B6      net (fanout=25)       0.669   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X51Y65.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT126
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3011
    SLICE_X49Y66.D3      net (fanout=1)        0.626   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3010
    SLICE_X49Y66.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3012
    SLICE_X49Y66.C1      net (fanout=1)        0.959   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3011
    SLICE_X49Y66.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3019
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (2.186ns logic, 5.120ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_14 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.295 - 0.310)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_14 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.CMUX    Tshcko                0.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_14
    SLICE_X55Y68.C2      net (fanout=15)       0.803   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<14>
    SLICE_X55Y68.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>2
    SLICE_X51Y68.D5      net (fanout=1)        0.959   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>1
    SLICE_X51Y68.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o<15>3
    SLICE_X47Y66.B4      net (fanout=15)       1.058   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_equal_100_o
    SLICE_X47Y66.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X51Y65.B6      net (fanout=25)       0.669   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X51Y65.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT126
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3011
    SLICE_X49Y66.D3      net (fanout=1)        0.626   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3010
    SLICE_X49Y66.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3012
    SLICE_X49Y66.C1      net (fanout=1)        0.959   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3011
    SLICE_X49Y66.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT3019
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_13
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (2.186ns logic, 5.074ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP "u_ClockManager_dcmclk125"
        TS_sysclk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/wrAddr_11_1 (SLICE_X34Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dvld (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/wrAddr_11_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dvld to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/wrAddr_11_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.AQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dvld
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dvld
    SLICE_X34Y50.CE      net (fanout=11)       0.147   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dvld
    SLICE_X34Y50.CLK     Tckce       (-Th)     0.092   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/wrAddr_11_1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/wrAddr_11_1
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.108ns logic, 0.147ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory1_RAMA (SLICE_X34Y61.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.BMUX    Tshcko                0.244   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr<2>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr_1
    SLICE_X34Y61.D2      net (fanout=4)        0.399   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr<1>
    SLICE_X34Y61.CLK     Tah         (-Th)     0.295   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/rd_doutB<5>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (-0.051ns logic, 0.399ns route)
                                                       (-14.7% logic, 114.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory1_RAMA_D1 (SLICE_X34Y61.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y61.BMUX    Tshcko                0.244   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr<2>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr_1
    SLICE_X34Y61.D2      net (fanout=4)        0.399   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/pktInfo_wrAddr<1>
    SLICE_X34Y61.CLK     Tah         (-Th)     0.295   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/rd_doutB<5>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_PKTINFO/Mram_memory1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (-0.051ns logic, 0.399ns route)
                                                       (-14.7% logic, 114.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP "u_ClockManager_dcmclk125"
        TS_sysclk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory/CLKBRDCLK
  Logical resource: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory/CLKBRDCLK
  Location pin: RAMB8_X3Y35.CLKBRDCLK
  Clock network: txclk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: txclk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: txclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         
"u_ClockManager_dcmclk125_180" TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP
        "u_ClockManager_dcmclk125_180" TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_ClockManager/u_BUFG_inst2/I0
  Logical resource: u_ClockManager/u_BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: u_ClockManager/dcmclk125_180
--------------------------------------------------------------------------------
Slack: 5.960ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: ETH_GTXCLK_OBUF/CLK1
  Logical resource: u_ClockManager/u_ODDR2/CK1
  Location pin: OLOGIC_X27Y63.CLK1
  Clock network: u_ClockManager/clk125_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP 
"u_ClockManager_CLKDV" TS_sysclk * 4         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12551 paths analyzed, 1516 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.281ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1 (SLICE_X25Y48.A5), 152 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.299 - 0.306)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.DMUX    Tshcko                0.518   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1
    SLICE_X14Y50.B3      net (fanout=1)        0.817   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual<1>
    SLICE_X14Y50.COUT    Topcyb                0.483   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_lut<1>_INV_0
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
    SLICE_X14Y51.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
    SLICE_X14Y52.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<11>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<11>
    SLICE_X14Y53.AMUX    Tcina                 0.220   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/GND_28_o_GND_28_o_sub_51_OUT<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_xor<15>
    SLICE_X12Y50.A1      net (fanout=1)        1.040   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/GND_28_o_GND_28_o_sub_51_OUT<12>
    SLICE_X12Y50.BMUX    Topab                 0.565   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_cnt[15]_GND_28_o_equal_52_o
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_lut<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_cy<5>
    SLICE_X25Y48.A5      net (fanout=11)       1.878   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_cnt[15]_GND_28_o_equal_52_o
    SLICE_X25Y48.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1-In1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (2.345ns logic, 3.744ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.078ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.299 - 0.306)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.DMUX    Tshcko                0.518   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1
    SLICE_X14Y50.B3      net (fanout=1)        0.817   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual<1>
    SLICE_X14Y50.COUT    Topcyb                0.483   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_lut<1>_INV_0
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
    SLICE_X14Y51.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
    SLICE_X14Y52.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<11>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<11>
    SLICE_X14Y53.CMUX    Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/GND_28_o_GND_28_o_sub_51_OUT<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_xor<15>
    SLICE_X12Y50.A2      net (fanout=1)        0.970   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/GND_28_o_GND_28_o_sub_51_OUT<14>
    SLICE_X12Y50.BMUX    Topab                 0.565   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_cnt[15]_GND_28_o_equal_52_o
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_lut<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_cy<5>
    SLICE_X25Y48.A5      net (fanout=11)       1.878   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_cnt[15]_GND_28_o_equal_52_o
    SLICE_X25Y48.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1-In1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.078ns (2.404ns logic, 3.674ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.076ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.299 - 0.306)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.DMUX    Tshcko                0.518   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual_1
    SLICE_X14Y50.B3      net (fanout=1)        0.817   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_dlen_actual<1>
    SLICE_X14Y50.COUT    Topcyb                0.483   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_lut<1>_INV_0
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
    SLICE_X14Y51.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<3>
    SLICE_X14Y51.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
    SLICE_X14Y52.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<7>
    SLICE_X14Y52.DMUX    Tcind                 0.320   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Msub_GND_28_o_GND_28_o_sub_51_OUT<15:0>_cy<11>
    SLICE_X12Y49.D1      net (fanout=1)        1.056   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/GND_28_o_GND_28_o_sub_51_OUT<11>
    SLICE_X12Y49.COUT    Topcyd                0.290   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_lut<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_cy<3>
    SLICE_X12Y50.BMUX    Tcinb                 0.239   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_cnt[15]_GND_28_o_equal_52_o
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/Mcompar_tx_cnt[15]_GND_28_o_equal_52_o_cy<5>
    SLICE_X25Y48.A5      net (fanout=11)       1.878   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_cnt[15]_GND_28_o_equal_52_o
    SLICE_X25Y48.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1-In1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/tx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.076ns (2.316ns logic, 3.760ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (SLICE_X10Y54.CE), 156 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<14>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11
    SLICE_X6Y54.D2       net (fanout=4)        0.986   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<11>
    SLICE_X6Y54.COUT     Topcyd                0.312   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_lut<11>_INV_0
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.BMUX     Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_xor<15>
    SLICE_X5Y54.B3       net (fanout=2)        0.605   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<13>
    SLICE_X5Y54.B        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>6
    SLICE_X5Y52.A1       net (fanout=1)        0.754   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
    SLICE_X5Y52.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X5Y52.D3       net (fanout=20)       0.426   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X5Y52.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X10Y54.CE      net (fanout=3)        1.081   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X10Y54.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.198ns logic, 3.855ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.006ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.BQ       Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<2>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0
    SLICE_X6Y52.A4       net (fanout=4)        0.539   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>
    SLICE_X6Y52.COUT     Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X6Y53.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X6Y53.COUT     Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X6Y54.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X6Y54.COUT     Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.BMUX     Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_xor<15>
    SLICE_X5Y54.B3       net (fanout=2)        0.605   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<13>
    SLICE_X5Y54.B        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>6
    SLICE_X5Y52.A1       net (fanout=1)        0.754   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
    SLICE_X5Y52.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X5Y52.D3       net (fanout=20)       0.426   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X5Y52.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X10Y54.CE      net (fanout=3)        1.081   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X10Y54.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (2.592ns logic, 3.414ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<14>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11
    SLICE_X6Y54.D2       net (fanout=4)        0.986   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<11>
    SLICE_X6Y54.COUT     Topcyd                0.312   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_lut<11>_INV_0
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.AMUX     Tcina                 0.220   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_xor<15>
    SLICE_X5Y54.B4       net (fanout=2)        0.618   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<12>
    SLICE_X5Y54.B        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>6
    SLICE_X5Y52.A1       net (fanout=1)        0.754   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
    SLICE_X5Y52.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X5Y52.D3       net (fanout=20)       0.426   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X5Y52.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X10Y54.CE      net (fanout=3)        1.081   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X10Y54.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (2.108ns logic, 3.868ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (SLICE_X10Y54.CE), 156 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<14>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11
    SLICE_X6Y54.D2       net (fanout=4)        0.986   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<11>
    SLICE_X6Y54.COUT     Topcyd                0.312   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_lut<11>_INV_0
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.BMUX     Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_xor<15>
    SLICE_X5Y54.B3       net (fanout=2)        0.605   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<13>
    SLICE_X5Y54.B        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>6
    SLICE_X5Y52.A1       net (fanout=1)        0.754   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
    SLICE_X5Y52.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X5Y52.D3       net (fanout=20)       0.426   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X5Y52.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X10Y54.CE      net (fanout=3)        1.081   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X10Y54.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.198ns logic, 3.855ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.006ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.BQ       Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<2>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0
    SLICE_X6Y52.A4       net (fanout=4)        0.539   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>
    SLICE_X6Y52.COUT     Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X6Y53.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X6Y53.COUT     Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X6Y54.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X6Y54.COUT     Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.BMUX     Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_xor<15>
    SLICE_X5Y54.B3       net (fanout=2)        0.605   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<13>
    SLICE_X5Y54.B        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>6
    SLICE_X5Y52.A1       net (fanout=1)        0.754   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
    SLICE_X5Y52.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X5Y52.D3       net (fanout=20)       0.426   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X5Y52.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X10Y54.CE      net (fanout=3)        1.081   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X10Y54.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (2.592ns logic, 3.414ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<14>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_11
    SLICE_X6Y54.D2       net (fanout=4)        0.986   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<11>
    SLICE_X6Y54.COUT     Topcyd                0.312   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_lut<11>_INV_0
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X6Y55.AMUX     Tcina                 0.220   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_xor<15>
    SLICE_X5Y54.B4       net (fanout=2)        0.618   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<12>
    SLICE_X5Y54.B        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>6
    SLICE_X5Y52.A1       net (fanout=1)        0.754   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>5
    SLICE_X5Y52.A        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X5Y52.D3       net (fanout=20)       0.426   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X5Y52.D        Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X10Y54.CE      net (fanout=3)        1.081   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X10Y54.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (2.108ns logic, 3.868ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP "u_ClockManager_CLKDV" TS_sysclk * 4
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem21/DP (SLICE_X14Y49.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         dutClk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.198   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr<2>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0
    SLICE_X14Y49.D3      net (fanout=11)       0.202   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr<0>
    SLICE_X14Y49.CLK     Tah         (-Th)     0.172   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/rd_dout<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.026ns logic, 0.202ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem22/DP (SLICE_X14Y49.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         dutClk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.198   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr<2>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0
    SLICE_X14Y49.D3      net (fanout=11)       0.202   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr<0>
    SLICE_X14Y49.CLK     Tah         (-Th)     0.172   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/rd_dout<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.026ns logic, 0.202ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem21/SP (SLICE_X14Y49.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         dutClk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.198   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr<2>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_0
    SLICE_X14Y49.D3      net (fanout=11)       0.202   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr<0>
    SLICE_X14Y49.CLK     Tah         (-Th)     0.172   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/rd_dout<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.026ns logic, 0.202ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP "u_ClockManager_CLKDV" TS_sysclk * 4
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: dutClk
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB
  Location pin: RAMB16_X1Y32.CLKB
  Clock network: dutClk
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK
  Location pin: RAMB8_X0Y32.CLKBRDCLK
  Clock network: dutClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      5.340ns|      9.571ns|            0|            0|            0|       148839|
| TS_u_ClockManager_dcmclk125   |      8.000ns|      7.657ns|          N/A|            0|            0|       136288|            0|
| TS_u_ClockManager_dcmclk125_18|      8.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| 0                             |             |             |             |             |             |             |             |
| TS_u_ClockManager_CLKDV       |     40.000ns|      6.281ns|          N/A|            0|            0|        12551|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ETH_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |    7.595|         |         |         |
sysclk         |    0.556|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |    9.228|         |         |         |
sysclk         |    7.657|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 381135 paths, 0 nets, and 15032 connections

Design statistics:
   Minimum period:   7.657ns{1}   (Maximum frequency: 130.599MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 29 18:40:48 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



