{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572401266986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572401266999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 11:07:46 2019 " "Processing started: Wed Oct 30 11:07:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572401266999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572401266999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_rx -c uart_rx " "Command: quartus_sta uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572401266999 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572401267219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572401268649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572401268649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401268723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401268723 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572401269522 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_rx.sdc " "Synopsys Design Constraints File file not found: 'uart_rx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572401269569 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401269569 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572401269574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baud\[0\] baud\[0\] " "create_clock -period 1.000 -name baud\[0\] baud\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572401269574 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572401269574 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572401269574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~13  from: cin  to: sumout " "Cell: baud_counter\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~17  from: cin  to: sumout " "Cell: baud_counter\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~1  from: cin  to: sumout " "Cell: baud_counter\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~21  from: cin  to: sumout " "Cell: baud_counter\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~25  from: cin  to: sumout " "Cell: baud_counter\|Add0~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~29  from: cin  to: sumout " "Cell: baud_counter\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~33  from: cin  to: sumout " "Cell: baud_counter\|Add0~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~37  from: cin  to: sumout " "Cell: baud_counter\|Add0~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~41  from: cin  to: sumout " "Cell: baud_counter\|Add0~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~45  from: cin  to: sumout " "Cell: baud_counter\|Add0~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~49  from: cin  to: sumout " "Cell: baud_counter\|Add0~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~53  from: cin  to: sumout " "Cell: baud_counter\|Add0~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~5  from: cin  to: sumout " "Cell: baud_counter\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~61  from: cin  to: sumout " "Cell: baud_counter\|Add0~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~65  from: cin  to: sumout " "Cell: baud_counter\|Add0~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~69  from: cin  to: sumout " "Cell: baud_counter\|Add0~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~73  from: cin  to: sumout " "Cell: baud_counter\|Add0~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~77  from: cin  to: sumout " "Cell: baud_counter\|Add0~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~9  from: cin  to: sumout " "Cell: baud_counter\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: datad  to: combout " "Cell: baud_counter\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: datae  to: combout " "Cell: baud_counter\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: dataf  to: combout " "Cell: baud_counter\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~10  from: datad  to: combout " "Cell: baud_counter\|Equal0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~10  from: datae  to: combout " "Cell: baud_counter\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~11  from: datae  to: combout " "Cell: baud_counter\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~12  from: dataf  to: combout " "Cell: baud_counter\|Equal0~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~13  from: datad  to: combout " "Cell: baud_counter\|Equal0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~13  from: dataf  to: combout " "Cell: baud_counter\|Equal0~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~14  from: datab  to: combout " "Cell: baud_counter\|Equal0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~1  from: dataa  to: combout " "Cell: baud_counter\|Equal0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~1  from: datac  to: combout " "Cell: baud_counter\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~2  from: datac  to: combout " "Cell: baud_counter\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~2  from: dataf  to: combout " "Cell: baud_counter\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~3  from: datac  to: combout " "Cell: baud_counter\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~3  from: dataf  to: combout " "Cell: baud_counter\|Equal0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~4  from: datac  to: combout " "Cell: baud_counter\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~4  from: datad  to: combout " "Cell: baud_counter\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: datad  to: combout " "Cell: baud_counter\|Equal0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: datae  to: combout " "Cell: baud_counter\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~6  from: datab  to: combout " "Cell: baud_counter\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~6  from: datad  to: combout " "Cell: baud_counter\|Equal0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: datab  to: combout " "Cell: baud_counter\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: datae  to: combout " "Cell: baud_counter\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: dataf  to: combout " "Cell: baud_counter\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~8  from: dataa  to: combout " "Cell: baud_counter\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~9  from: dataf  to: combout " "Cell: baud_counter\|Equal0~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_cp\|WideOr7~0  from: datab  to: combout " "Cell: rx_cp\|WideOr7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401269577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572401269577 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572401269577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572401269581 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572401269582 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572401269603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572401269689 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572401269689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.002 " "Worst-case setup slack is -12.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.002             -42.966 rst  " "  -12.002             -42.966 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.997             -30.120 baud\[0\]  " "   -9.997             -30.120 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.718            -162.272 clk  " "   -8.718            -162.272 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401269691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.441 " "Worst-case hold slack is -7.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.441             -25.331 baud\[0\]  " "   -7.441             -25.331 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.973             -11.678 rst  " "   -2.973             -11.678 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.972              -1.918 clk  " "   -0.972              -1.918 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401269702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572401269708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572401269715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.297 " "Worst-case minimum pulse width slack is -2.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.297            -177.816 baud\[0\]  " "   -2.297            -177.816 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349             -26.279 rst  " "   -1.349             -26.279 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.568 clk  " "   -0.394             -12.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401269719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401269719 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572401269741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572401269798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572401271374 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~13  from: cin  to: sumout " "Cell: baud_counter\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~17  from: cin  to: sumout " "Cell: baud_counter\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~1  from: cin  to: sumout " "Cell: baud_counter\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~21  from: cin  to: sumout " "Cell: baud_counter\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~25  from: cin  to: sumout " "Cell: baud_counter\|Add0~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~29  from: cin  to: sumout " "Cell: baud_counter\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~33  from: cin  to: sumout " "Cell: baud_counter\|Add0~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~37  from: cin  to: sumout " "Cell: baud_counter\|Add0~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~41  from: cin  to: sumout " "Cell: baud_counter\|Add0~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~45  from: cin  to: sumout " "Cell: baud_counter\|Add0~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~49  from: cin  to: sumout " "Cell: baud_counter\|Add0~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~53  from: cin  to: sumout " "Cell: baud_counter\|Add0~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~5  from: cin  to: sumout " "Cell: baud_counter\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~61  from: cin  to: sumout " "Cell: baud_counter\|Add0~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~65  from: cin  to: sumout " "Cell: baud_counter\|Add0~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~69  from: cin  to: sumout " "Cell: baud_counter\|Add0~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~73  from: cin  to: sumout " "Cell: baud_counter\|Add0~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~77  from: cin  to: sumout " "Cell: baud_counter\|Add0~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~9  from: cin  to: sumout " "Cell: baud_counter\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: datad  to: combout " "Cell: baud_counter\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: datae  to: combout " "Cell: baud_counter\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: dataf  to: combout " "Cell: baud_counter\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~10  from: datad  to: combout " "Cell: baud_counter\|Equal0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~10  from: datae  to: combout " "Cell: baud_counter\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~11  from: datae  to: combout " "Cell: baud_counter\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~12  from: dataf  to: combout " "Cell: baud_counter\|Equal0~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~13  from: datad  to: combout " "Cell: baud_counter\|Equal0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~13  from: dataf  to: combout " "Cell: baud_counter\|Equal0~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~14  from: datab  to: combout " "Cell: baud_counter\|Equal0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~1  from: dataa  to: combout " "Cell: baud_counter\|Equal0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~1  from: datac  to: combout " "Cell: baud_counter\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~2  from: datac  to: combout " "Cell: baud_counter\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~2  from: dataf  to: combout " "Cell: baud_counter\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~3  from: datac  to: combout " "Cell: baud_counter\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~3  from: dataf  to: combout " "Cell: baud_counter\|Equal0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~4  from: datac  to: combout " "Cell: baud_counter\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~4  from: datad  to: combout " "Cell: baud_counter\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: datad  to: combout " "Cell: baud_counter\|Equal0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: datae  to: combout " "Cell: baud_counter\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~6  from: datab  to: combout " "Cell: baud_counter\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~6  from: datad  to: combout " "Cell: baud_counter\|Equal0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: datab  to: combout " "Cell: baud_counter\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: datae  to: combout " "Cell: baud_counter\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: dataf  to: combout " "Cell: baud_counter\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~8  from: dataa  to: combout " "Cell: baud_counter\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~9  from: dataf  to: combout " "Cell: baud_counter\|Equal0~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_cp\|WideOr7~0  from: datab  to: combout " "Cell: rx_cp\|WideOr7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401271465 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572401271465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572401271468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572401271485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572401271485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.776 " "Worst-case setup slack is -11.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.776             -42.400 rst  " "  -11.776             -42.400 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.795             -29.810 baud\[0\]  " "   -9.795             -29.810 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.484            -157.168 clk  " "   -8.484            -157.168 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401271487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.494 " "Worst-case hold slack is -7.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.494             -25.678 baud\[0\]  " "   -7.494             -25.678 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.020             -12.118 rst  " "   -3.020             -12.118 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.114              -2.201 clk  " "   -1.114              -2.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401271498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572401271503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572401271509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.430 " "Worst-case minimum pulse width slack is -2.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.430            -195.020 baud\[0\]  " "   -2.430            -195.020 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457             -29.120 rst  " "   -1.457             -29.120 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.707 clk  " "   -0.394             -13.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401271512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401271512 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572401271550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572401271854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572401273465 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~13  from: cin  to: sumout " "Cell: baud_counter\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~17  from: cin  to: sumout " "Cell: baud_counter\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~1  from: cin  to: sumout " "Cell: baud_counter\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~21  from: cin  to: sumout " "Cell: baud_counter\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~25  from: cin  to: sumout " "Cell: baud_counter\|Add0~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~29  from: cin  to: sumout " "Cell: baud_counter\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~33  from: cin  to: sumout " "Cell: baud_counter\|Add0~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~37  from: cin  to: sumout " "Cell: baud_counter\|Add0~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~41  from: cin  to: sumout " "Cell: baud_counter\|Add0~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~45  from: cin  to: sumout " "Cell: baud_counter\|Add0~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~49  from: cin  to: sumout " "Cell: baud_counter\|Add0~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~53  from: cin  to: sumout " "Cell: baud_counter\|Add0~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~5  from: cin  to: sumout " "Cell: baud_counter\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~61  from: cin  to: sumout " "Cell: baud_counter\|Add0~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~65  from: cin  to: sumout " "Cell: baud_counter\|Add0~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~69  from: cin  to: sumout " "Cell: baud_counter\|Add0~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~73  from: cin  to: sumout " "Cell: baud_counter\|Add0~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~77  from: cin  to: sumout " "Cell: baud_counter\|Add0~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~9  from: cin  to: sumout " "Cell: baud_counter\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: datad  to: combout " "Cell: baud_counter\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: datae  to: combout " "Cell: baud_counter\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: dataf  to: combout " "Cell: baud_counter\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~10  from: datad  to: combout " "Cell: baud_counter\|Equal0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~10  from: datae  to: combout " "Cell: baud_counter\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~11  from: datae  to: combout " "Cell: baud_counter\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~12  from: dataf  to: combout " "Cell: baud_counter\|Equal0~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~13  from: datad  to: combout " "Cell: baud_counter\|Equal0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~13  from: dataf  to: combout " "Cell: baud_counter\|Equal0~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~14  from: datab  to: combout " "Cell: baud_counter\|Equal0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~1  from: dataa  to: combout " "Cell: baud_counter\|Equal0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~1  from: datac  to: combout " "Cell: baud_counter\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~2  from: datac  to: combout " "Cell: baud_counter\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~2  from: dataf  to: combout " "Cell: baud_counter\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~3  from: datac  to: combout " "Cell: baud_counter\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~3  from: dataf  to: combout " "Cell: baud_counter\|Equal0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~4  from: datac  to: combout " "Cell: baud_counter\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~4  from: datad  to: combout " "Cell: baud_counter\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: datad  to: combout " "Cell: baud_counter\|Equal0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: datae  to: combout " "Cell: baud_counter\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~6  from: datab  to: combout " "Cell: baud_counter\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~6  from: datad  to: combout " "Cell: baud_counter\|Equal0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: datab  to: combout " "Cell: baud_counter\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: datae  to: combout " "Cell: baud_counter\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: dataf  to: combout " "Cell: baud_counter\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~8  from: dataa  to: combout " "Cell: baud_counter\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~9  from: dataf  to: combout " "Cell: baud_counter\|Equal0~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_cp\|WideOr7~0  from: datab  to: combout " "Cell: rx_cp\|WideOr7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273568 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572401273568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572401273570 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572401273578 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572401273578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.752 " "Worst-case setup slack is -7.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.752             -25.869 rst  " "   -7.752             -25.869 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.547             -19.032 baud\[0\]  " "   -6.547             -19.032 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.133             -94.140 clk  " "   -5.133             -94.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401273581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.028 " "Worst-case hold slack is -4.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028             -13.549 baud\[0\]  " "   -4.028             -13.549 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624              -5.977 rst  " "   -1.624              -5.977 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583              -1.151 clk  " "   -0.583              -1.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401273594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572401273602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572401273611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.327 " "Worst-case minimum pulse width slack is -1.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327             -67.810 baud\[0\]  " "   -1.327             -67.810 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786             -14.818 rst  " "   -0.786             -14.818 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -1.832 clk  " "   -0.077              -1.832 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401273612 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572401273640 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~13  from: cin  to: sumout " "Cell: baud_counter\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~17  from: cin  to: sumout " "Cell: baud_counter\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~1  from: cin  to: sumout " "Cell: baud_counter\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~21  from: cin  to: sumout " "Cell: baud_counter\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~25  from: cin  to: sumout " "Cell: baud_counter\|Add0~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~29  from: cin  to: sumout " "Cell: baud_counter\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~33  from: cin  to: sumout " "Cell: baud_counter\|Add0~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~37  from: cin  to: sumout " "Cell: baud_counter\|Add0~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~41  from: cin  to: sumout " "Cell: baud_counter\|Add0~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~45  from: cin  to: sumout " "Cell: baud_counter\|Add0~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~49  from: cin  to: sumout " "Cell: baud_counter\|Add0~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~53  from: cin  to: sumout " "Cell: baud_counter\|Add0~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~5  from: cin  to: sumout " "Cell: baud_counter\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~61  from: cin  to: sumout " "Cell: baud_counter\|Add0~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~65  from: cin  to: sumout " "Cell: baud_counter\|Add0~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~69  from: cin  to: sumout " "Cell: baud_counter\|Add0~69  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~73  from: cin  to: sumout " "Cell: baud_counter\|Add0~73  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~77  from: cin  to: sumout " "Cell: baud_counter\|Add0~77  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Add0~9  from: cin  to: sumout " "Cell: baud_counter\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: datad  to: combout " "Cell: baud_counter\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: datae  to: combout " "Cell: baud_counter\|Equal0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~0  from: dataf  to: combout " "Cell: baud_counter\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~10  from: datad  to: combout " "Cell: baud_counter\|Equal0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~10  from: datae  to: combout " "Cell: baud_counter\|Equal0~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~11  from: datae  to: combout " "Cell: baud_counter\|Equal0~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~12  from: dataf  to: combout " "Cell: baud_counter\|Equal0~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~13  from: datad  to: combout " "Cell: baud_counter\|Equal0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~13  from: dataf  to: combout " "Cell: baud_counter\|Equal0~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~14  from: datab  to: combout " "Cell: baud_counter\|Equal0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~1  from: dataa  to: combout " "Cell: baud_counter\|Equal0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~1  from: datac  to: combout " "Cell: baud_counter\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~2  from: datac  to: combout " "Cell: baud_counter\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~2  from: dataf  to: combout " "Cell: baud_counter\|Equal0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~3  from: datac  to: combout " "Cell: baud_counter\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~3  from: dataf  to: combout " "Cell: baud_counter\|Equal0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~4  from: datac  to: combout " "Cell: baud_counter\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~4  from: datad  to: combout " "Cell: baud_counter\|Equal0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: datad  to: combout " "Cell: baud_counter\|Equal0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: datae  to: combout " "Cell: baud_counter\|Equal0~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~5  from: dataf  to: combout " "Cell: baud_counter\|Equal0~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~6  from: datab  to: combout " "Cell: baud_counter\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~6  from: datad  to: combout " "Cell: baud_counter\|Equal0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: datab  to: combout " "Cell: baud_counter\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: datae  to: combout " "Cell: baud_counter\|Equal0~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~7  from: dataf  to: combout " "Cell: baud_counter\|Equal0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~8  from: dataa  to: combout " "Cell: baud_counter\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baud_counter\|Equal0~9  from: dataf  to: combout " "Cell: baud_counter\|Equal0~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rx_cp\|WideOr7~0  from: datab  to: combout " "Cell: rx_cp\|WideOr7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572401273955 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572401273955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572401273955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572401273967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572401273967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.997 " "Worst-case setup slack is -6.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.997             -23.135 rst  " "   -6.997             -23.135 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.901             -17.155 baud\[0\]  " "   -5.901             -17.155 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.788             -88.682 clk  " "   -4.788             -88.682 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401273969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.823 " "Worst-case hold slack is -3.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.823             -12.998 baud\[0\]  " "   -3.823             -12.998 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497              -5.603 rst  " "   -1.497              -5.603 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576              -1.139 clk  " "   -0.576              -1.139 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401273981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572401273988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572401273995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.250 " "Worst-case minimum pulse width slack is -1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250             -63.402 baud\[0\]  " "   -1.250             -63.402 baud\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736             -14.228 rst  " "   -0.736             -14.228 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -1.835 clk  " "   -0.078              -1.835 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572401273997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572401273997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572401276740 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572401276740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5182 " "Peak virtual memory: 5182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572401276861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 11:07:56 2019 " "Processing ended: Wed Oct 30 11:07:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572401276861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572401276861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572401276861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572401276861 ""}
